#include "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.hh"
#include <cassert>
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"

#include "unisim/util/arithmetic/arithmetic.hh"
#include "unisim/component/cxx/processor/arm/exception.hh"
#include "unisim/service/interfaces/logger.hh"

using unisim::component::cxx::processor::arm::UndefinedInstructionException;
using unisim::service::interfaces::DebugInfo;
using unisim::service::interfaces::DebugWarning;
using unisim::service::interfaces::DebugError;
using unisim::service::interfaces::EndDebugInfo;
using unisim::service::interfaces::EndDebugWarning;
using unisim::service::interfaces::EndDebugError;
using unisim::service::interfaces::Endl;
using unisim::service::interfaces::Hex;
using unisim::service::interfaces::Dec;
using unisim::service::interfaces::File;
using unisim::service::interfaces::Function;
using unisim::service::interfaces::Line;
using unisim::util::arithmetic::Add32;
#line 24 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
namespace unisim { namespace component { namespace cxx { namespace processor { namespace arm { namespace isa { namespace arm32 {
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::Operation(CodeType _code, typename CONFIG::address_t _addr, const char *_name)
:
noperands(
#line 77 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
0
#line 43 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
),
unit(
#line 79 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
NO_UNIT_T
#line 48 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
),
encoding(_code),
addr(_addr),
name(_name)
{
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::~Operation()
{
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 53 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/profiling.isa"
void
#line 82 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 86 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::profile(
#line 53 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/profiling.isa"
map<uint64_t, uint32_t> &
#line 90 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 53 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/profiling.isa"
prof
#line 93 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 53 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/profiling.isa"
	{
		uint64_t val = GetEncoding();
		map<uint64_t, uint32_t>::iterator it = prof.find(val);
		if(it != prof.end()) {
			it->second = it->second + 1;
			} else {
			prof[val] = 1;
		}
	}
#line 106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_write_reglist()
{
#line 97 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_write_rdlo()
{
#line 96 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_write_rdhi()
{
#line 95 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_write_rd()
{
#line 94 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_write_rn()
{
#line 93 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_read_crn()
{
#line 91 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_read_crm()
{
#line 90 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_read_reglist()
{
#line 89 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_read_rs()
{
#line 88 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_read_rn()
{
#line 87 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_dependency_read_rm()
{
#line 86 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/dependency.isa"
	{}
#line 326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	{
		buffer << "Unknown instruction";
	}
#line 363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	{
		throw UndefinedInstructionException<CONFIG>();
	}
#line 393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdp1_init()
{
#line 72 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
		rdp1_init = 0;
	}
#line 415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdlo_init()
{
#line 68 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
		rdlo_init = 0;
	}
#line 437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdhi_init()
{
#line 64 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
		rdhi_init = 0;
	}
#line 459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 60 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
		rs_init = 0;
	}
#line 481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 56 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
		rd_init = 0;
	}
#line 503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 52 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
		rm_init = 0;
	}
#line 525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 48 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
		rn_init = 0;
	}
#line 547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 552 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 45 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/constructors_dec.isa"
	{
	}
#line 568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpB_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpB_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpB_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpB_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpB_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpB_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 1056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpB_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpB_1110(CodeType code, typename CONFIG::address_t addr);
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 1216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBl_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBl_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 1377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBl_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBl_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 1538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBl_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBl_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 1699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBl_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBl_1110(CodeType code, typename CONFIG::address_t addr);
	int32_t imm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1792 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 1859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBx(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbo1;
	uint32_t sbo2;
	uint32_t sbo3;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 1950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBlx_1 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 1958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBlx_1(CodeType code, typename CONFIG::address_t addr);
	uint32_t h;
	int32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 1968 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 1972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 1975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 1979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 1982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBlx_2 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBlx_2(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbo1;
	uint32_t sbo2;
	uint32_t sbo3;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2108 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAnd_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAnd_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAnd_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAnd_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAnd_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAnd_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAnds_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAnds_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAnds_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAnds_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAnds_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAnds_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpEor_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpEor_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpEor_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpEor_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2866 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpEor_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpEor_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2902 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 2913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 2916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 2958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 2961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 2978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpEors_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 2986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpEors_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 2999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3069 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpEors_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpEors_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpEors_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpEors_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSub_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSub_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSub_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSub_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSub_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSub_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3477 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSubs_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSubs_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSubs_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSubs_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3732 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSubs_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSubs_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3754 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsb_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsb_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 3921 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsb_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 3929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsb_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 3950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 3954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 3957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 3995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 3999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsb_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsb_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4049 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsbs_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsbs_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsbs_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsbs_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsbs_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsbs_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4378 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4381 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdd_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdd_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdd_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdd_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4563 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4570 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdd_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdd_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdds_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdds_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdds_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdds_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4871 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdds_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdds_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 4904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 4966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdc_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 4974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdc_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 4987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 4991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 4994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 4998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5046 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdc_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5065 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdc_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdc_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdc_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdcs_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdcs_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdcs_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdcs_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpAdcs_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpAdcs_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSbc_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSbc_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5611 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSbc_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSbc_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSbc_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSbc_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSbcs_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSbcs_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 5909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSbcs_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 5917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSbcs_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 5942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 5945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 5983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 5987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 5990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSbcs_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSbcs_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsc_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsc_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsc_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsc_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6215 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRsc_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRsc_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRscs_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRscs_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6477 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRscs_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRscs_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpRscs_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6580 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpRscs_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6608 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpTst_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpTst_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpTst_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpTst_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6797 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpTst_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpTst_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6878 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 6954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpTeq_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 6962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpTeq_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 6975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 6979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 6982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 6986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 6989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpTeq_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpTeq_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpTeq_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpTeq_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCmp_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCmp_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7263 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCmp_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCmp_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCmp_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCmp_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCmn_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCmn_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCmn_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCmn_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCmn_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCmn_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t sbz;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpOrr_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpOrr_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpOrr_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpOrr_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 7930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 7933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 7971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 7975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 7978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 7992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 7995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpOrr_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpOrr_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpOrrs_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpOrrs_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpOrrs_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpOrrs_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8207 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpOrrs_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpOrrs_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMov_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMov_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbz;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8409 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMov_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMov_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbz;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMov_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMov_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbz;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8580 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8583 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMovs_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMovs_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbz;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMovs_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMovs_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbz;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8763 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMovs_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMovs_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbz;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 8924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBic_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 8932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBic_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 8949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 8952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 8956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 8959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 8997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBic_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBic_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBic_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBic_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBics_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBics_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBics_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBics_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBics_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBics_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMvn_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMvn_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9580 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9583 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMvn_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMvn_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMvn_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMvn_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMvns_32imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMvns_32imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9792 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMvns_imm_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMvns_imm_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 9947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMvns_reg_shift : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 9955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMvns_reg_shift(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rs;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 9969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 9973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 9976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 9980 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 9983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpQadd : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpQadd(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpQsub : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpQsub(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10207 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpQdadd : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpQdadd(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpQdsub : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpQdsub(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMla : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMla(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t s;
	uint32_t rd;
	uint32_t rn;
	uint32_t rs;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMul : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMul(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t s;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rs;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10570 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSmlal : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSmlal(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t s;
	uint32_t rdhi;
	uint32_t rdlo;
	uint32_t rs;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
	virtual
	void
	initialize_rdhi_init();
	virtual
	void
	initialize_rdlo_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSmull : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSmull(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t s;
	uint32_t rdhi;
	uint32_t rdlo;
	uint32_t rs;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpUmlal : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpUmlal(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t s;
	uint32_t rdhi;
	uint32_t rdlo;
	uint32_t rs;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10857 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
	virtual
	void
	initialize_rdhi_init();
	virtual
	void
	initialize_rdlo_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpUmull : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpUmull(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t s;
	uint32_t rdhi;
	uint32_t rdlo;
	uint32_t rs;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 10917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 10920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 10958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 10962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 10965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rs_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 10979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSmlaxy : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 10987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSmlaxy(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rd;
	uint32_t rn;
	uint32_t rs;
	uint32_t y;
	uint32_t x;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11061 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11069 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSmlalxy : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSmlalxy(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rdhi;
	uint32_t rdlo;
	uint32_t rs;
	uint32_t y;
	uint32_t x;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSmlawy : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSmlawy(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rd;
	uint32_t rn;
	uint32_t rs;
	uint32_t y;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSmulxy : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSmulxy(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rs;
	uint32_t y;
	uint32_t x;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSmulwy : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSmulwy(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rs;
	uint32_t y;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrs : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrs(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t r;
	uint32_t rd;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMsr_imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMsr_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t r;
	uint32_t mask;
	uint32_t rotate_imm;
	uint32_t imm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11548 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11586 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMsr_reg : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMsr_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t r;
	uint32_t mask;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdr_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdr_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdr_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdr_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdr_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdr_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 11908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 11964 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdr_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 11972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdr_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 11987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 11991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 11994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 11998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12046 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdr_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdr_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdr_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdr_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12732 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_rd15_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_rd15_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 12918 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12921 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_rd15_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 12926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_rd15_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 12949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 12952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 12990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 12994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 12997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_rd15_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_rd15_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13032 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_rd15_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_rd15_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_rd15_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_rd15_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrb_rd15_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrb_rd15_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrt_imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrt_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrt_reg : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrt_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrbt_imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrbt_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13583 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13586 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrbt_reg : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrbt_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13686 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStr_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStr_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStr_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStr_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 13936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStr_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 13944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStr_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 13957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 13961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 13964 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 13968 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 13971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStr_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStr_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStr_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStr_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStr_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStr_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrb_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrb_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrb_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrb_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrb_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrb_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrb_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrb_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrb_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrb_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrb_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrb_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 14906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrt_imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 14914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrt_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 14938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 14941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 14979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 14983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 14986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrt_reg : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrt_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrbt_imm : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrbt_imm(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrbt_reg : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrbt_reg(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t shift_imm;
	uint32_t shift;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15223 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15292 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrh_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrh_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrh_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrh_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrh_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrh_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrh_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrh_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15597 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrh_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrh_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrh_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrh_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15797 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsh_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsh_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 15954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsh_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 15962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsh_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 15976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 15980 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 15983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 15987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 15990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16032 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16046 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16049 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsh_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsh_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsh_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsh_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsh_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsh_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsh_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsh_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsb_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsb_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsb_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsb_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsb_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsb_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsb_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsb_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsb_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsb_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 16904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrsb_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 16912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrsb_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 16937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 16940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 16978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 16982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 16985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrh_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrh_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrh_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrh_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrh_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrh_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrh_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrh_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrh_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrh_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrh_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrh_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrd_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrd_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrd_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrd_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrd_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrd_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrd_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrd_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 17910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrd_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 17918 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrd_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 17943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 17946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 17984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 17988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 17991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdrd_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdrd_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrd_imm_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrd_imm_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
	virtual
	void
	initialize_rdp1_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18207 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrd_imm_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrd_imm_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
	virtual
	void
	initialize_rdp1_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrd_imm_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrd_imm_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t immedH;
	uint32_t immedL;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rd_init();
	virtual
	void
	initialize_rdp1_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrd_reg_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrd_reg_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
	virtual
	void
	initialize_rdp1_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrd_reg_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrd_reg_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
	virtual
	void
	initialize_rdp1_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStrd_reg_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStrd_reg_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t u;
	uint32_t rn;
	uint32_t rd;
	uint32_t sbz;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
	virtual
	void
	initialize_rm_init();
	virtual
	void
	initialize_rd_init();
	virtual
	void
	initialize_rdp1_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_1_ia : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_1_ia(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18727 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_1_ib : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_1_ib(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_1_da : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_1_da(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 18914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 18917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 18962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 18973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_1_db : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 18981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_1_db(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 18993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 18997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19049 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_2_ia : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_2_ia(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_2_ib : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_2_ib(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19223 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_2_da : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19249 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_2_da(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_2_db : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_2_db(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19405 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_3_ia : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_3_ia(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_3_ib : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_3_ib(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_3_da : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_3_da(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdm_3_db : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdm_3_db(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_1_ia : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_1_ia(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_1_ib : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_1_ib(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 19959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_1_da : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 19967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_1_da(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 19979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 19983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 19986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 19990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 19993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20049 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_1_db : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_1_db(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t w;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20069 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_2_ia : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_2_ia(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_2_ib : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_2_ib(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_2_da : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_2_da(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20409 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStm_2_db : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStm_2_db(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t reg_list;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20477 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSwp : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSwp(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSwpb : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSwpb(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpSwi : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpSwi(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t immed;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20754 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpBkpt : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpBkpt(CodeType code, typename CONFIG::address_t addr);
	uint32_t himmed;
	uint32_t limmed;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 20839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCdp_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 20847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCdp_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 20949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 20952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 20990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 20994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 20997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 21005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCdp_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCdp_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21108 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 21115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 21118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 21171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCdp_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCdp_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 21281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 21284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 21337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCdp_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCdp_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t op1;
	uint32_t crn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 21446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 21449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 21502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_offset_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_offset_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21608 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 21612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 21615 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 21671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_offset_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_offset_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 21781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 21784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 21840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_offset_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 21848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_offset_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 21950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 21953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 21991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 21995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 21998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 22009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_offset_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_offset_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 22118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 22121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 22177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_pre_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_pre_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22280 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 22287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 22290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 22343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_pre_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_pre_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 22453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 22456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 22509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_pre_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_pre_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22608 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22615 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 22619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 22622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 22675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_pre_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_pre_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 22784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 22787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 22840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_post_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 22848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_post_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 22950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 22953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 22991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 22995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 22998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 23006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_post_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_post_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 23116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 23119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 23172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_post_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_post_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 23282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 23285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 23338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_post_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_post_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 23447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 23450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 23503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_unindexed_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_unindexed_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23608 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 23612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 23615 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 23671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_unindexed_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_unindexed_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 23780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 23783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 23839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_unindexed_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 23847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_unindexed_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 23948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 23951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 23989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 23993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 23996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 24007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc_unindexed_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc_unindexed_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24108 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 24115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 24118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 24174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcr_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcr_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24280 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 24284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 24287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 24340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcr_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcr_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 24450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 24453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 24506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcr_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcr_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 24616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 24619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 24672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcr_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcr_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 24781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 24784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 24837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrc_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 24845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrc_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 24947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 24950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 24988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 24992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 24995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 25003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrc_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrc_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 25113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 25116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 25169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrc_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrc_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 25279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 25282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 25335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrc_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrc_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 25444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 25447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 25500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_offset_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_offset_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 25610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 25613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 25669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_offset_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_offset_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 25779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 25782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 25838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_offset_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 25846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_offset_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 25948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 25951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 25989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 25993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 25996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 26007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_offset_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_offset_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 26116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 26119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 26175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_pre_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_pre_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 26285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 26288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 26341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_pre_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_pre_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 26451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 26454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 26507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_pre_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_pre_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 26617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 26620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 26673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_pre_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_pre_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 26782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 26785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 26838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_post_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 26846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_post_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 26948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 26951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 26989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 26993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 26996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 27004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_post_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_post_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 27114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 27117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 27170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_post_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_post_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 27280 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 27283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 27336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_post_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_post_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 27445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 27448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 27501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_unindexed_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_unindexed_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 27610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 27613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 27669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_unindexed_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_unindexed_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 27778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 27781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 27837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_unindexed_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 27845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_unindexed_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 27946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 27949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 27987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 27991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 27994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc_unindexed_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc_unindexed_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpCdp2 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpCdp2(CodeType code, typename CONFIG::address_t addr);
	uint32_t op1;
	uint32_t crn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc2_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc2_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc2_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc2_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc2_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc2_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpLdc2_unindexed : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpLdc2_unindexed(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcr2 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcr2(CodeType code, typename CONFIG::address_t addr);
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrc2 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrc2(CodeType code, typename CONFIG::address_t addr);
	uint32_t op1;
	uint32_t crn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op2;
	uint32_t crm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc2_offset : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc2_offset(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc2_pre : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc2_pre(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 28926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 28929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 28967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 28971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 28974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 28982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc2_post : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 28990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc2_post(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t offset;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 29015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 29018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpStc2_unindexed : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpStc2_unindexed(CodeType code, typename CONFIG::address_t addr);
	uint32_t u;
	uint32_t n;
	uint32_t rn;
	uint32_t crd;
	uint32_t cp_num;
	uint32_t option;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 29104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 29107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rn_init();
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcrr_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcrr_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 29272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 29275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcrr_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcrr_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 29437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 29440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcrr_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcrr_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 29602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 29605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMcrr_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMcrr_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 29766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 29769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrrc_0xxx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrrc_0xxx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 29931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 29934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 29972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 29976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 29979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 29987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrrc_10xx : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 29995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrrc_10xx(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 30096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 30099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrrc_110x : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrrc_110x(CodeType code, typename CONFIG::address_t addr);
	uint32_t sub_cond;
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 30261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 30264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpMrrc_1110 : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpMrrc_1110(CodeType code, typename CONFIG::address_t addr);
	uint32_t rn;
	uint32_t rd;
	uint32_t cp_num;
	uint32_t op1;
	uint32_t crm;
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	/**********************************************

	ARM EMULATOR ISA

	**********************************************/
	// end of decl
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	// var cond_res : {bool} // keeps the result of the condition check if necessary
	virtual
	void
	initialize_condition();
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 30425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 30428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
private:
};

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
class OpClz : public Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
{
public:
	OpClz(CodeType code, typename CONFIG::address_t addr);
	uint32_t cond;
	uint32_t sbo1;
	uint32_t rd;
	uint32_t sbo2;
	uint32_t rm;
	virtual
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	stringstream &
#line 30513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	buffer
#line 30516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	/*
	*  Copyright (c) 2007,
	*  Commissariat a l'Energie Atomique (CEA)
	*  All rights reserved.
	*
	*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
	*
	*   - Redistributions of source code must retain the above copyright notice, this
	*     list of conditions and the following disclaimer.
	*
	*   - Redistributions in binary form must reproduce the above copyright notice,
	*     this list of conditions and the following disclaimer in the documentation
	*     and/or other materials provided with the distribution.
	*
	*   - Neither the name of CEA nor the names of its contributors may be used to
	*     endorse or promote products derived from this software without specific prior
	*     written permission.
	*
	*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
	*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
	*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
	*  DISCLAIMED.
	*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
	*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
	*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
	*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
	*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
	*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
	*
	* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
	*/
	virtual
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	void
#line 30554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	CPU<CONFIG> &
#line 30558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
	cpu
#line 30561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	);
	virtual
	void
	initialize_rm_init();
private:
};

/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

BRANCH INSTRUCTIONS

**********************************************/
/*******************************************************************
* b (branch) instruction
* op b(cond[4]:0b1010[4]:sext<32> imm[24])
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpB_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 51 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 30633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 30645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 30653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 30656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 30660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 30663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 77 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "b";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << (imm << 2) + cpu.GetGPR(cpu.PC_reg) + 8<< dec;
	}
#line 30674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 30686 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 30694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 30697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 85 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		new_PC = cpu.GetGPR(cpu.PC_reg) + 8 + (imm << 2);
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 30714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpB_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpB_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 30734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpB_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 57 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 30760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 30772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 30780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 30783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 30787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 30790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 77 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "b";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << (imm << 2) + cpu.GetGPR(cpu.PC_reg) + 8<< dec;
	}
#line 30801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 30813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 30821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 30824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 85 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		new_PC = cpu.GetGPR(cpu.PC_reg) + 8 + (imm << 2);
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 30841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpB_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpB_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 30861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30871 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpB_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30878 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 63 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 30887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 30899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 30907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 30910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 30914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 30917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 77 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "b";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << (imm << 2) + cpu.GetGPR(cpu.PC_reg) + 8<< dec;
	}
#line 30928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 30940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 30948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 30951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 85 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		new_PC = cpu.GetGPR(cpu.PC_reg) + 8 + (imm << 2);
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 30968 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpB_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpB_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 30988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 30995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 30998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpB_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 69 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 31014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 77 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "b";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << (imm << 2) + cpu.GetGPR(cpu.PC_reg) + 8<< dec;
	}
#line 31055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpB_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 85 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		new_PC = cpu.GetGPR(cpu.PC_reg) + 8 + (imm << 2);
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpB_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpB_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 31115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of b (branch) instruction
*******************************************************************/
/*******************************************************************
* bl (branch & link) instruction
* op bl(cond[4]:0b1011[4]:sext<32> imm[24])
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBl_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 31148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "bl";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8 << dec;
	}
#line 31189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		cpu.SetGPR(cpu.LR_reg, cpu.GetGPR(cpu.PC_reg) + cpu.InstructionByteSize());

		new_PC = cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8;
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBl_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBl_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 31251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBl_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 31277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "bl";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8 << dec;
	}
#line 31318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		cpu.SetGPR(cpu.LR_reg, cpu.GetGPR(cpu.PC_reg) + cpu.InstructionByteSize());

		new_PC = cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8;
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBl_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBl_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 31380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBl_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 31406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "bl";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8 << dec;
	}
#line 31447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		cpu.SetGPR(cpu.LR_reg, cpu.GetGPR(cpu.PC_reg) + cpu.InstructionByteSize());

		new_PC = cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8;
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBl_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBl_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 31509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBl_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 31535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "bl";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " 0x" << hex << cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8 << dec;
	}
#line 31576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBl_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;

		if(!cpu.CheckCondition(inherited::cond_init)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		cpu.SetGPR(cpu.LR_reg, cpu.GetGPR(cpu.PC_reg) + cpu.InstructionByteSize());

		new_PC = cpu.GetGPR(cpu.PC_reg) + (imm << 2) + 8;
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBl_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBl_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 31638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of bl (branch & link) instruction
*******************************************************************/
/*******************************************************************
* bx (branch and exchange) instruction
* this instruction is only availabe for the following architectures
* 	CONFIG::ARMV4T,
*  CONFIG::ARMV4TXM,
*  CONFIG::ARMV5,
*	CONFIG::ARMV5XM,
*	CONFIG::ARMV5T,
*	CONFIG::ARMV5TXM,
*	CONFIG::ARMV5TE,
*	CONFIG::ARMV5TEXP
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		buffer << "bx";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rm;
	}
#line 31694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		if(!cpu.CheckCondition(cond)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		cpu.SetCPSR_T((rm_value & 0x01) == 1);
		new_PC = rm_value & 0xFFFFFFFE;
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 31761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 31781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of bx (branch and exchange) instruction
*******************************************************************/
/*******************************************************************
* blx (1) (branch with link and exchange version 1) instruction
* this instruction is only availabe for the following architectures
*  CONFIG::ARMV5,
*	CONFIG::ARMV5XM,
*	CONFIG::ARMV5T,
*	CONFIG::ARMV5TXM,
*	CONFIG::ARMV5TE,
*	CONFIG::ARMV5TEXP
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBlx_1<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		buffer << "blx 0x" << hex << cpu.GetGPR(cpu.PC_reg) + (imm << 2) + (h << 1) + 8 << dec;
	}
#line 31833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBlx_1<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31849 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typename CONFIG::reg_t new_PC;

		cpu.SetGPR(cpu.LR_reg, cpu.GetGPR(cpu.PC_reg) + cpu.InstructionByteSize());
		cpu.SetCPSR_T(true);
		new_PC = cpu.GetGPR(cpu.PC_reg) + (imm << 2) + (h << 1) + 8;
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBlx_1(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBlx_1<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 31888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of blx (1) (branch with link and exchange version 1) instruction
*******************************************************************/
/*******************************************************************
* blx (2) (branch with link and exchange version 2) instruction
* this instruction is only availabe for the following architectures
*  CONFIG::ARMV5,
*	CONFIG::ARMV5XM,
*	CONFIG::ARMV5T,
*	CONFIG::ARMV5TXM,
*	CONFIG::ARMV5TE,
*	CONFIG::ARMV5TEXP
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31911 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBlx_2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 31930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 31933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		buffer << "blx";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rm;
	}
#line 31942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 31954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBlx_2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 31962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 31965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t new_PC;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		if(!cpu.CheckCondition(cond)) {
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
			return;
		}

		cpu.SetGPR(cpu.LR_reg, cpu.GetGPR(cpu.PC_reg) + cpu.InstructionByteSize());
		cpu.SetCPSR_T((rm_value & 0x01) == 1);
		new_PC = rm_value & 0xFFFFFFFE;
		cpu.SetGPR(cpu.PC_reg, new_PC);
	}
#line 31985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 31990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 31993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBlx_2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 32010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBlx_2(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBlx_2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 32030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of blx (2) (branch with link and exchange version 2) instruction
*******************************************************************/
/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

DATA PROCESSING INSTRUCTIONS

**********************************************/
/*******************************************************************
* and instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 32103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 32106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 52 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "and";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 32120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1 & s2;
		cpu.SetGPR(rd, res);
	}
#line 32163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 32191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAnd_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAnd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 32211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 32240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 32243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 63 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "and";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 32257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32280 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1 & s2;
		cpu.SetGPR(rd, res);
	}
#line 32301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 32329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 32354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAnd_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAnd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 32374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32381 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 32403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 32406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 74 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "and";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 32420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1 & s2;
		cpu.SetGPR(rd, res);
	}
#line 32465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 32493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 32518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 32543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32552 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAnd_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 32563 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32570 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 32592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 32595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 85 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "and";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 32609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 & s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 32662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 32690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAnds_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAnds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 32710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32732 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 32739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 32742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 96 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "and";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 32756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 & s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 32810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 32838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 32863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAnds_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAnds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 32883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 32912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 32915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "and";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 32929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 32941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 32949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 32952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 & s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 32984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 32992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 32995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 33012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 33037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 33062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAnds_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 33082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of and instruction
*******************************************************************/
/*******************************************************************
* eor instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEor_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 33117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 33120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "eor";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 33134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEor_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1 ^ s2;
		cpu.SetGPR(rd, res);
	}
#line 33177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEor_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 33205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpEor_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpEor_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 33225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEor_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 33254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 33257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "eor";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 33271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEor_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1 ^ s2;
		cpu.SetGPR(rd, res);
	}
#line 33315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEor_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 33343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEor_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 33368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpEor_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpEor_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 33388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 33417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 33420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "eor";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 33434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1 ^ s2;
		cpu.SetGPR(rd, res);
	}
#line 33479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 33507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 33532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 33557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33563 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpEor_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 33577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEors_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 33606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 33609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "eor";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 33623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEors_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 ^ s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 33676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEors_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 33704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpEors_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpEors_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 33724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEors_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 33753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 33756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "eor";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 33770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEors_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 ^ s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 33824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEors_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 33852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33857 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEors_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 33877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpEors_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpEors_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 33897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33911 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 33926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 33929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "eor";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 33943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 33948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 33955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 33959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 33963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 33966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 ^ s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 33998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 34026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 34051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 34076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpEors_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 34096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of eor instruction
*******************************************************************/
/*******************************************************************
* sub instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSub_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 34131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 34134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sub";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 34148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSub_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1 - s2;
		cpu.SetGPR(rd, res);
	}
#line 34191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSub_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 34219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSub_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSub_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 34239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34249 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSub_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 34268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 34271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sub";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 34285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSub_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1 - s2;
		cpu.SetGPR(rd, res);
	}
#line 34329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSub_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 34357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSub_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 34382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSub_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSub_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 34402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34409 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 34431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 34434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sub";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 34448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1 - s2;
		cpu.SetGPR(rd, res);
	}
#line 34493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 34521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 34546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 34571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34580 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSub_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 34591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSubs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 34620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 34623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sub";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 34637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSubs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1 - s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2)); // to check
		}
	}
#line 34689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSubs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 34717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSubs_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSubs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 34737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSubs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 34766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 34769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sub";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 34783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSubs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1 - s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2)); // to check
		}
	}
#line 34836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSubs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 34864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSubs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 34889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSubs_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSubs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 34909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 34938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 34941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sub";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 34955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 34960 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 34967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 34971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 34975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 34978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1 - s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2)); // to check
		}
	}
#line 35009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 35037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 35062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 35087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSubs_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 35107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of sub instruction
*******************************************************************/
/*******************************************************************
* rsb instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsb_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 35142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 35145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsb";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 35159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsb_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s2 - s1;
		cpu.SetGPR(rd, res);
	}
#line 35202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsb_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 35230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsb_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsb_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 35250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsb_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 35279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 35282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsb";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 35296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsb_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s2 - s1;
		cpu.SetGPR(rd, res);
	}
#line 35340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsb_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 35368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsb_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 35393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsb_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsb_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 35413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 35442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 35445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsb";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 35459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s2 - s1;
		cpu.SetGPR(rd, res);
	}
#line 35504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 35532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 35557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 35582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsb_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 35602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsbs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 35631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 35634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsb";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 35648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsbs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s2 - s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s2, s1)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s2, s1)); // to check
		}
	}
#line 35700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsbs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 35728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsbs_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsbs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 35748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsbs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 35777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 35780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsb";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 35794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsbs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s2 - s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s2, s1)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s2, s1)); // to check
		}
	}
#line 35847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsbs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 35875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsbs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 35900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsbs_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsbs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 35920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 35949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 35952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsb";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 35966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 35971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 35978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 35982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 35986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 35989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s2 - s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s2, s1)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s2, s1)); // to check
		}
	}
#line 36020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 36048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 36073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 36098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsbs_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 36118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of rsb instruction
*******************************************************************/
/*******************************************************************
* add instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 36153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 36156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "add";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 36170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1 + s2;
		cpu.SetGPR(rd, res);
	}
#line 36213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 36241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdd_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 36261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 36290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 36293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "add";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 36307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1 + s2;
		cpu.SetGPR(rd, res);
	}
#line 36351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 36379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 36404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdd_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 36424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 36453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 36456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "add";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 36470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1 + s2;
		cpu.SetGPR(rd, res);
	}
#line 36515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 36543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36548 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 36568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36583 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 36593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdd_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 36613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 36642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 36645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "add";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 36659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		uint8_t carry_out;
		uint8_t overflow_out;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		Add32(res, carry_out, overflow_out,
		s1, s2, 0);
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(carry_out); // to check
			cpu.SetCPSR_V(overflow_out); // to check
		}
	}
#line 36714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36725 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36732 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 36742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdds_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 36762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 36791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 36794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "add";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 36808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		uint8_t carry_out;
		uint8_t overflow_out;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		Add32(res, carry_out, overflow_out,
		s1, s2, 0);
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(carry_out); // to check
			cpu.SetCPSR_V(overflow_out); // to check
		}
	}
#line 36864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 36892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 36917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdds_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 36937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 36959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 36962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 36966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 36969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "add";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 36983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 36988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 36995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 36999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);
		uint8_t carry_out;
		uint8_t overflow_out;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		Add32(res, carry_out, overflow_out,
		s1, s2, 0);
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(carry_out); // to check
			cpu.SetCPSR_V(overflow_out); // to check
		}
	}
#line 37040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 37068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 37093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37108 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 37118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdds_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 37138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of add instruction
*******************************************************************/
/*******************************************************************
* adc instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 37173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 37176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "adc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 37190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t carry_in;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		carry_in = (cpu.GetCPSR_C() ? 1 : 0);
		res = s1 + s2 + carry_in;
		cpu.SetGPR(rd, res);
	}
#line 37235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 37263 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdc_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 37283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 37312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 37315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "adc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 37329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t carry_in;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		carry_in = (cpu.GetCPSR_C() ? 1 : 0);
		res = s1 + s2 + carry_in;
		cpu.SetGPR(rd, res);
	}
#line 37375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 37403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 37428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdc_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 37448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 37477 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 37480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "adc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 37494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t carry_in;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		carry_in = (cpu.GetCPSR_C() ? 1 : 0);
		res = s1 + s2 + carry_in;
		cpu.SetGPR(rd, res);
	}
#line 37541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37552 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 37569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 37594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 37619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdc_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 37639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 37668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 37671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "adc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 37685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		uint8_t carry_in;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		uint8_t carry_out;
		uint8_t overflow_out;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		carry_in = (cpu.GetCPSR_C() ? 1 : 0);
		Add32(res, carry_out, overflow_out,
		s1, s2, carry_in);
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(carry_out); // to check
			cpu.SetCPSR_V(overflow_out); // to check
		}
	}
#line 37742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 37770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdcs_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 37790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37797 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 37819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 37822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "adc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 37836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		uint8_t carry_in;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		uint8_t carry_out;
		uint8_t overflow_out;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		carry_in = (cpu.GetCPSR_C() ? 1 : 0);
		Add32(res, carry_out, overflow_out,
		s1, s2, carry_in);
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(carry_out); // to check
			cpu.SetCPSR_V(overflow_out); // to check
		}
	}
#line 37894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37902 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 37922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 37947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdcs_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 37967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 37974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 37981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 37985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 37989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 37992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 37996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 37999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "adc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 38013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		uint8_t carry_in;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);
		uint8_t carry_out;
		uint8_t overflow_out;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		carry_in = (cpu.GetCPSR_C() ? 1 : 0);
		Add32(res, carry_out, overflow_out,
		s1, s2, carry_in);
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(carry_out); // to check
			cpu.SetCPSR_V(overflow_out); // to check
		}
	}
#line 38072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 38100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38108 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 38125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 38150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpAdcs_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 38170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of adc instruction
*******************************************************************/
/*******************************************************************
* sbc instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 38205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 38208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sbc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 38222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s1 - s2 - in_neg_carry;
		cpu.SetGPR(rd, res);
	}
#line 38267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 38295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSbc_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSbc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 38315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 38344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 38347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sbc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 38361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38381 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s1 - s2 - in_neg_carry;
		cpu.SetGPR(rd, res);
	}
#line 38407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 38435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 38460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSbc_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSbc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 38480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 38509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 38512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sbc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 38526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s1 - s2 - in_neg_carry;
		cpu.SetGPR(rd, res);
	}
#line 38573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 38601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 38626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 38651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSbc_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 38671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 38700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 38703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sbc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 38717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38725 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38733 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s1 - s2 - in_neg_carry;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2, in_neg_carry)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2, in_neg_carry)); // to check
		}
	}
#line 38771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 38799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSbcs_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSbcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 38819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 38848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 38851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sbc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 38865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 38877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 38885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 38888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s1 - s2 - in_neg_carry;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2, in_neg_carry)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2, in_neg_carry)); // to check
		}
	}
#line 38920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 38948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 38973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 38979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 38987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSbcs_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSbcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 38993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 39022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 39025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "sbc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 39039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39047 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s1 - s2 - in_neg_carry;;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2, in_neg_carry)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2, in_neg_carry)); // to check
		}
	}
#line 39095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 39123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 39148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 39173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSbcs_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 39193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of sbc instruction
*******************************************************************/
/*******************************************************************
* rsc instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 39228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 39231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 39245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s2 - s1 - in_neg_carry;
		cpu.SetGPR(rd, res);
	}
#line 39290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 39318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsc_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 39338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 39367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 39370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 39384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s2 - s1 - in_neg_carry;
		cpu.SetGPR(rd, res);
	}
#line 39430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 39458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 39483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsc_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 39503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 39532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 39535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsc";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 39549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s2 - s1 - in_neg_carry;
		cpu.SetGPR(rd, res);
	}
#line 39596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 39624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 39649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 39674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRsc_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 39694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRscs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 39723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 39726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 39740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRscs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39763 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s2 - s1 - in_neg_carry;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s2, s1, in_neg_carry)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s2, s1, in_neg_carry)); // to check
		}
	}
#line 39794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRscs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 39822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRscs_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRscs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 39842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39849 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRscs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 39871 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 39874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 39888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 39900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRscs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 39908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 39911 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s2 - s1 - in_neg_carry;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s2, s1, in_neg_carry)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s2, s1, in_neg_carry)); // to check
		}
	}
#line 39943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRscs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 39971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 39976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRscs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 39986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 39996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRscs_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRscs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 40016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 40045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 40048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "rsc";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 40062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t in_neg_carry;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		in_neg_carry = (cpu.GetCPSR_C() ? 0 : 1);
		res = s2 - s1 - in_neg_carry;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(!cpu.BorrowFrom(res, s2, s1, in_neg_carry)); // to check
			cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s2, s1, in_neg_carry)); // to check
		}
	}
#line 40118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 40146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 40171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 40196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpRscs_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 40216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of rsc instruction
*******************************************************************/
/*******************************************************************
* tst instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTst_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 40251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 40254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "tst";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 40266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTst_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 & s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(shift_carry_out);
		// nothing to do with overflow (V) flag
	}
#line 40314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTst_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 40342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpTst_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTst_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 40362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTst_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 40391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 40394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "tst";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 40406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTst_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 & s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(shift_carry_out);
		// nothing to do with overflow (V) flag
	}
#line 40455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTst_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 40483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTst_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 40508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpTst_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTst_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 40528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 40557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 40560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "tst";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 40572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40580 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 & s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(shift_carry_out);
		// nothing to do with overflow (V) flag
	}
#line 40622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 40650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 40675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 40700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpTst_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 40720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of tst instruction
*******************************************************************/
/*******************************************************************
* teq instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40733 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTeq_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 40755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 40758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "teq";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 40770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTeq_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 ^ s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(shift_carry_out);
		// nothing to do with overflow (V) flag
	}
#line 40818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTeq_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 40846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpTeq_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTeq_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 40866 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTeq_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 40895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 40898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "teq";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 40910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40918 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 40922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTeq_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 40930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 40933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 ^ s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(shift_carry_out);
		// nothing to do with overflow (V) flag
	}
#line 40959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTeq_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 40987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 40992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 40995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTeq_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 41012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpTeq_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTeq_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 41032 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41046 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 41061 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 41064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "teq";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 41076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 ^ s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(shift_carry_out);
		// nothing to do with overflow (V) flag
	}
#line 41126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 41154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 41179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 41204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpTeq_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 41224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of teq instruction
*******************************************************************/
/*******************************************************************
* cmp instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmp_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 41259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 41262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "cmp";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 41274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmp_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 - s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2)); // to check
		cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2)); // to check
	}
#line 41322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmp_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 41350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCmp_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCmp_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 41370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmp_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 41399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 41402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "cmp";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 41414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmp_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 - s2;

		cpu.SetCPSR_N((res & 0x80000000) != 0);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2)); // to check
		cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2)); // to check
	}
#line 41463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmp_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 41491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmp_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 41516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCmp_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCmp_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 41536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 41565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 41568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "cmp";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 41580 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 - s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(!cpu.BorrowFrom(res, s1, s2)); // to check
		cpu.SetCPSR_V(cpu.SubtractionOverflowFrom(res, s1, s2)); // to check
	}
#line 41630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 41658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 41683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 41708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCmp_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 41728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of cmp instruction
*******************************************************************/
/*******************************************************************
* cmn instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 41763 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 41766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "cmn";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 41778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 + s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(cpu.CarryFrom(res, s1, s2)); // to check
		cpu.SetCPSR_V(cpu.AdditionOverflowFrom(res, s1, s2)); // to check
	}
#line 41826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 41854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCmn_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCmn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 41874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 41903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 41906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "cmn";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 41918 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 41930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 41938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 41941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 + s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(cpu.CarryFrom(res, s1, s2)); // to check
		cpu.SetCPSR_V(cpu.AdditionOverflowFrom(res, s1, s2)); // to check
	}
#line 41967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 41975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 41985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 41995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 42020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCmn_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCmn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 42040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42047 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42065 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 42069 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 42072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "cmn";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 42084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 + s2;

		cpu.SetCPSR_N(res & 0x80000000);
		cpu.SetCPSR_Z(res == 0);
		cpu.SetCPSR_C(cpu.CarryFrom(res, s1, s2)); // to check
		cpu.SetCPSR_V(cpu.AdditionOverflowFrom(res, s1, s2)); // to check
	}
#line 42134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 42162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 42187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 42212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCmn_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 42232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of cmn instruction
*******************************************************************/
/*******************************************************************
* orr instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrr_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42263 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 42267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 42270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "orr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 42284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42292 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrr_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1 | s2;
		cpu.SetGPR(rd, res);
	}
#line 42327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrr_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 42355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpOrr_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOrr_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 42375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrr_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 42404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 42407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "orr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 42421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrr_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1 | s2;
		cpu.SetGPR(rd, res);
	}
#line 42465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrr_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 42493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrr_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 42518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpOrr_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOrr_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 42538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42548 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42552 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42563 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 42567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 42570 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "orr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 42584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1 | s2;
		cpu.SetGPR(rd, res);
	}
#line 42629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 42657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 42682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 42707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpOrr_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 42727 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrrs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 42756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 42759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "orr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 42773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrrs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 | s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 42826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrrs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 42854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpOrrs_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOrrs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 42874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrrs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 42903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 42906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "orr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 42920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 42932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrrs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 42940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 42943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 | s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 42974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 42982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrrs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 42992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 43002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrrs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 43027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpOrrs_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOrrs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 43047 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43061 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43065 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43069 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 43076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 43079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "orr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 43093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 | s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 43148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 43176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 43201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 43226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpOrrs_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 43246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of orr instruction
*******************************************************************/
/*******************************************************************
* mov instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMov_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 43281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 43284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mov";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 43296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMov_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1;
		cpu.SetGPR(rd, res);
	}
#line 43335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMov_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMov_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 43355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMov_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 43384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 43387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mov";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 43399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMov_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1;
		cpu.SetGPR(rd, res);
	}
#line 43441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMov_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 43466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMov_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMov_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 43486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMov_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 43515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 43518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mov";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 43530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMov_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1;
		cpu.SetGPR(rd, res);
	}
#line 43573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMov_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 43598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMov_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 43623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMov_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMov_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 43643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMovs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 43672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 43675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mov";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 43687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMovs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 43736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMovs_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMovs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 43756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43763 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMovs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 43785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 43788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mov";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 43800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMovs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 43852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43857 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMovs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 43877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMovs_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMovs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 43897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43911 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMovs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 43926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 43929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mov";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 43941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 43953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMovs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 43957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 43961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 43964 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 43994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 43999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMovs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 44019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMovs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 44044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMovs_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMovs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 44064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mov instruction
*******************************************************************/
/*******************************************************************
* bic instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBic_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 44099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 44102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2686 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "bic";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 44116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBic_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = s1 & ~s2;
		cpu.SetGPR(rd, res);
	}
#line 44159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBic_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 44187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBic_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBic_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 44207 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBic_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 44236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 44239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "bic";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 44253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBic_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = s1 & ~s2;
		cpu.SetGPR(rd, res);
	}
#line 44297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBic_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 44325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBic_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 44350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBic_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBic_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 44370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 44399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 44402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "bic";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 44416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = s1 & ~s2;
		cpu.SetGPR(rd, res);
	}
#line 44461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 44489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 44514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 44539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44548 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBic_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 44559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBics_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 44588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 44591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "bic";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 44605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBics_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = s1 & ~s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 44658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBics_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 44686 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBics_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBics_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 44706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBics_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 44735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 44738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "bic";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 44752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBics_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = s1 & ~s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 44806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBics_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 44834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBics_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44849 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 44859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBics_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBics_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 44879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 44908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 44911 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "bic";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", r";
		buffer << rn;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 44925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 44937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 44945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 44948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1, s2;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = rn_value;
		s2 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = s1 & ~s2;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 44980 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of mvn instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 44988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 44998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 3109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 45008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 45033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 45058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBics_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 45078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of bic instruction
*******************************************************************/
/*******************************************************************
* mvn instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 45113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 45116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mvn";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 45128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperand32imm(rotate_imm, imm);
		res = ~s1;
		cpu.SetGPR(rd, res);
	}
#line 45167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMvn_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMvn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 45187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 45216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 45219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mvn";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 45231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value);
		res = ~s1;
		cpu.SetGPR(rd, res);
	}
#line 45273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMvn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 45298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMvn_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMvn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 45318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 45347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 45350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mvn";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 45362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45378 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value);
		res = ~s1;
		cpu.SetGPR(rd, res);
	}
#line 45405 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMvn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 45430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMvn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 45455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMvn_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMvn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 45475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvns_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 45504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 45507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mvn";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 45519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvns_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 3005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperand32imm(rotate_imm, imm, &shift_carry_out);
		res = ~s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 45568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMvns_32imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMvns_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 45588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvns_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 45617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 45620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mvn";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandImmShift(shift_imm, shift, rm, buffer);
	}
#line 45632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvns_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 3028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandImmShift(shift_imm, shift, rm_value, &shift_carry_out);
		res = ~s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 45684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMvns_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 45709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMvns_imm_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMvns_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 45729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvns_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45754 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 45758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 45761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 2950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		buffer << "mvn";
		cpu.DisasmCondition(cond, buffer);
		buffer << "s r";
		buffer << rd;
		buffer << ", ";
		cpu.DisasmShiftOperandRegShift(rs, shift, rm, buffer);
	}
#line 45773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMvns_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 3054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t s1;
		typename CONFIG::reg_t res;
		bool shift_carry_out = false;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		s1 = cpu.ShiftOperandRegShift(rs_value, shift, rm_value, &shift_carry_out);
		res = ~s1;
		cpu.SetGPR(rd, res);

		if(rd == cpu.PC_reg) {
			cpu.MoveSPSRtoCPSR();
			} else {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
			cpu.SetCPSR_C(shift_carry_out);
			// nothing to do with overflow (V) flag
		}
	}
#line 45826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMvns_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 3144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 45851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMvns_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45866 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 3179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 45876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMvns_reg_shift(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMvns_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 45896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2008,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

ARMV5E DATA PROCESSING INSTRUCTIONS

**********************************************/
/*******************************************************************
* qadd instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 45959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 45962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 45966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 45969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 56 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		buffer << "qadd";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rn;
	}
#line 45980 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 45985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 45992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 45996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 64 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		uint8_t does_sat;
		uint32_t result;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rn == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		SignedSatAdd32(result, does_sat, cpu.GetGPR(rn) , cpu.GetGPR(rm));
		cpu.SetCPSR_Q(does_sat == 1 ? true : false);
		cpu.SetGPR(rd, result);
	}
#line 46024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpQadd(CodeType code, typename CONFIG::address_t addr)
{
	return new OpQadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 46044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of qadd instruction
*******************************************************************/
/*******************************************************************
* qsub instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 46079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 46082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 93 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		buffer << "qsub";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rn;
	}
#line 46093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		uint8_t does_sat;
		uint32_t result;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rn == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		SignedSatSub32(result, does_sat, cpu.GetGPR(rm) , cpu.GetGPR(rn));
		cpu.SetCPSR_Q(does_sat == 1 ? true : false);
		cpu.SetGPR(rd, result);
	}
#line 46137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpQsub(CodeType code, typename CONFIG::address_t addr)
{
	return new OpQsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 46157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of qsub instruction
*******************************************************************/
/*******************************************************************
* qdadd instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQdadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 46192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 46195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		buffer << "qdadd";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rn;
	}
#line 46206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQdadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		uint8_t does_sat, does_sat_tmp;
		uint32_t result;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rn == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		SignedSatAdd32(result, does_sat_tmp, cpu.GetGPR(rn) , cpu.GetGPR(rn));
		SignedSatAdd32(result, does_sat, cpu.GetGPR(rm) , result);
		cpu.SetCPSR_Q(does_sat == 1 || does_sat_tmp == 1? true : false);
		cpu.SetGPR(rd, result);
	}
#line 46251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpQdadd(CodeType code, typename CONFIG::address_t addr)
{
	return new OpQdadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 46271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of qdadd instruction
*******************************************************************/
/*******************************************************************
* qdsub instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQdsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 46306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 46309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		buffer << "qdsub";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rn;
	}
#line 46320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpQdsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	{
		uint8_t does_sat, does_sat_tmp;
		uint32_t result;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rn == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		SignedSatAdd32(result, does_sat_tmp, cpu.GetGPR(rn) , cpu.GetGPR(rn));
		SignedSatSub32(result, does_sat, cpu.GetGPR(rm) , result);
		cpu.SetCPSR_Q(does_sat == 1 ? true : false);
		cpu.SetGPR(rd, result);
	}
#line 46365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpQdsub(CodeType code, typename CONFIG::address_t addr)
{
	return new OpQdsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 46385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of qdsub instruction
*******************************************************************/
/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

MULTIPLY INSTRUCTIONS

**********************************************/
/* TODO: implement missing instructions:for E variants of version 5 and above
*  - smulxy
*  - smulwy
*  - smlaxy
*  - smlawy
*  - smlalxy
*/
/*******************************************************************
* mla instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 46465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 46468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 55 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		buffer << "mla";
		cpu.DisasmCondition(cond, buffer);
		if(s) buffer << "s";
		buffer << " r" << rd << ", "
		<< "r" << rm << ", "
		<< "r" << rs << ", "
		<< "r" << rn << "";
	}
#line 46481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 65 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		res = rm_value * rs_value;
		res += rn_value;
		cpu.SetGPR(rd, res);

		if(s) {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
		}
	}
#line 46529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of umull instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 46557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 46582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46597 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 46607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMla(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 46627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mla instruction
*******************************************************************/
/*******************************************************************
* mul instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMul<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 46662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 46665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 97 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		buffer << "mul";
		cpu.DisasmCondition(cond, buffer);
		if(s) buffer << "s";
		buffer << " r" << rd << ", "
		<< "r" << rm << ", "
		<< "r" << rs << "";
	}
#line 46677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMul<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		res = rm_value * rs_value;
		cpu.SetGPR(rd, res);

		if(s) {
			cpu.SetCPSR_N(res & 0x80000000);
			cpu.SetCPSR_Z(res == 0);
		}
	}
#line 46723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMul<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 46748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMul<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46763 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 46773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMul(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMul<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 46793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mul instruction
*******************************************************************/
/*******************************************************************
* smlal instruction
* Note: this instruction is only supported for the M variants, that is:
*    ARMV4TXM
*    ARMV5XM
*    ARMV5TXM
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 46832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 46835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		buffer << "smlal";
		cpu.DisasmCondition(cond, buffer);
		if(s) buffer << "s";
		buffer << " r" << rdhi << ", "
		<< "r" << rdlo << ", "
		<< "r" << rm << ", "
		<< "r" << rs << "";
	}
#line 46848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 46860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 46868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 46871 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		uint64_t res;
		uint64_t res_lo, res_hi;
		typename CONFIG::reg_t rdhi_value = inherited::rdhi_init + cpu.GetGPR(rdhi);
		typename CONFIG::reg_t rdlo_value = inherited::rdlo_init + cpu.GetGPR(rdlo);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		res = rdlo_value + (((uint64_t)rdhi_value) << 32);
		res += ((int64_t)rm_value) * ((int64_t)rs_value);
		res_lo = res & (uint64_t)(~(uint32_t)0);
		res_hi = (res >> 32) & (uint64_t)(~(uint32_t)0);
		cpu.SetGPR(rdhi, (typename CONFIG::reg_t)res_hi);
		cpu.SetGPR(rdlo, (typename CONFIG::reg_t)res_lo);

		if(s) {
			cpu.SetCPSR_N(res_hi & 0x80000000);
			cpu.SetCPSR_Z(res_hi == 0 && res_lo == 0);
		}
	}
#line 46901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 46926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 46951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdhi_init()
{
#line 357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rdhi == 15) inherited::rdhi_init = 8;
		else inherited::rdhi_init = 0;
	}
#line 46976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 46981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 46991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdlo_init()
{
#line 365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rdlo == 15) inherited::rdlo_init = 8;
		else inherited::rdlo_init = 0;
	}
#line 47001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSmlal(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 47021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of smlal instruction
*******************************************************************/
/*******************************************************************
* smull instruction
* Note: this instruction is only supported for the M variants, that is:
*    ARMV4TXM
*    ARMV5XM
*    ARMV5TXM
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47049 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 47060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 47063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		buffer << "smull";
		cpu.DisasmCondition(cond, buffer);
		if(s) buffer << "s";
		buffer << " r" << rdhi << ", "
		<< "r" << rdlo << ", "
		<< "r" << rm << ", "
		<< "r" << rs << "";
	}
#line 47076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		uint64_t res;
		uint64_t res_lo, res_hi;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		res = ((int64_t)(int32_t)rm_value) * ((int64_t)(int32_t)rs_value);
		res_lo = res & (uint64_t)(~(uint32_t)0);
		res_hi = (res >> 32) & (uint64_t)(~(uint32_t)0);
		cpu.SetGPR(rdhi, (typename CONFIG::reg_t)res_hi);
		cpu.SetGPR(rdlo, (typename CONFIG::reg_t)res_lo);

		if(s) {
			cpu.SetCPSR_N(res_hi & 0x80000000);
			cpu.SetCPSR_Z(res_hi == 0 && res_lo == 0);
		}
	}
#line 47126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 47151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpSmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 47176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSmull(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 47196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of smull instruction
*******************************************************************/
/*******************************************************************
* umlal instruction
* Note: this instruction is only supported for the M variants, that is:
*    ARMV4TXM
*    ARMV5XM
*    ARMV5TXM
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 47235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 47238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		buffer << "umlal";
		cpu.DisasmCondition(cond, buffer);
		if(s) buffer << "s";
		buffer << " r" << rdhi << ", "
		<< "r" << rdlo << ", "
		<< "r" << rm << ", "
		<< "r" << rs << "";
	}
#line 47251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47263 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		uint64_t res;
		uint64_t res_lo, res_hi;
		typename CONFIG::reg_t rdhi_value = inherited::rdhi_init + cpu.GetGPR(rdhi);
		typename CONFIG::reg_t rdlo_value = inherited::rdlo_init + cpu.GetGPR(rdlo);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		res = rdlo_value + (((uint64_t)rdhi_value) << 32);
		res += ((int64_t)rm_value) * ((int64_t)rs_value);
		res_lo = res & (uint64_t)(~(uint32_t)0);
		res_hi = (res >> 32) & (uint64_t)(~(uint32_t)0);
		cpu.SetGPR(rdhi, (typename CONFIG::reg_t)res_hi);
		cpu.SetGPR(rdlo, (typename CONFIG::reg_t)res_lo);

		if(s) {
			cpu.SetCPSR_N(res_hi & 0x80000000);
			cpu.SetCPSR_Z(res_hi == 0 && res_lo == 0);
		}
	}
#line 47304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 47329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 47354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdhi_init()
{
#line 357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rdhi == 15) inherited::rdhi_init = 8;
		else inherited::rdhi_init = 0;
	}
#line 47379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdlo_init()
{
#line 365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rdlo == 15) inherited::rdlo_init = 8;
		else inherited::rdlo_init = 0;
	}
#line 47404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpUmlal(CodeType code, typename CONFIG::address_t addr)
{
	return new OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 47424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of umlal instruction
*******************************************************************/
/*******************************************************************
* umull instruction
* Note: this instruction is only supported for the M variants, that is:
*    ARMV4TXM
*    ARMV5XM
*    ARMV5TXM
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpUmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 47463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 47466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		buffer << "umull";
		cpu.DisasmCondition(cond, buffer);
		if(s) buffer << "s";
		buffer << " r" << rdhi << ", "
		<< "r" << rdlo << ", "
		<< "r" << rm << ", "
		<< "r" << rs << "";
	}
#line 47479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpUmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		uint64_t res;
		uint64_t res_lo, res_hi;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rs_value = inherited::rs_init + cpu.GetGPR(rs);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		res = ((int64_t)rm_value) * ((int64_t)rs_value);
		res_lo = res & (uint64_t)(~(uint32_t)0);
		res_hi = (res >> 32) & (uint64_t)(~(uint32_t)0);
		cpu.SetGPR(rdhi, (typename CONFIG::reg_t)res_hi);
		cpu.SetGPR(rdlo, (typename CONFIG::reg_t)res_lo);

		if(s) {
			cpu.SetCPSR_N(res_hi & 0x80000000);
			cpu.SetCPSR_Z(res_hi == 0 && res_lo == 0);
		}
	}
#line 47529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpUmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 47554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpUmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rs_init()
{
#line 349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rs == 15) inherited::rs_init = 8;
		else inherited::rs_init = 0;
	}
#line 47579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpUmull(CodeType code, typename CONFIG::address_t addr)
{
	return new OpUmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 47599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2008,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

ARMV5E MULTIPLY INSTRUCTIONS

**********************************************/
/*****************************************************************************
* TODO:
* op smla()
* op smlal()
* op smlaw()
* op smul()
* op smulw()
*/
/*******************************************************************
* smlaxy instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlaxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 47677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 47680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 57 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		buffer << "smla";
		if(x) buffer << "t";
		else buffer << "b";
		if(y) buffer << "t";
		else buffer << "b";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rs;
		buffer << ", r" << rn;
	}
#line 47696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlaxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 70 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		typename CONFIG::sreg_t op1;
		typename CONFIG::sreg_t op2;
		typename CONFIG::reg_t val_rm;
		typename CONFIG::reg_t val_rs;
		typename CONFIG::reg_t val_rn;
		typename CONFIG::reg_t val_rd;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rn == cpu.PC_reg || rs == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		val_rm = cpu.GetGPR(rm);
		val_rs = cpu.GetGPR(rs);
		val_rn = cpu.GetGPR(rn);

		if(x)
		val_rm = val_rm >> 16;
		if(val_rm & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rm = val_rm | (typename CONFIG::reg_t)0xffff0000ULL;
			op1 = (typename CONFIG::sreg_t)val_rm;
			} else {
			val_rm = val_rm & (typename CONFIG::reg_t)0x0000ffffULL;
			op1 = (typename CONFIG::sreg_t)val_rm;
		}

		if(y)
		val_rs = val_rs >> 16;
		if(val_rs & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rs = val_rs | (typename CONFIG::reg_t)0xffff0000ULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
			} else {
			val_rs = val_rs & (typename CONFIG::reg_t)0x0000ffffULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
		}

		op1 = op1 * op2;
		val_rd = op1 + val_rn;
		if(op1 > 0 && (val_rd & (typename CONFIG::reg_t)0x80000000ULL) != 0) {
			cpu.SetCPSR_Q(true);
			} else {
			cpu.SetCPSR_Q(false);
		}
		cpu.SetGPR(rd, val_rd);
	}
#line 47773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSmlaxy(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSmlaxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 47793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of smlaxy instruction
*******************************************************************/
/*******************************************************************
* smlalxy instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlalxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 47828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 47831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		buffer << "smlal";
		if(x) buffer << "t";
		else buffer << "b";
		if(y) buffer << "t";
		else buffer << "b";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rdlo;
		buffer << ", r" << rdhi;
		buffer << ", r" << rm;
		buffer << ", r" << rs;
	}
#line 47847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlalxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		typename CONFIG::sreg_t op1;
		typename CONFIG::sreg_t op2;
		typename CONFIG::reg_t val_rm;
		typename CONFIG::reg_t val_rs;
		typename CONFIG::reg_t val_rdhi;
		typename CONFIG::reg_t val_rdlo, val_rdlo_init;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rdhi == cpu.PC_reg || rdlo == cpu.PC_reg || rm == cpu.PC_reg || rs == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		val_rm = cpu.GetGPR(rm);
		val_rs = cpu.GetGPR(rs);
		val_rdhi = cpu.GetGPR(rdhi);
		val_rdlo_init = cpu.GetGPR(rdlo);

		if(x)
		val_rm = val_rm >> 16;
		if(val_rm & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rm = val_rm | (typename CONFIG::reg_t)0xffff0000ULL;
			op1 = (typename CONFIG::sreg_t)val_rm;
			} else {
			val_rm = val_rm & (typename CONFIG::reg_t)0x0000ffffULL;
			op1 = (typename CONFIG::sreg_t)val_rm;
		}

		if(y)
		val_rs = val_rs >> 16;
		if(val_rs & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rs = val_rs | (typename CONFIG::reg_t)0xffff0000ULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
			} else {
			val_rs = val_rs & (typename CONFIG::reg_t)0x0000ffffULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
		}

		op1 = op1 * op2;
		val_rdlo = val_rdlo_init + op1;
		if(op1 < 0) rdhi = rdhi + (typename CONFIG::reg_t)0xffffffffULL;
		else {
			if(cpu.CarryFrom(val_rdlo, val_rdlo_init, (typename CONFIG::reg_t)op1))
			rdhi++;
		}
		cpu.SetGPR(rdlo, val_rdlo);
		cpu.SetGPR(rdhi, val_rdhi);
	}
#line 47926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSmlalxy(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSmlalxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 47946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of smlalxy instruction
*******************************************************************/
/*******************************************************************
* smlawy instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 47959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 47966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlawy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 47970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 47974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 47977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 47981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 47984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		buffer << "smlaw";
		if(y) buffer << "t";
		else buffer << "b";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rs;
		buffer << ", r" << rn;
	}
#line 47998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmlawy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		typename CONFIG::sreg_t op;
		typename CONFIG::reg_t val_rm;
		typename CONFIG::reg_t val_rs;
		typename CONFIG::reg_t val_rn;
		typename CONFIG::reg_t val_rd;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rn == cpu.PC_reg || rs == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		val_rm = cpu.GetGPR(rm);
		val_rs = cpu.GetGPR(rs);
		val_rn = cpu.GetGPR(rn);

		if(y)
		val_rs = val_rs >> 16;
		if(val_rs & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rs = val_rs | (typename CONFIG::reg_t)0xffff0000ULL;
			op = (typename CONFIG::sreg_t)val_rs;
			} else {
			val_rs = val_rs & (typename CONFIG::reg_t)0x0000ffffULL;
			op = (typename CONFIG::sreg_t)val_rs;
		}

		int64_t op64;
		op64 = (typename CONFIG::sreg_t)val_rm;
		op64 = op64 * op;
		op64 = op64 >> 16;
		op64 = op64 & (uint64_t)0xffffffffULL;
		typename CONFIG::sreg_t sval_rd;
		typename CONFIG::reg_t op_tmp = op64;
		sval_rd = (typename CONFIG::sreg_t)op_tmp;
		val_rd = (typename CONFIG::reg_t)(sval_rd + (typename CONFIG::sreg_t)val_rn);
		if(op_tmp & (typename CONFIG::reg_t)0x80000000ULL !=
		val_rn & (typename CONFIG::reg_t)0x80000000ULL) {
			cpu.SetCPSR_Q(false);
			} else {
			if(op_tmp & (typename CONFIG::reg_t)0x80000000ULL !=
			val_rd & (typename CONFIG::reg_t)0x80000000ULL) {
				cpu.SetCPSR_Q(true);
			} else
			cpu.SetCPSR_Q(false);
		}
		cpu.SetGPR(rd, val_rd);

	}
#line 48077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSmlawy(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSmlawy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 48097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of smlawy instruction
*******************************************************************/
/*******************************************************************
* smulxy instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmulxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 48132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 48135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		buffer << "smul";
		if(x) buffer << "t";
		else buffer << "b";
		if(y) buffer << "t";
		else buffer << "b";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rs;
	}
#line 48150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmulxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		typename CONFIG::sreg_t op1;
		typename CONFIG::sreg_t op2;
		typename CONFIG::reg_t val_rm;
		typename CONFIG::reg_t val_rs;
		typename CONFIG::reg_t val_rd;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rs == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		val_rm = cpu.GetGPR(rm);
		val_rs = cpu.GetGPR(rs);

		if(x)
		val_rm = val_rm >> 16;
		if(val_rm & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rm = val_rm | (typename CONFIG::reg_t)0xffff0000ULL;
			op1 = (typename CONFIG::sreg_t)val_rm;
			} else {
			val_rm = val_rm & (typename CONFIG::reg_t)0x0000ffffULL;
			op1 = (typename CONFIG::sreg_t)val_rm;
		}

		if(y)
		val_rs = val_rs >> 16;
		if(val_rs & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rs = val_rs | (typename CONFIG::reg_t)0xffff0000ULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
			} else {
			val_rs = val_rs & (typename CONFIG::reg_t)0x0000ffffULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
		}

		op1 = op1 * op2;
		val_rd = (typename CONFIG::reg_t)op1;
		cpu.SetGPR(rd, val_rd);
	}
#line 48220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSmulxy(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSmulxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 48240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of smulxy instruction
*******************************************************************/
/*******************************************************************
* smulwy instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmulwy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 48275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 48278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		buffer << "smulw";
		if(y) buffer << "t";
		else buffer << "b";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd;
		buffer << ", r" << rm;
		buffer << ", r" << rs;
	}
#line 48291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSmulwy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	{
		typename CONFIG::sreg_t op1;
		typename CONFIG::sreg_t op2;
		typename CONFIG::reg_t val_rm;
		typename CONFIG::reg_t val_rs;
		typename CONFIG::reg_t val_rd;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		if(rd == cpu.PC_reg || rm == cpu.PC_reg || rs == cpu.PC_reg) {
			// unpredictable behavior, we do nothing
			return;
		}

		val_rm = cpu.GetGPR(rm);
		val_rs = cpu.GetGPR(rs);

		if(y)
		val_rs = val_rs >> 16;
		if(val_rs & (typename CONFIG::reg_t)0x00008000ULL) {
			val_rs = val_rs | (typename CONFIG::reg_t)0xffff0000ULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
			} else {
			val_rs = val_rs & (typename CONFIG::reg_t)0x0000ffffULL;
			op2 = (typename CONFIG::sreg_t)val_rs;
		}

		op1 = (typename CONFIG::sreg_t)val_rm;
		int64_t op64 = (int64_t)op1 * (int64_t)op2;
		val_rd = (typename CONFIG::reg_t)((uint64_t)(op64 >> 16) & (uint64_t)0xffffffffULL);
		cpu.SetGPR(rd, val_rd);
	}
#line 48352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSmulwy(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSmulwy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 48372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of smulwy instruction
*******************************************************************/
/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

STATUS REGISTER ACCESS INSTRUCTIONS

**********************************************/
/*******************************************************************
* mrs instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrs<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 48445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 48448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 46 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa"
	{
		buffer << "mrs";
		cpu.DisasmCondition(cond, buffer);
		buffer << "r" << rd << ", ";
		if(r) buffer << "spsr";
		else buffer << "cpsr";
	}
#line 48459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrs<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 54 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa"
	{
		typename CONFIG::reg_t run_mode;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		/* if rd is the pc register the behavior is unpredictable,
		*   we just return */
		if(rd == cpu.PC_reg) {
			return;
		}

		run_mode = cpu.GetCPSR() & cpu.RUNNING_MODE_MASK; /* get running mode */
		if(r) {
			/* check current running mode, if in user or system mode then the behaviour is
			*   unpredictable, so we will do a return */
			if((run_mode == cpu.USER_MODE) ||
			(run_mode == cpu.SYSTEM_MODE)) {
				stringstream str;
				this->disasm(cpu, str);

#ifdef SOCLIB

				cerr << "Warning("
				<< __FUNCTION__ << ":" << __FILE__ << ":" << __LINE__
				<< "trying to access SPSR while running in "
				<< ((run_mode == cpu.USER_MODE)?"user":"system")
				<< " mode with the following instruction: "
				<< endl;
				cerr << str.str() << endl;

#else // SOCLIB

				if(cpu.logger_import) {
					(*cpu.logger_import) << DebugWarning
					<< Function << __FUNCTION__
					<< File << __FILE__
					<< Line << __LINE__
					<< "trying to access SPSR while running in "
					<< ((run_mode == cpu.USER_MODE)?"user":"system")
					<< " mode with the following instruction: "
					<< Endl;
					(*cpu.logger_import) << str.str() << Endl << EndDebugWarning;
				}

#endif // SOCLIB

				return;
			}
			cpu.SetGPR(rd, cpu.GetSPSR());
			} else {
			cpu.SetGPR(rd, cpu.GetCPSR());
		}
	}
#line 48541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrs(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrs<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 48561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mrs instruction
*******************************************************************/
/*******************************************************************
* msr instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMsr_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 48596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 48599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa"
	{
		buffer << "msr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " ";
		if(r) buffer << "spsr_";
		else buffer << "cpsr_";
		cpu.DisasmConditionFieldsMask(mask, buffer);
		buffer << ", ";
		cpu.DisasmShiftOperand32Imm(rotate_imm, imm, buffer);
	}
#line 48613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMsr_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa"
	{
		uint32_t operand;
		typename CONFIG::reg_t reg;
		typename CONFIG::reg_t reg_mask;
		typename CONFIG::reg_t run_mode;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		operand = cpu.ShiftOperand32imm(rotate_imm,
		imm);
		run_mode = cpu.GetCPSR() & cpu.RUNNING_MODE_MASK; /* get running mode */
		if(r) {
			/* check current running mode, if in user or system mode then the behaviour is
			*   unpredictable, so we will do a return */
			if((run_mode == cpu.USER_MODE) ||
			(run_mode == cpu.SYSTEM_MODE)) {
				stringstream str;
				this->disasm(cpu, str);

#ifdef SOCLIB

				cerr << "Warning(" << __FUNCTION__
				<< ":" << __FILE__ << ":" << __LINE__
				<< "):" << endl
				<< "trying to access SPSR while running in "
				<< ((run_mode == cpu.USER_MODE)?"user":"system")
				<< " mode with the following instruction: "
				<< endl;
				cerr << str.str()
				<< endl;

#else // SOCLIB

				if(cpu.logger_import) {
					(*cpu.logger_import) << DebugWarning
					<< Function << __FUNCTION__
					<< File << __FILE__
					<< Line << __LINE__
					<< "trying to access SPSR while running in "
					<< ((run_mode == cpu.USER_MODE)?"user":"system")
					<< " mode with the following instruction: "
					<< Endl;
					(*cpu.logger_import) << str.str()
					<< Endl << EndDebugWarning;
				}

#endif // SOCLIB

				return;
			}
			reg = cpu.GetSPSR();
			} else {
			/* check current running mode, if in user mode then the behaviour is
			*   unpredictable, so we will do a return */
			if(mask != 0x08 && run_mode == cpu.USER_MODE) {
				stringstream str;
				this->disasm(cpu, str);

#ifdef SOCLIB

				cerr << "Warning(" << __FUNCTION__
				<< ":" << __FILE__ << ":" << __LINE__
				<< "):" << endl
				<< "Warning: trying to execute msr instruction  while running in "
				<< "user"
				<< " mode: " << Endl;
				cerr << str.str()
				<< endl;

#else // SOCLIB

				if(cpu.logger_import) {
					(*cpu.logger_import) << DebugWarning
					<< Function << __FUNCTION__
					<< File << __FILE__
					<< Line << __LINE__
					<< "Warning: trying to execute msr instruction  while running in "
					<< "user"
					<< " mode: " << Endl;
					(*cpu.logger_import) << str.str()
					<< Endl << EndDebugWarning;
				}

#endif // SOCLIB

				return;
			}
			reg = cpu.GetCPSR();
		}

		/* creating the register mask */
		reg_mask = 0;
		if((mask & 0x01) == 0x01) reg_mask = reg_mask | 0xFF;
		if((mask & 0x02) == 0x02) reg_mask = reg_mask | 0xFF00;
		if((mask & 0x04) == 0x04) reg_mask = reg_mask | 0xFF0000;
		if((mask & 0x08) == 0x08) reg_mask = reg_mask | 0xFF000000;

		/* updating the register */
		reg = (reg & ~reg_mask) | (operand & reg_mask);

		if(r) cpu.SetSPSR(reg);
		else {
			cpu.SetCPSR(reg);
			/* check if there has been any change in the running mode,
			*   and switch registers if so */
			typename CONFIG::reg_t new_run_mode = reg & cpu.RUNNING_MODE_MASK;
			if(run_mode != new_run_mode) {
				cpu.SetGPRMapping(run_mode, new_run_mode);
			}
		}
	}
#line 48753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMsr_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMsr_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 48773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMsr_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 48802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 48805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa"
	{
		buffer << "msr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " ";
		if(r) buffer << "spsr_";
		else buffer << "cpsr_";
		cpu.DisasmConditionFieldsMask(mask, buffer);
		buffer << ", r" << rm;
	}
#line 48818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 48830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMsr_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 48838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 48841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa"
	{
		typedef Operation<CONFIG> inherited;

		uint32_t operand;
		typename CONFIG::reg_t reg;
		typename CONFIG::reg_t reg_mask;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t run_mode;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		operand = rm_value;
		run_mode = cpu.GetCPSR() & cpu.RUNNING_MODE_MASK; /* get running mode */
		if(r) {
			/* check current running mode, if in user or system mode then the behaviour is
			*   unpredictable, so we will do a return */
			if((run_mode == cpu.USER_MODE) ||
			(run_mode == cpu.SYSTEM_MODE)) {
				stringstream str;
				this->disasm(cpu, str);

#ifdef SOCLIB

				cerr << "Warning(" << __FUNCTION__
				<< ":" << __FILE__ << ":" << __LINE__
				<< "):" << endl
				<< "Warning: trying to access SPSR while running in "
				<< ((run_mode == cpu.USER_MODE)?"user":"system")
				<< " mode with the following instruction: "
				<< endl;
				cerr << str.str()
				<< endl;

#else // SOCLIB

				if(cpu.logger_import) {
					(*cpu.logger_import) << DebugWarning
					<< Function << __FUNCTION__
					<< File << __FILE__
					<< Line << __LINE__
					<< "Warning: trying to access SPSR while running in "
					<< ((run_mode == cpu.USER_MODE)?"user":"system")
					<< " mode with the following instruction: "
					<< Endl;
					(*cpu.logger_import) << str.str()
					<< Endl << EndDebugWarning;
				}

#endif // SOCLIB

				return;
			}
			reg = cpu.GetSPSR();
			} else {
			/* check current running mode, if in user mode then the behaviour is
			* 	 unpredictable, so we will do a return */
			if(mask != 0x08 && run_mode == cpu.USER_MODE) {
				stringstream str;
				this->disasm(cpu, str);

#ifdef SOCLIB

				cerr << "Warning(" << __FUNCTION__
				<< ":" << __FILE__ << ":" << __LINE__
				<< "):" << endl
				<< "Warning: trying to execute msr instruction  while running in "
				<< "user"
				<< " mode: " << endl;
				cerr << str.str()
				<< endl;

#else // SOCLIB

				if(cpu.logger_import) {
					(*cpu.logger_import) << DebugWarning
					<< Function << __FUNCTION__
					<< File << __FILE__
					<< Line << __LINE__
					<< "Warning: trying to execute msr instruction  while running in "
					<< "user"
					<< " mode: " << Endl;
					(*cpu.logger_import) << str.str()
					<< Endl << EndDebugWarning;
				}

#endif // SOCLIB

				return;
			}
			reg = cpu.GetCPSR();
		}

		/* creating the register mask */
		reg_mask = 0;
		if((mask & 0x01) == 0x01) reg_mask = reg_mask | 0xFF;
		if((mask & 0x02) == 0x02) reg_mask = reg_mask | 0xFF00;
		if((mask & 0x04) == 0x04) reg_mask = reg_mask | 0xFF0000;
		if((mask & 0x08) == 0x08) reg_mask = reg_mask | 0xFF000000;

		/* updating the register */
		reg = (reg & ~reg_mask) | (operand & reg_mask);

		if(r) cpu.SetSPSR(reg);
		else {
			cpu.SetCPSR(reg);
			/* check if there has been any change in the running mode,
			*   and switch registers if so */
			typename CONFIG::reg_t new_run_mode = reg & cpu.RUNNING_MODE_MASK;
			if(run_mode != new_run_mode) {
				cpu.SetGPRMapping(run_mode, new_run_mode);
			}
		}
	}
#line 48960 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of msr instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48968 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMsr_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 378 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/status_register_access.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 48988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 48994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 48997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMsr_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMsr_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 49008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

LOAD AND STORE INSTRUCTIONS

**********************************************/
/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

LOAD AND STORE INSTRUCTIONS

**********************************************/
/*******************************************************************
* ldr instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 49116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 49119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 59 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 49130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t new_rn_value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		new_rn_value = cpu.LSWUBImmOffset(u, rn_value, offset);
		cpu.SetGPR(rn, new_rn_value); // update rn

		if(rd == cpu.PC_reg) {
			cpu.Read32toPCUpdateT(address);
			} else {
			cpu.Read32toGPR(address, rd);
		}
	}
#line 49178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 49206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49215 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdr_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 49226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 49255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 49258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 67 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_offset(u, rn, offset, buffer);
	}
#line 49269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49292 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset);
		if(rd == cpu.PC_reg) {
			cpu.Read32toPCUpdateT(address);
			} else {
			cpu.Read32toGPR(address, rd);
		}
	}
#line 49313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 49341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdr_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 49361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 49390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 49393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_pre(u, rn, offset, buffer);
	}
#line 49404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49409 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset); // compute address
		cpu.SetGPR(rn, address); // update rn with the address
		if(rd == cpu.PC_reg) {
			cpu.Read32toPCUpdateT(address);
			} else {
			cpu.Read32toGPR(address, rd);
		}
	}
#line 49449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 49477 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdr_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 49497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 49526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 49529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 83 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 49539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value));
		if(rd == cpu.PC_reg) {
			cpu.Read32toPCUpdateT(address);
			} else {
			cpu.Read32toGPR(address, rd);
		}
	}
#line 49586 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49597 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 49614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 49639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 49664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdr_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 49684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 49713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 49716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 90 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBReg_offset(u, rn, shift_imm, shift, rm, buffer);
	}
#line 49726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		if(rd == cpu.PC_reg) {
			cpu.Read32toPCUpdateT(address);
			} else {
			cpu.Read32toGPR(address, rd);
		}
	}
#line 49772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 49800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 49825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 49850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdr_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 49870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 49899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 49902 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 97 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBReg_pre(u, rn, shift_imm, shift, rm, buffer);
	}
#line 49912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 49924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 49932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 49935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		cpu.SetGPR(rn, address);
		if(rd == cpu.PC_reg) {
			cpu.Read32toPCUpdateT(address);
			} else {
			cpu.Read32toGPR(address, rd);
		}
	}
#line 49959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 49987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 49992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 49995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 50012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 50037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50046 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdr_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 50057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldr instruction
*******************************************************************/
/*******************************************************************
* ldrb instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 50092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 50095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 50106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.GetGPR(rn); // address used is the contents of rn
		cpu.SetGPR(rn, cpu.LSWUBImmOffset(u, rn_value, offset)); // update rn
		cpu.Read8toGPR(address, rd);
	}
#line 50147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 50175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 50195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 50224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 50227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_offset(u, rn, offset, buffer);
	}
#line 50238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset);
		cpu.Read8toGPR(address, rd);
	}
#line 50278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 50306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 50326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 50355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 50358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_pre(u, rn, offset, buffer);
	}
#line 50369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50381 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset); // compute address
		cpu.SetGPR(rn, address); // update rn with the address
		cpu.Read8toGPR(address, rd);
	}
#line 50410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 50438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 50458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 50487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 50490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 50500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.GetGPR(rn);
		cpu.SetGPR(rn, cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value));
		cpu.Read8toGPR(address, rd);
	}
#line 50543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 50571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50586 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 50596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50611 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 50621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 50641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 50670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 50673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		cpu.DisasmLSWUBReg_offset(u, rn, shift_imm, shift, rm, buffer);
	}
#line 50683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		cpu.Read8toGPR(address, rd);
	}
#line 50725 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50733 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 50753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 50778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 50803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 50823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 50852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 50855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		cpu.DisasmLSWUBReg_pre(u, rn, shift_imm, shift, rm, buffer);
	}
#line 50865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 50877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 50885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 50888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		cpu.SetGPR(rn, address);
		cpu.Read8toGPR(address, rd);
	}
#line 50908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 50936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 50961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 50986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 50992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 50995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrb instruction
*******************************************************************/
/*******************************************************************
* ldrb_rd15 instruction
* this is the specialization of the instruction ldrb when rd = 15
* for most of the arm architectures this is an undefined behavior instruction (do nothing is our action)
* however for the armv5e architectures some of the combinations correspond to a pld instruction if
* it is a imm_offset or reg_offset type and cond == 0b1111
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "unpredictable instruction (ldrb)";
	}
#line 51055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		/* unpredictable */
		cpu.Unpredictable();
		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
	}
#line 51087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_rd15_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_rd15_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		if(CONFIG::HAS_LOAD_STORE_V5E) {
			buffer << "pld";
			cpu.DisasmLSWUBImmOffset_offset(u, rn, offset, buffer);
		} else
		buffer << "unpredictable instruction (ldrb)";
	}
#line 51150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		if(CONFIG::HAS_LOAD_STORE_V5E && cond == 15) {
			typedef Operation<CONFIG> inherited;

			typename CONFIG::address_t address;
			typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

			address = cpu.LSWUBImmOffset(u, rn_value, offset);
			cpu.ReadPrefetch(address);
			} else {
			/* unpredictable */
			cpu.Unpredictable();
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
		}
	}
#line 51194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_rd15_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 51222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_rd15_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_rd15_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51249 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "unpredictable instruction (ldrb)";
	}
#line 51281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		/* unpredictable */
		cpu.Unpredictable();
		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
	}
#line 51313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_rd15_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_rd15_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "unpredictable instruction (ldrb)";
	}
#line 51372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		/* unpredictable */
		cpu.Unpredictable();
		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
	}
#line 51404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_rd15_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_rd15_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		if(CONFIG::HAS_LOAD_STORE_V5E) {
			buffer << "pld ";
			cpu.DisasmLSWUBReg_offset(u, rn, shift_imm, shift, rm, buffer);
		} else
		buffer << "unpredictable instruction (ldrb)";
	}
#line 51467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		if(CONFIG::HAS_LOAD_STORE_V5E && cond == 15) {
			typedef Operation<CONFIG> inherited;

			typename CONFIG::address_t address;
			typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
			typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

			address = cpu.LSWUBReg(u, rn_value, 15, shift_imm, shift, rm_value);
			cpu.ReadPrefetch(address);
			} else {
			/* unpredictable */
			cpu.Unpredictable();
			cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
		}
	}
#line 51512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_rd15_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 51540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51548 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrb_rd15_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 51565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_rd15_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_rd15_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "unpredictable instruction (ldrb)";
	}
#line 51624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrb_rd15_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		/* unpredictable */
		cpu.Unpredictable();
		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
	}
#line 51656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrb_rd15_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrb_rd15_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrb instruction
*******************************************************************/
/*******************************************************************
* ldrt instruction
* TODO: check running mode
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "t r" << rd << ", ";
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 51725 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51733 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.LSWUBImmOffset(u, rn_value, offset));
		cpu.Read32toGPR(address, rd);
	}
#line 51766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 51794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrt_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 51843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 51846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "t r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 51856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 51868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 51876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 51879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.Read32toGPR(address, rd);
	}
#line 51896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 51924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 51949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51964 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 51974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 51980 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 51988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrt_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 51994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrt instruction
*******************************************************************/
/*******************************************************************
* ldrbt instruction
* TODO: check running mode
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 52030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 52033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "bt r" << rd << ", ";
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 52043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.LSWUBImmOffset(u, rn_value, offset));
		cpu.Read8toGPR(address, rd);
	}
#line 52084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 52112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrbt_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 52132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 52161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 52164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "bt r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 52174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value));
		cpu.Read8toGPR(address, rd);
	}
#line 52217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 52245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 52270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 52295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrbt_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 52315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrbt instruction
*******************************************************************/
/*******************************************************************
* str instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 52350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 52353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 52363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.CheckAlignmentExcep(address); // TODO
		cpu.SetGPR(rn, cpu.LSWUBImmOffset(u, rn_value, offset)); // update rn
		value = rd_value;
		cpu.Write32(address, value);
	}
#line 52408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 52436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 52461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStr_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 52481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 52510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 52513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBImmOffset_offset(u, rn, offset, buffer);
	}
#line 52523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset);
		cpu.CheckAlignmentExcep(address); // TODO
		value = rd_value;

		cpu.Write32(address, value);
	}
#line 52568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52586 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 52596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52611 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 52621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStr_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 52641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 52670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 52673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBImmOffset_pre(u, rn, offset, buffer);
	}
#line 52683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset); // compute address
		cpu.CheckAlignmentExcep(address); // TODO
		cpu.SetGPR(rn, address); // update rn with the address
		value = rd_value;
		cpu.Write32(address, value);
	}
#line 52728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 52756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 52781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStr_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 52801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 52830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 52833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 52843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 52855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 52863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 52866 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.CheckAlignmentExcep(address); // TODO
		cpu.SetGPR(rn, cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value));
		value = rd_value;
		cpu.Write32(address, value);
	}
#line 52889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 52917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 52942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 52967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStr_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 52987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 52994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 52997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 53016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 53019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBReg_offset(u, rn, shift_imm, shift, rm, buffer);
	}
#line 53029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53049 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		cpu.CheckAlignmentExcep(address); // TODO
		value = rd_value;
		cpu.Write32(address, value);
	}
#line 53074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 53102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 53127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 53152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStr_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 53172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 53201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 53204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", ";
		cpu.DisasmLSWUBReg_pre(u, rn, shift_imm, shift, rm, buffer);
	}
#line 53214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		cpu.CheckAlignmentExcep(address); // TODO
		cpu.SetGPR(rn, address);
		value = rd_value;
		cpu.Write32(address, value);
	}
#line 53260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 53288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 53313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 53338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStr_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 53358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of str instruction
*******************************************************************/
/*******************************************************************
* strb instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53378 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 53393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 53396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 792 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 53407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		uint8_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.SetGPR(rn, cpu.LSWUBImmOffset(u, rn_value, offset)); // update rn
		value = rd_value & 0x0FF;
		cpu.Write8(address, value);
	}
#line 53451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 53479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 53504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrb_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 53524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 53553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 53556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_offset(u, rn, offset, buffer);
	}
#line 53567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53583 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		uint8_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset);
		value = rd_value & 0x0FF;
		cpu.Write8(address, value);
	}
#line 53610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 53638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 53663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrb_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 53683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 53712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 53715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_pre(u, rn, offset, buffer);
	}
#line 53726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		uint8_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBImmOffset(u, rn_value, offset); // compute address
		cpu.SetGPR(rn, address); // update rn with the address
		value = rd_value & 0x0FF;
		cpu.Write8(address, value);
	}
#line 53770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 53798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 53823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrb_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 53843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53857 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 53872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 53875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 53885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 53897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 53905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 53908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		uint8_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.GetGPR(rn);
		cpu.SetGPR(rn, cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value));
		value = rd_value & 0x0FF;
		cpu.Write8(address, value);
	}
#line 53930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 53958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 53983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 53988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 53998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 54008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrb_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 54028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54046 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 54057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 54060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		cpu.DisasmLSWUBReg_offset(u, rn, shift_imm, shift, rm, buffer);
	}
#line 54070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		uint8_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		value = rd_value & 0x0FF;
		cpu.Write8(address, value);
	}
#line 54114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 54142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 54167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 54192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrb_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 54212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 54241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 54244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", ";
		cpu.DisasmLSWUBReg_pre(u, rn, shift_imm, shift, rm, buffer);
	}
#line 54254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		uint8_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value);
		cpu.SetGPR(rn, address);
		value = rd_value & 0x0FF;
		cpu.Write8(address, value);
	}
#line 54299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 54327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 54352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 54377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrb_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 54397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of strb instruction
*******************************************************************/
/*******************************************************************
* strt instruction
* TODO: check running mode
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 54433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 54436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "t r" << rd << ", ";
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 54446 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.CheckAlignmentExcep(address); // TODO
		cpu.SetGPR(rn, cpu.LSWUBImmOffset(u, rn_value, offset)); // update rn
		value = rd_value;
		cpu.Write32(address, value);
	}
#line 54491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54509 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 54519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 54544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrt_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 54564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54586 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 54593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 54596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "t r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 54606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54611 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.CheckAlignmentExcep(address); // TODO
		cpu.SetGPR(rn, cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value));
		value = rd_value;
		cpu.Write32(address, value);
	}
#line 54652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 54680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 54705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 54730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrt_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 54750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of strt instruction
*******************************************************************/
/*******************************************************************
* strbt instruction
* TODO: check running mode
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 54786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 54789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "bt r" << rd << ", ";
		// LSWUB = Load Store Word or Unsigned Byte
		cpu.DisasmLSWUBImmOffset_post(u, rn, offset, buffer);
	}
#line 54800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typename CONFIG::address_t address;
		uint8_t value;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.GetGPR(rn); // address used is the contents of rn
		cpu.SetGPR(rn, cpu.LSWUBImmOffset(u, cpu.GetGPR(rn), offset)); // update rn
		value = cpu.GetGPR(rd) & 0x0FF;
		cpu.Write8(address, value);
	}
#line 54840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 54868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 54893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54902 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrbt_imm(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 54913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 54942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 54945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "bt r" << rd << ", ";
		cpu.DisasmLSWUBReg_post(u, rn, shift_imm, shift, rm, buffer);
	}
#line 54955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 54960 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 54967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 54971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 54975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 54978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		uint8_t value;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.LSWUBReg(u, rn_value, rd_value, shift_imm, shift, rm_value));
		value = rd_value & 0x0FF;
		cpu.Write8(address, value);
	}
#line 55000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strbt instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 55028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 1104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 55053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55061 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 1121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_base.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 55078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrbt_reg(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 55098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

LOAD AND STORE INSTRUCTIONS

**********************************************/
/*******************************************************************
* ldrh instruction
*/
/*p*/
/*w*/
/*i*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 55171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 55174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 63 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_post(u, rn, immedH, immedL, buffer);
	}
#line 55185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 108 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, cpu.MLSImmOffset(u, rn_value, immedH, immedL)); // update rn
		cpu.Read16toGPRAligned(address, rd);
	}
#line 55227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 55255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrh_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 55275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 55304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 55307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 71 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_offset(u, rn, immedH, immedL, buffer);
	}
#line 55318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.Read16toGPRAligned(address, rd);
	}
#line 55359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 55387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrh_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 55407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 55436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 55439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 79 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_pre(u, rn, immedH, immedL, buffer);
	}
#line 55450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL); // compute address
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, address); // update rn with the address
		cpu.Read16toGPRAligned(address, rd);
	}
#line 55492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 55520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrh_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 55540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 55569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 55572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 87 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		cpu.DisasmMLSReg_post(u, rn, rm, buffer);
	}
#line 55582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, cpu.MLSReg(u, rn_value, rd_value, rm_value));
		cpu.Read16toGPRAligned(address, rd);
	}
#line 55626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 55654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 55679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 55704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrh_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 55724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 55753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 55756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 94 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		cpu.DisasmMLSReg_offset(u, rn, rm, buffer);
	}
#line 55766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.Read16toGPRAligned(address, rd);
	}
#line 55809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 55837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 55862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 55887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrh_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 55907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55921 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 55936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 55939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		cpu.DisasmMLSReg_pre(u, rn, rm, buffer);
	}
#line 55949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 55954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 55961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 55965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 55969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 55972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, address);
		cpu.Read16toGPRAligned(address, rd);
	}
#line 55993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 56021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 56046 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56061 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 56071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrh_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 56091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrh instruction
*******************************************************************/
/*******************************************************************
* ldrsh instruction
*/
/*p*/
/*w*/
/*i*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 56129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 56132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sh r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_post(u, rn, immedH, immedL, buffer);
	}
#line 56143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, cpu.MLSImmOffset(u, rn_value, immedH, immedL)); // update rn
		cpu.ReadS16toGPRAligned(address, rd);
	}
#line 56185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 56213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsh_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 56233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 56262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 56265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sh r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_offset(u, rn, immedH, immedL, buffer);
	}
#line 56276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56292 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.ReadS16toGPRAligned(address, rd);
	}
#line 56317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 56345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsh_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 56365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 56394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 56397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sh r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_pre(u, rn, immedH, immedL, buffer);
	}
#line 56408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL); // compute address
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, address); // update rn with the address
		cpu.ReadS16toGPRAligned(address, rd);
	}
#line 56450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 56478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsh_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 56498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 56527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 56530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sh r" << rd << ", ";
		cpu.DisasmMLSReg_post(u, rn, rm, buffer);
	}
#line 56540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56548 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56552 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56563 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, cpu.MLSReg(u, rn_value, rd_value, rm_value));
		cpu.ReadS16toGPRAligned(address, rd);
	}
#line 56584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 56612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 56637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 56662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsh_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 56682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 56711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 56714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sh r" << rd << ", ";
		cpu.DisasmMLSReg_offset(u, rn, rm, buffer);
	}
#line 56724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56732 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		//	address = cpu.MLSReg(u, cpu.GetGPR(rn), cpu.GetGPR(rd), cpu.GetGPR(rm));
		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.ReadS16toGPRAligned(address, rd);
	}
#line 56768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 56796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 56821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 56846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsh_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 56866 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 56895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 56898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sh r" << rd << ", ";
		cpu.DisasmMLSReg_pre(u, rn, rm, buffer);
	}
#line 56908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 56920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 56928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 56931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, address);
		cpu.ReadS16toGPRAligned(address, rd);
	}
#line 56952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56960 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 56980 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 56985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 56995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 57005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 57030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsh_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 57050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrsh instruction
*******************************************************************/
/*******************************************************************
* ldrsb instruction
*/
/*p*/
/*w*/
/*i*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57069 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 57088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 57091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sb r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_post(u, rn, immedH, immedL, buffer);
	}
#line 57102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.SetGPR(rn, cpu.MLSImmOffset(u, rn_value, immedH, immedL)); // update rn
		cpu.ReadS8toGPR(address, rd);
	}
#line 57143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 57171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsb_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 57191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 57220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 57223 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sb r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_offset(u, rn, immedH, immedL, buffer);
	}
#line 57234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL);
		cpu.ReadS8toGPR(address, rd);
	}
#line 57274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57292 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 57302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsb_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 57322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 57351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 57354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sb r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_pre(u, rn, immedH, immedL, buffer);
	}
#line 57365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57381 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL); // compute address
		cpu.SetGPR(rn, address); // update rn with the address
		cpu.ReadS8toGPR(address, rd);
	}
#line 57406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 57434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsb_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 57454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 57483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 57486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sb r" << rd << ", ";
		cpu.DisasmMLSReg_post(u, rn, rm, buffer);
	}
#line 57496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.MLSReg(u, rn_value, rd_value, rm_value));
		cpu.ReadS8toGPR(address, rd);
	}
#line 57539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 57567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 57592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57597 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 57617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsb_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 57637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 57666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 57669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sb r" << rd << ", ";
		cpu.DisasmMLSReg_offset(u, rn, rm, buffer);
	}
#line 57679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.ReadS8toGPR(address, rd);
	}
#line 57721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57732 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 57749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57754 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 57774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 57799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57805 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsb_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 57819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 57848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 57851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "sb r" << rd << ", ";
		cpu.DisasmMLSReg_pre(u, rn, rm, buffer);
	}
#line 57861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57866 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 57873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 57881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 57884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.SetGPR(rn, address);
		cpu.ReadS8toGPR(address, rd);
	}
#line 57904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strh instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 57932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 57957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 57982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 57988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 57996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrsb_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrsb instruction
*******************************************************************/
/*******************************************************************
* strh instruction
*/
/*p*/
/*w*/
/*i*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_post(u, rn, immedH, immedL, buffer);
	}
#line 58054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typename CONFIG::address_t address;
		uint16_t value16;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.GetGPR(rn); // address used is the contents of rn
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, cpu.MLSImmOffset(u, cpu.GetGPR(rn), immedH, immedL)); // update rn
		value16 = cpu.GetGPR(rd) & 0x0FFFF;
		cpu.Write16(address, value16);
	}
#line 58095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrh_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_offset(u, rn, immedH, immedL, buffer);
	}
#line 58158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typename CONFIG::address_t address;
		uint16_t value16;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, cpu.GetGPR(rn), immedH, immedL);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		value16 = cpu.GetGPR(rd) & 0x0FFFF;
		cpu.Write16(address, value16);
	}
#line 58198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58207 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrh_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_pre(u, rn, immedH, immedL, buffer);
	}
#line 58261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typename CONFIG::address_t address;
		uint16_t value16;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, cpu.GetGPR(rn), immedH, immedL); // compute address
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, address); // update rn with the address
		value16 = cpu.GetGPR(rd) & 0x0FFFF;
		cpu.Write16(address, value16);
	}
#line 58302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrh_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 580 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		cpu.DisasmMLSReg_post(u, rn, rm, buffer);
	}
#line 58364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typename CONFIG::address_t address;
		uint16_t value16;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.GetGPR(rn);
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, cpu.MLSReg(u, cpu.GetGPR(rn), cpu.GetGPR(rd), cpu.GetGPR(rm)));
		value16 = cpu.GetGPR(rd) & 0x0FFFF;
		cpu.Write16(address, value16);
	}
#line 58405 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrh_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		cpu.DisasmMLSReg_offset(u, rn, rm, buffer);
	}
#line 58467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typename CONFIG::address_t address;
		uint16_t value16;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, cpu.GetGPR(rn), cpu.GetGPR(rd), cpu.GetGPR(rm));
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		value16 = cpu.GetGPR(rd) & 0x0FFFF;
		cpu.Write16(address, value16);
	}
#line 58507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrh_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58552 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "h r" << rd << ", ";
		cpu.DisasmMLSReg_pre(u, rn, rm, buffer);
	}
#line 58569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	{
		typename CONFIG::address_t address;
		uint16_t value16;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, cpu.GetGPR(rn), cpu.GetGPR(rd), cpu.GetGPR(rm));
		cpu.CheckAlignmentExcep(address & ~(typename CONFIG::address_t)(0x02)); // TODO
		cpu.SetGPR(rn, address);
		value16 = cpu.GetGPR(rd) & 0x0FFFF;
		cpu.Write16(address, value16);
	}
#line 58610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrh_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

LOAD AND STORE INSTRUCTIONS
(specific for arm version 5e)

**********************************************/
/*******************************************************************
* ldrd instruction
*/
/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 59 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_post(u, rn, immedH, immedL, buffer);
	}
#line 58718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, cpu.MLSImmOffset(u, rn_value, immedH, immedL)); // update rn
		cpu.Read32toGPRAligned(address, rd);
		cpu.Read32toGPRAligned(address + 4, rd + 1);
	}
#line 58768 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 58806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrd_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 58858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 58861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 67 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_offset(u, rn, immedH, immedL, buffer);
	}
#line 58872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 58892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 58895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL);
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.Read32toGPRAligned(address, rd);
		cpu.Read32toGPRAligned(address + 4, rd + 1);
	}
#line 58921 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 58959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58968 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrd_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 58979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 58989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 58992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 58996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 59011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 59014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_pre(u, rn, immedH, immedL, buffer);
	}
#line 59025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL); // compute address
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, address); // update rn with the address
		cpu.Read32toGPRAligned(address, rd);
		cpu.Read32toGPRAligned(address + 4, rd + 1);
	}
#line 59075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 59113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrd_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 59133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 59165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 59168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 83 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSReg_post(u, rn, rm, buffer);
	}
#line 59179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, cpu.MLSReg(u, rn_value, rd_value, rm_value));
		cpu.Read32toGPRAligned(address, rd);
		cpu.Read32toGPRAligned(address + 4, rd + 1);
	}
#line 59231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59249 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 59269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 59294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 59319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrd_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 59339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 59371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 59374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 91 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSReg_offset(u, rn, rm, buffer);
	}
#line 59385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59405 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.Read32toGPRAligned(address, rd);
		cpu.Read32toGPRAligned(address + 4, rd + 1);
	}
#line 59436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 59474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 59499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 59524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrd_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 59544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 59576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 59579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 99 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "ldr";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSReg_pre(u, rn, rm, buffer);
	}
#line 59590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, address);
		cpu.Read32toGPRAligned(address, rd);
		cpu.Read32toGPRAligned(address + 4, rd + 1);
	}
#line 59642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 59680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 59705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 59730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdrd_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 59750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldrd instruction
*******************************************************************/
/*******************************************************************
* strd instruction
*/
/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 59788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 59791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_post(u, rn, immedH, immedL, buffer);
	}
#line 59802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);
		typename CONFIG::reg_t rdp1_value = inherited::rdp1_init + cpu.GetGPR(rd + 1);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value; // address used is the contents of rn
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, cpu.MLSImmOffset(u, rn_value, immedH, immedL)); // update rn
		cpu.Write32(address, rd_value);
		cpu.Write32(address + 4, rdp1_value);
	}
#line 59854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 59892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 59917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdp1_init()
{
#line 529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd  == 14) inherited::rdp1_init = 8;
		else inherited::rdp1_init = 0;
	}
#line 59942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrd_imm_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 59962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 59972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 59979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 59983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 59987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 59990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 59994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 59997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_offset(u, rn, immedH, immedL, buffer);
	}
#line 60008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);
		typename CONFIG::reg_t rdp1_value = inherited::rdp1_init + cpu.GetGPR(rd + 1);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL);
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.Write32(address, rd_value);
		cpu.Write32(address + 4, rdp1_value);
	}
#line 60059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 60097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 60122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdp1_init()
{
#line 529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd  == 14) inherited::rdp1_init = 8;
		else inherited::rdp1_init = 0;
	}
#line 60147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrd_imm_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 60167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 60199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 60202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 292 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSImmOffset_pre(u, rn, immedH, immedL, buffer);
	}
#line 60213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);
		typename CONFIG::reg_t rdp1_value = inherited::rdp1_init + cpu.GetGPR(rd + 1);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSImmOffset(u, rn_value, immedH, immedL); // compute address
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, address); // update rn with the address
		cpu.Write32(address, rd_value);
		cpu.Write32(address + 4, rdp1_value);
	}
#line 60265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 60303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 60328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdp1_init()
{
#line 529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd  == 14) inherited::rdp1_init = 8;
		else inherited::rdp1_init = 0;
	}
#line 60353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrd_imm_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 60373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 60405 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 60408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSReg_post(u, rn, rm, buffer);
	}
#line 60419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);
		typename CONFIG::reg_t rdp1_value = inherited::rdp1_init + cpu.GetGPR(rd + 1);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = rn_value;
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, cpu.MLSReg(u, rn_value, rd_value, rm_value));
		cpu.Write32(address, rd_value);
		cpu.Write32(address + 4, rdp1_value);
	}
#line 60472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 60510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 60535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 60560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdp1_init()
{
#line 529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd  == 14) inherited::rdp1_init = 8;
		else inherited::rdp1_init = 0;
	}
#line 60585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrd_reg_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 60605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60615 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 60637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 60640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSReg_offset(u, rn, rm, buffer);
	}
#line 60651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);
		typename CONFIG::reg_t rdp1_value = inherited::rdp1_init + cpu.GetGPR(rd + 1);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.Write32(address, rd_value);
		cpu.Write32(address + 4, rdp1_value);
	}
#line 60703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 60741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 60766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 60791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdp1_init()
{
#line 529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd  == 14) inherited::rdp1_init = 8;
		else inherited::rdp1_init = 0;
	}
#line 60816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrd_reg_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 60836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*i*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60849 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60857 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 60868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 60871 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		buffer << "str";
		cpu.DisasmCondition(cond, buffer);
		buffer << "d r" << rd << ", ";
		// MLS = Miscellaneous Load Store
		cpu.DisasmMLSReg_pre(u, rn, rm, buffer);
	}
#line 60882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 60894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 60902 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 60905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);
		typename CONFIG::reg_t rd_value = inherited::rd_init + cpu.GetGPR(rd);
		typename CONFIG::reg_t rdp1_value = inherited::rdp1_init + cpu.GetGPR(rd + 1);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		address = cpu.MLSReg(u, rn_value, rd_value, rm_value);
		cpu.CheckAlignmentExcep(address); // TODO

		if(rd % 2 != 0) // rd must be even numbered, unpredictable behavior
		return;
		if((address & (typename CONFIG::address_t)0x07 != 0) ||
		(rd == 14)) // undefined behavior
		return;

		cpu.SetGPR(rn, address);
		cpu.Write32(address, rd_value);
		cpu.Write32(address + 4, rdp1_value);
	}
#line 60935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of strd instruction
*******************************************************************/
/*******************************************************************
* pld instruction
*
* this instruction conflicts with a case of ldrb (with rd = 15) which is an invalid
*   instruciton.
* you will find the implementation of pld in load_store.isa under the implementation of ldrb_rd15
*/
/*
* end of pld instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 60973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 60978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 60988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == 15) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 60998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rd_init()
{
#line 520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd == 15) inherited::rd_init = 8;
		else inherited::rd_init = 0;
	}
#line 61023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rdp1_init()
{
#line 529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rd  == 14) inherited::rdp1_init = 8;
		else inherited::rdp1_init = 0;
	}
#line 61048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStrd_reg_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 61068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

LOAD AND STORE MULTIPLE INSTRUCTIONS

**********************************************/
/*******************************************************************
* ldm_1 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 61138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 61141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 52 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ia";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (1)";
	}
#line 61167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMia(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		/*  check PC register */
		if((reg_list & 0x08000) == 0x08000) {
			cpu.Read32toPC(cur_address);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 61233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 61261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_1_ia(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 61281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 61310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 61313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ib";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (1)";
	}
#line 61339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMib(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		/*  check PC register */
		if((reg_list & 0x08000) == 0x08000) {
			cpu.Read32toPC(cur_address);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 61405 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 61433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_1_ib(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 61453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 61482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 61485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 98 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "da";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (1)";
	}
#line 61511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMda(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		/*  check PC register */
		if((reg_list & 0x08000) == 0x08000) {
			cpu.Read32toPC(cur_address);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 61577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 61605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61611 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_1_da(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 61625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61643 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 61654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 61657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "db";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (1)";
	}
#line 61683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61706 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMdb(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		/*  check PC register */
		if((reg_list & 0x08000) == 0x08000) {
			cpu.Read32toPC(cur_address);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 61749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 61777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_1_db(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 61797 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldm_1 instruction
*******************************************************************/
/*******************************************************************
* ldm_2 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 61832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 61835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ia";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (2)";
	}
#line 61861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61866 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMia(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPR(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 61919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 61947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_2_ia(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 61967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 61974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 61981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 61985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 61989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 61992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 61996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 61999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ib";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (2)";
	}
#line 62025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMib(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 62083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 62111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_2_ib(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 62131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 62160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 62163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "da";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (2)";
	}
#line 62189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMda(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 62247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 62275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_2_da(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 62295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62305 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 62324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 62327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "db";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
		buffer << " (2)";
	}
#line 62353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMdb(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 62411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 62439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_2_db(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 62459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldm_2 instruction
*******************************************************************/
/*******************************************************************
* ldm_3 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 62494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 62497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ia";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << ", r15}^";
		buffer << " (3)";
	}
#line 62523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMia(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

		cpu.MoveSPSRtoCPSR();

		cpu.Read32toPC(cur_address);

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 62589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62597 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_3_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 62617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_3_ia(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_3_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 62637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 62666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 62669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ib";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << ", r15}^";
		buffer << " (3)";
	}
#line 62695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 686 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMib(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

		cpu.MoveSPSRtoCPSR();

		cpu.Read32toPC(cur_address);

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 62761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_3_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 62789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_3_ib(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_3_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 62809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 62838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 62841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "da";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << ", r15}^";
		buffer << " (3)";
	}
#line 62867 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 62887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 62890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMda(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

		cpu.MoveSPSRtoCPSR();

		cpu.Read32toPC(cur_address);

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 62933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_3_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 62961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_3_da(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_3_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 62981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 62988 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 62995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 62999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 63010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 63013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "ldm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "db";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 15; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << ", r15}^";
		buffer << " (3)";
	}
#line 63039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63047 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdm_3_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMdb(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				cpu.Read32toGPRAligned(cur_address, i);
				cur_address += 4;
			}
			mask = mask << 1;
		}

		cpu.MoveSPSRtoCPSR();

		cpu.Read32toPC(cur_address);

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 63105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdm_3_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 63133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdm_3_db(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdm_3_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 63153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

// ldm_3.nextpc = {
	//   if(cond_res) {
		//     /* nothing to do */
		//   } else {
		//     cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);
		//   }
	// }
/*
* end of ldm_3 instruction
*******************************************************************/
/*******************************************************************
* stm_1 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 63195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 63198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ia";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
	}
#line 63223 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMia(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 63291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 63319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_1_ia(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 63339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 63368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 63371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ib";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
	}
#line 63396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMib(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 63464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 63492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_1_ib(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 63512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 63541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 63544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "da";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
	}
#line 63569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMda(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 63637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 63665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_1_da(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 63685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 63714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 63717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "db";
		buffer << " r" << rn << ((w == 1) ? "!" : "");
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}";
	}
#line 63742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63754 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMdb(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */

		/* update rn */
		if(w)
		cpu.SetGPR(rn, rn_new_val);
	}
#line 63810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 63838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_1_db(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 63858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of stm_1 instruction
*******************************************************************/
/*******************************************************************
* stm_2 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63871 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63878 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 63893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 63896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ia";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}^";
	}
#line 63921 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 63933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 63941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 63944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMia(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR_usr(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR_usr(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 63985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 63993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 63996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 64013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_2_ia(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 64033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64047 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 64062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 64065 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "ib";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}^";
	}
#line 64090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMib(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR_usr(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR_usr(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 64154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 64182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_2_ib(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 64202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 64231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 64234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "da";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}^";
	}
#line 64259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMda(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR_usr(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR_usr(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 64323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 64351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_2_da(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 64371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64378 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64381 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 64400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 64403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		unsigned int mask = 1;
		bool prev = false;

		buffer << "stm";
		cpu.DisasmCondition(cond, buffer);
		buffer << "db";
		buffer << " r" << rn;
		buffer << ", {";
			for(unsigned int i = 0; i < 16; i++) {
				if(i > 0) {
					mask = mask << 1;
				}
				if((reg_list & mask) == mask) {
					if(prev) buffer << ", ";
					else prev = true;
					buffer << "r" << i;
				}
			}
			buffer << "}^";
	}
#line 64428 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t cur_address;
		typename CONFIG::address_t start_address;
		typename CONFIG::address_t end_address;
		uint32_t num_regs = 0;
		typename CONFIG::reg_t rn_new_val = 0;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);
		unsigned int mask = 1;
		typename CONFIG::reg_t value = 0;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

		num_regs = cpu.LSMdb(rn_value, reg_list,
		&start_address, &end_address,
		&rn_new_val);

		cur_address = start_address;
		for(unsigned int i = 0; i < 15; i++) {
			if((reg_list & mask) == mask) {
				value = cpu.GetGPR_usr(i);
				cpu.Write32(cur_address, value);
				cur_address += 4;
			}
			mask = mask << 1;
		}
		if((reg_list & mask) == mask) {
			value = cpu.GetGPR_usr(cpu.PC_reg) + 8;
			cpu.Write32(cur_address, value);
		}

	/* TODO:
		* cur_address should be checked to be the same as end_address + 4 */
	}
#line 64492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stm_2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64503 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_multiple.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 64520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStm_2_db(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 64540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

SEMAPHORE INSTRUCTIONS

**********************************************/
/* TODO: missing implementation */
/* NOTE: r15 should never be used for rn, rd and/or rm, so no need to
*   initialize them.
*/
/*******************************************************************
* swp instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSwp<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 64614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 64617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 53 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/semaphore.isa"
	{
		buffer << "swp";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", "
		<< "r" << rm << ", "
		<< "[r" << rn << "]";
	}
#line 64628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64633 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSwp<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 61 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/semaphore.isa"
	{
		/* if r15 is used the result is impredictable, so just ignore the case of using r15 */
		if(!cpu.CheckCondition(cond)) return;
	}
#line 64659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSwp(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSwp<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 64679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of swp instruction
*******************************************************************/
/*******************************************************************
* swpb instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSwpb<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 64714 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 64717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 76 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/semaphore.isa"
	{
		buffer << "swp";
		cpu.DisasmCondition(cond, buffer);
		buffer << "b r" << rd << ", "
		<< "r" << rm << ", "
		<< "[r" << rn << "]";
	}
#line 64728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64733 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64736 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSwpb<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 84 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/semaphore.isa"
	{
		if(!cpu.CheckCondition(cond)) return;
	}
#line 64758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSwpb(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSwpb<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 64778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of swpb instruction
*******************************************************************/
/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

EXCEPTION-GENERATING INSTRUCTIONS

**********************************************/
/*******************************************************************
* swi instruction
* NOTE: this instruction is used to make the system calls
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSwi<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 64852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 64855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 48 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/exception.isa"
	{
		buffer << "swi";
		cpu.DisasmCondition(cond, buffer);
		buffer << " #" << dec << immed;
	}
#line 64864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpSwi<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 54 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/exception.isa"
	{
		//	if(cpu.logger_import)
		//		(*cpu.logger_import) << DebugInfo
		//			<< Function << __FUNCTION__
		//			<< File << __FILE__
		//			<< Line << __LINE__
		//			<< "executing swi (#" << immed << ")"
		//			<< Endl << EndDebugInfo;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(cond)) return;

#ifdef SOCLIB

		throw SoftwareInterruptException<CONFIG>();

#else // SOCLIB

		if(cpu.linux_os_import) {
			// we are executing on linux emulation mode
			// use linux_os_import
			try {
				cpu.linux_os_import->ExecuteSystemCall(immed);
				} catch(exception &e) {
				cerr << e.what() << endl;
			}
			} else {
			// we are executing on full system mode
			throw SoftwareInterruptException<CONFIG>();
		}

#endif // SOCLIB

	}
#line 64926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpSwi(CodeType code, typename CONFIG::address_t addr)
{
	return new OpSwi<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 64946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of swi instruction
*******************************************************************/
/*******************************************************************
* bkpt instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 64959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 64966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBkpt<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 64970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 64974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 64977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 64981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 64984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/exception.isa"
	{
		uint32_t immed;

		immed = limmed + ((uint32_t)himmed << 4);
		buffer << "bkpt";
		buffer << " #" << dec << immed;
	}
#line 64995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpBkpt<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 108 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/exception.isa"
	{
		//	if(cpu.logger_import)
		//		(*cpu.logger_import) << DebugInfo
		//			<< Function << __FUNCTION__
		//			<< File << __FILE__
		//			<< Line << __LINE__
		//			<< "executing swi (#" << immed << ")"
		//			<< Endl << EndDebugInfo;
		uint32_t immed;

		immed = limmed + ((uint32_t)himmed << 4);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

#ifdef SOCLIB

		throw PrefetchAbortException<CONFIG>();

#else // SOCLIB

		if(cpu.linux_os_import) {
			// we are executing on linux emulation mode
			// what should we do with this kind of call? ignore it
			} else {
			// we are executing on full system mode
			throw PrefetchAbortException<CONFIG>();
		}

#endif // SOCLIB

	}
#line 65053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpBkpt(CodeType code, typename CONFIG::address_t addr)
{
	return new OpBkpt<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 65073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of bkpt instruction
*******************************************************************/
/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

COPROCESSOR INSTRUCTIONS

**********************************************/
/*******************************************************************
* cdp instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCdp_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 51 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 65143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 65170 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 65173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "cdp";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << dec << cp_num;
		buffer << ", " << dec << op1;
		buffer << ", cr" << dec << crd;
		buffer << ", cr" << dec << crn;
		buffer << ", cr" << dec << crm;
		buffer << ", " << dec << op2;
	}
#line 65189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65197 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65201 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 88 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.CoprocessorDataProcess(cp_num, op1, op2, crd, crn, crm);
	}
#line 65225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCdp_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCdp_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 65245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCdp_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 57 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 65271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 65298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 65301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "cdp";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << dec << cp_num;
		buffer << ", " << dec << op1;
		buffer << ", cr" << dec << crd;
		buffer << ", cr" << dec << crn;
		buffer << ", cr" << dec << crm;
		buffer << ", " << dec << op2;
	}
#line 65317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 88 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.CoprocessorDataProcess(cp_num, op1, op2, crd, crn, crm);
	}
#line 65353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCdp_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCdp_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 65373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCdp_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 63 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 65399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 65426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 65429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "cdp";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << dec << cp_num;
		buffer << ", " << dec << op1;
		buffer << ", cr" << dec << crd;
		buffer << ", cr" << dec << crn;
		buffer << ", cr" << dec << crm;
		buffer << ", " << dec << op2;
	}
#line 65445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65450 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 88 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.CoprocessorDataProcess(cp_num, op1, op2, crd, crn, crm);
	}
#line 65481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCdp_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCdp_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 65501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpCdp_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 69 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 65527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 65554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 65557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 75 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "cdp";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << dec << cp_num;
		buffer << ", " << dec << op1;
		buffer << ", cr" << dec << crd;
		buffer << ", cr" << dec << crn;
		buffer << ", cr" << dec << crm;
		buffer << ", " << dec << op2;
	}
#line 65573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 88 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.CoprocessorDataProcess(cp_num, op1, op2, crd, crn, crm);
	}
#line 65609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65615 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCdp_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCdp_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 65629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of cdp instruction
*******************************************************************/
/*******************************************************************
* ldc instruction
*/
/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 65665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65688 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 65692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 65695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 65710 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65733 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 65752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65763 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 65780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_offset_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 65800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 65830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 65857 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 65860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 65875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 65887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 65895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 65898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 65917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 65945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_offset_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 65965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 65976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 65986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 65995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 66022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 66025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 66040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 66082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 66110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_offset_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 66130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 66160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 66187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 66190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 66205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 66247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 66275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_offset_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 66295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 66325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 66352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 66355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 66370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66378 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 66413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_pre_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 66433 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66454 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 66463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 66490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 66493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 66508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 66551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_pre_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 66571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 66601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 66628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 66631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 66646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 66689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_pre_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 66709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 66739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 66766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 66769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 66784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66792 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 66827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_pre_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 66847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 66877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 66904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 66907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 66922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 66934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 66942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 66945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 66965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_post_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 66985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 66996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 66999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67006 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 67015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 67042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 67045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 67060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67065 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 67103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_post_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 67123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 67153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 67180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 67183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 67198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 67241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_post_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 67261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 67291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 67318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 67321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 67336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 67379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_post_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 67399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 67429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 67456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 67459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 67474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67482 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorLoad(cp_num, address, option)) {
			address += 4;
		}
	}
#line 67516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 67544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_unindexed_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 67564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 67594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67606 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 67621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 67624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 67639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67647 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorLoad(cp_num, address, option)) {
			address += 4;
		}
	}
#line 67681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 67709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_unindexed_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 67729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 67759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 67786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 67789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 67804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorLoad(cp_num, address, option)) {
			address += 4;
		}
	}
#line 67846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67857 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 67874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_unindexed_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 67894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 67924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 67951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 67954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 67969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 67974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 67981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 67985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 67989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 67992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorLoad(cp_num, address, option)) {
			address += 4;
		}
	}
#line 68011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 68039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc_unindexed_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldc instruction
*******************************************************************/
/*******************************************************************
* mcr instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 68091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 68118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 68121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 68137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68142 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 68173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcr_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 68219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68242 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 68246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 68249 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 68265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68288 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 68301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcr_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68331 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 68347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 68374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 68377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 68393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68405 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68409 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 68429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcr_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 68475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 68502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 68505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 68521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 68557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68563 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68571 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcr_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mcr instruction
*******************************************************************/
/*******************************************************************
* mrc instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 68609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 68636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 68639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 68655 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 68691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrc_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 68737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68742 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 68764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 68767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 68783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 68819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrc_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68849 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 68865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 68892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 68895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 68911 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 68923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 68931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 68934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 68947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrc_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 68967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 68984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 68993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 68998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 69020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 69023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 69039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69047 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 69075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrc_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 69095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mrc instruction
*******************************************************************/
/*******************************************************************
* stc instruction
*/
/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 69131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 69158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 69161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 69176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 69218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69229 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 69246 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_offset_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 69266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69280 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 69296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 69323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 69326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 69341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 69383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 69411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_offset_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 69431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 69461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69477 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 69488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 69491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 69506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69529 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 69548 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 69576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_offset_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 69596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 69626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69638 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 69653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 69656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 69671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 69713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 69741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_offset_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 69761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 69791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 69818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 69821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 69836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69841 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69844 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 69879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_pre_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 69899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 69929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 69956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 69959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 69974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 69979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 69986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 69990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 69994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 69997 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 70017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_pre_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 70037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70058 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 70067 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70075 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 70094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 70097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 70112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70135 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 70155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_pre_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 70175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 70205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 70232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 70235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 70250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 70293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_pre_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 70313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 70343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70355 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 70370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 70373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 70388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 70431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_post_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 70451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 70481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 70508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 70511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 70526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70534 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 70569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70583 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_post_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 70589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 70619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 70646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 70649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 70664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 70707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_post_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 70727 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 70757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 70784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 70787 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 70802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70814 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 70845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_post_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 70865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 70895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70903 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70907 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70911 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70918 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 70922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 70925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 70940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 70952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70956 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 70960 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 70963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorStore(cp_num, address, option)) {
			address += 4;
		}
	}
#line 70982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 70990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 70993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 71010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_unindexed_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 71060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71065 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 71087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 71090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 71105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71125 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorStore(cp_num, address, option)) {
			address += 4;
		}
	}
#line 71147 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 71175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_unindexed_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 71225 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71233 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 71252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 71255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 71270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71275 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorStore(cp_num, address, option)) {
			address += 4;
		}
	}
#line 71312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 71340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_unindexed_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71381 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 71390 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 71417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 71420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "stc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 71435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		address = rn_value;
		while(cpu.CoprocessorStore(cp_num, address, option)) {
			address += 4;
		}
	}
#line 71477 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71485 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == 15) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 71505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71511 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc_unindexed_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*******************************************************************
* cdp2 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71535 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 71557 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 71560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "cdp2";
		buffer << " " << dec << cp_num;
		buffer << ", " << dec << op1;
		buffer << ", cr" << dec << crd;
		buffer << ", cr" << dec << crn;
		buffer << ", cr" << dec << crm;
		buffer << ", " << dec << op2;
	}
#line 71573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpCdp2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		cpu.CoprocessorDataProcess(cp_num, op1, op2, crd, crn, crm);
	}
#line 71605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71611 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpCdp2(CodeType code, typename CONFIG::address_t addr)
{
	return new OpCdp2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71625 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of cdp2 instruction
*******************************************************************/
/*******************************************************************
* ldc2 instruction
*/
/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 71664 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 71667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "ldc";
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 71679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 71719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71727 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71737 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 71747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc2_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 71800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 71803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "ldc";
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 71815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71827 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 71856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71862 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc2_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71902 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 71909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 71912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "ldc";
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 71924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 71936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 71944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 71947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorLoad(cp_num, address)) {
			address += 4;
		}
	}
#line 71965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71979 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc2_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 71985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 71996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 71999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72011 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "ldc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 72036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpLdc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = rn_value;
		while(cpu.CoprocessorLoad(cp_num, address, option)) {
			address += 4;
		}
	}
#line 72076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpLdc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 72104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpLdc2_unindexed(CodeType code, typename CONFIG::address_t addr)
{
	return new OpLdc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of ldc2 instruction
*******************************************************************/
/*******************************************************************
* mcr2 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72144 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "mcr2";
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 72175 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcr2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		cpu.MoveToCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 72207 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcr2(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcr2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mcr2 instruction
*******************************************************************/
/*******************************************************************
* mrc2 instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72255 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 902 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "mrc2";
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", cr" << crn;
		buffer << ", cr" << crm;
		if(op2 != 0) buffer << ", " << op2;
	}
#line 72278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrc2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72301 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		cpu.MoveFromCoprocessor(cp_num, op1, op2, rd, crn, crm);
	}
#line 72310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72324 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrc2(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrc2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mrc2 instruction
*******************************************************************/
/*******************************************************************
* stc2 instruction
*/
/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "stc";
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_offset(u, rn, offset, buffer);
	}
#line 72384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = cpu.CLSOpDec(u, rn_value, offset);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 72424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72442 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 72452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc2_offset(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72508 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "stc";
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_pre(u, rn, offset, buffer);
	}
#line 72520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 985 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = cpu.CLSOpDec(u, rn_value, offset);
		cpu.SetGPR(rn, address);
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 72561 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72570 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72575 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc2_pre(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72610 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "stc";
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSImm_post(u, rn, offset, buffer);
	}
#line 72629 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72652 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = rn_value;
		cpu.SetGPR(rn, cpu.CLSOpDec(u, rn_value, offset));
		while(cpu.CoprocessorStore(cp_num, address)) {
			address += 4;
		}
	}
#line 72670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc2_post(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*p*/
/*u*/
/*n*/
/*w*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72723 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		buffer << "stc";
		if(n == 1) buffer << "l";
		buffer << " " << cp_num;
		buffer << ", cr" << crd;
		buffer << ", ";
		cpu.DisasmCLSUnindexed(rn, option, buffer);
	}
#line 72738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpStc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72754 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 1015 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::address_t address;
		typename CONFIG::reg_t rn_value = inherited::rn_init + cpu.GetGPR(rn);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		address = rn_value;
		while(cpu.CoprocessorStore(cp_num, address, option)) {
			address += 4;
		}
	}
#line 72778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of stc2 instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpStc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rn_init()
{
#line 1033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rn == CPU<CONFIG>::PC_reg) inherited::rn_init = 8;
		else inherited::rn_init = 0;
	}
#line 72806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpStc2_unindexed(CodeType code, typename CONFIG::address_t addr)
{
	return new OpStc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72826 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
*  Copyright (c) 2008,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

COPROCESSOR INSTRUCTIONS

**********************************************/
/*******************************************************************
* mcrr instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcrr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 54 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 72893 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 72920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 72923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 80 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcrr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 72938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 72950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 72958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 72961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 92 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveToCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 72975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 72981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 72989 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcrr_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcrr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 72995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcrr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 60 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 73021 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 80 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcrr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 73066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 92 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveToCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 73103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcrr_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcrr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 73123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73130 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcrr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 66 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 73149 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 80 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcrr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 73194 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73210 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 92 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveToCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 73231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcrr_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcrr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 73251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMcrr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73268 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 72 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 73277 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 80 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mcrr";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 73322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73327 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMcrr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 92 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveToCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveToCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 73359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMcrr_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMcrr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 73379 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mcrr instruction
*******************************************************************/
/*******************************************************************
* mrrc instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = sub_cond;
	}
#line 73411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73431 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73441 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 73456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73468 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveFromCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 73493 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73502 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrrc_0xxx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 73513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 8 + sub_cond;
	}
#line 73539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 73584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73607 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveFromCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 73621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrrc_10xx(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 73641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73651 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 12 + sub_cond;
	}
#line 73667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73683 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 73712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73728 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73732 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveFromCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 73749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73763 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrrc_110x(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 73769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpMrrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_condition()
{
#line 138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		inherited::cond_init = 14;
	}
#line 73795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73800 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73818 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73822 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		buffer << "mrrc";
		cpu.DisasmCondition(inherited::cond_init, buffer);
		buffer << " " << cp_num;
		buffer << ", " << op1;
		buffer << ", r" << rd;
		buffer << ", r" << rn;
		buffer << ", cr" << crm;
	}
#line 73840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpMrrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	{
		typedef Operation<CONFIG> inherited;

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		if(!cpu.CheckCondition(inherited::cond_init)) return;

		cpu.MoveFromCoprocessor(cp_num, op1, 0, rd, 0, crm);
		cpu.MoveFromCoprocessor(cp_num, op1, 0, rn, 0, crm);
	}
#line 73877 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpMrrc_1110(CodeType code, typename CONFIG::address_t addr)
{
	return new OpMrrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 73897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

/*
* end of mrrc instruction
*******************************************************************/
/*
*  Copyright (c) 2007,
*  Commissariat a l'Energie Atomique (CEA)
*  All rights reserved.
*
*  Redistribution and use in source and binary forms, with or without modification,
*  are permitted provided that the following conditions are met:
*
*   - Redistributions of source code must retain the above copyright notice, this
*     list of conditions and the following disclaimer.
*
*   - Redistributions in binary form must reproduce the above copyright notice,
*     this list of conditions and the following disclaimer in the documentation
*     and/or other materials provided with the distribution.
*
*   - Neither the name of CEA nor the names of its contributors may be used to
*     endorse or promote products derived from this software without specific prior
*     written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
*  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
*  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
*  DISCLAIMED.
*  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
*  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
*  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
*  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
*  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Authors: Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
*/
/**********************************************

MISCELLANEOUS ARITHMETIC INSTRUCTIONS

**********************************************/
/*******************************************************************
* clz instruction
*/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpClz<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73959 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::disasm(
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 73963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 73966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
,
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
stringstream &
#line 73970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 39 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
buffer
#line 73973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 48 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/misc_arithmetic.isa"
	{
		buffer << "clz";
		cpu.DisasmCondition(cond, buffer);
		buffer << " r" << rd << ", r" << rm;
	}
#line 73982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 73987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
void
#line 73994 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
OpClz<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 73998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::execute(
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
CPU<CONFIG> &
#line 74002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 35 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/actions_dec.isa"
cpu
#line 74005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
)
{
#line 54 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/misc_arithmetic.isa"
	{
		typedef Operation<CONFIG> inherited;

		typename CONFIG::reg_t src;
		typename CONFIG::reg_t res;
		typename CONFIG::reg_t rm_value = inherited::rm_init + cpu.GetGPR(rm);

		cpu.SetGPR(cpu.PC_reg, cpu.GetGPR(cpu.PC_reg) + 4);

		src = rm_value;
		if(src == 0) {
			res = 32;
			} else {
			res = 0;
			while((src & 0x80000000) == 0) {
				res++;
				src = src << 1;
			}
			//    res = 31 - res;
		}

		cpu.SetGPR(rd, res);
	}
#line 74032 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}
/*
* end of clz instruction
*******************************************************************/
template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74043 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>

void
OpClz<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::initialize_rm_init()
{
#line 83 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/misc_arithmetic.isa"
	{
		typedef Operation<CONFIG> inherited;

		if(rm == CPU<CONFIG>::PC_reg) inherited::rm_init = 8;
		else inherited::rm_init = 0;
	}
#line 74060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74069 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
static Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *DecodeOpClz(CodeType code, typename CONFIG::address_t addr)
{
	return new OpClz<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 74080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpB_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74095 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpB_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74099 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "b_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpB_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpB_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "b_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpB_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpB_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "b_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74153 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpB_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74161 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpB_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "b_1110")
{
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBl_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBl_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bl_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74199 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBl_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBl_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bl_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBl_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBl_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bl_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBl_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBl_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bl_1110")
{
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74264 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bx")
{
	cond = ((code >> 28) & 0xf);
	sbo1 = ((code >> 16) & 0xf);
	sbo2 = ((code >> 12) & 0xf);
	sbo3 = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBlx_1<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBlx_1(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "blx_1")
{
	h = ((code >> 24) & 0x1);
	imm = (((((int32_t)(code >> 0)) & 0xffffff) << 8) >> 8);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBlx_2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBlx_2(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "blx_2")
{
	cond = ((code >> 28) & 0xf);
	sbo1 = ((code >> 16) & 0xf);
	sbo2 = ((code >> 12) & 0xf);
	sbo3 = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74333 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAnd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAnd_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "and_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74361 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAnd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAnd_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74370 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "and_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74392 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAnd_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "and_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAnds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAnds_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ands_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAnds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAnds_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ands_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAnds_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74473 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ands_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpEor_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74495 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpEor_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74499 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "eor_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpEor_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74520 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpEor_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "eor_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpEor_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "eor_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpEors_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpEors_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "eors_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpEors_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74597 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpEors_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "eors_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74615 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpEors_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "eors_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSub_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSub_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sub_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74669 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSub_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74674 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSub_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74678 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sub_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74692 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSub_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sub_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74718 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSubs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSubs_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "subs_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSubs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74751 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSubs_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "subs_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSubs_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74781 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "subs_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsb_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsb_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsb_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74823 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsb_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsb_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74832 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsb_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74849 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsb_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74858 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsb_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74875 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsbs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsbs_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74884 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsbs_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsbs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsbs_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsbs_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsbs_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsbs_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74949 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdd_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "add_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 74974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdd_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 74986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "add_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdd_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "add_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75034 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdds_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75038 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adds_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75051 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdds_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adds_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75077 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdds_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adds_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75103 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdc_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adc_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdc_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adc_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75157 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75162 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdc_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adc_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75183 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdcs_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adcs_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75205 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdcs_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adcs_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpAdcs_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "adcs_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75257 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSbc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSbc_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sbc_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSbc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSbc_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sbc_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSbc_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sbc_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSbcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSbcs_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sbcs_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSbcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSbcs_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sbcs_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSbcs_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "sbcs_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsc_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsc_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75439 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsc_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsc_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRsc_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rsc_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75491 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRscs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRscs_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75500 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rscs_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRscs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRscs_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rscs_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpRscs_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "rscs_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75565 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpTst_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpTst_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "tst_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpTst_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75598 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpTst_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75602 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "tst_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75619 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75624 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpTst_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "tst_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpTeq_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpTeq_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "teq_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpTeq_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpTeq_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "teq_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpTeq_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "teq_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCmp_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75727 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCmp_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cmp_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCmp_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCmp_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cmp_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75773 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75778 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCmp_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cmp_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75796 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCmn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCmn_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75808 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cmn_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCmn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCmn_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cmn_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCmn_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75859 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cmn_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpOrr_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpOrr_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75885 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "orr_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpOrr_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpOrr_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "orr_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpOrr_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "orr_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpOrrs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpOrrs_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "orrs_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 75975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpOrrs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpOrrs_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 75987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "orrs_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76001 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpOrrs_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "orrs_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76030 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMov_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMov_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mov_32imm")
{
	cond = ((code >> 28) & 0xf);
	sbz = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMov_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMov_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mov_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	sbz = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMov_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76086 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMov_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76090 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mov_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	sbz = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMovs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMovs_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "movs_32imm")
{
	cond = ((code >> 28) & 0xf);
	sbz = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMovs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMovs_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "movs_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	sbz = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76158 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMovs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMovs_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "movs_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	sbz = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBic_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBic_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bic_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBic_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76214 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBic_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bic_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBic_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bic_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBics_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBics_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bics_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBics_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBics_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bics_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76309 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBics_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bics_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMvn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMvn_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mvn_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMvn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMvn_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mvn_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMvn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMvn_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mvn_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMvns_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMvns_32imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mvns_32imm")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMvns_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMvns_imm_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mvns_imm_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76463 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMvns_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMvns_reg_shift(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mvns_reg_shift")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpQadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpQadd(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "qadd")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76517 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpQsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76522 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpQsub(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76526 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "qsub")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpQdadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpQdadd(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "qdadd")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpQdsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpQdsub(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "qdsub")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76589 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76592 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76597 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMla(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mla")
{
	cond = ((code >> 28) & 0xf);
	s = ((code >> 20) & 0x1);
	rd = ((code >> 16) & 0xf);
	rn = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76615 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMul<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMul(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mul")
{
	cond = ((code >> 28) & 0xf);
	s = ((code >> 20) & 0x1);
	rd = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSmlal(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "smlal")
{
	cond = ((code >> 28) & 0xf);
	s = ((code >> 20) & 0x1);
	rdhi = ((code >> 16) & 0xf);
	rdlo = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76670 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSmull(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "smull")
{
	cond = ((code >> 28) & 0xf);
	s = ((code >> 20) & 0x1);
	rdhi = ((code >> 16) & 0xf);
	rdlo = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76696 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76701 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpUmlal(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "umlal")
{
	cond = ((code >> 28) & 0xf);
	s = ((code >> 20) & 0x1);
	rdhi = ((code >> 16) & 0xf);
	rdlo = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76719 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpUmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76727 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpUmull(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "umull")
{
	cond = ((code >> 28) & 0xf);
	s = ((code >> 20) & 0x1);
	rdhi = ((code >> 16) & 0xf);
	rdlo = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76745 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSmlaxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSmlaxy(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "smlaxy")
{
	cond = ((code >> 28) & 0xf);
	rd = ((code >> 16) & 0xf);
	rn = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	y = ((code >> 6) & 0x1);
	x = ((code >> 5) & 0x1);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSmlalxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSmlalxy(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "smlalxy")
{
	cond = ((code >> 28) & 0xf);
	rdhi = ((code >> 16) & 0xf);
	rdlo = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	y = ((code >> 6) & 0x1);
	x = ((code >> 5) & 0x1);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76799 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSmlawy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSmlawy(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "smlawy")
{
	cond = ((code >> 28) & 0xf);
	rd = ((code >> 16) & 0xf);
	rn = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	y = ((code >> 6) & 0x1);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSmulxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSmulxy(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "smulxy")
{
	cond = ((code >> 28) & 0xf);
	rd = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	y = ((code >> 6) & 0x1);
	x = ((code >> 5) & 0x1);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSmulwy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSmulwy(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "smulwy")
{
	cond = ((code >> 28) & 0xf);
	rd = ((code >> 16) & 0xf);
	sbz = ((code >> 12) & 0xf);
	rs = ((code >> 8) & 0xf);
	y = ((code >> 6) & 0x1);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76878 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76881 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrs<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrs(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrs")
{
	cond = ((code >> 28) & 0xf);
	r = ((code >> 22) & 0x1);
	rd = ((code >> 12) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMsr_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMsr_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "msr_imm")
{
	cond = ((code >> 28) & 0xf);
	r = ((code >> 22) & 0x1);
	mask = ((code >> 16) & 0xf);
	rotate_imm = ((code >> 8) & 0xf);
	imm = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76929 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMsr_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76934 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMsr_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "msr_reg")
{
	cond = ((code >> 28) & 0xf);
	r = ((code >> 22) & 0x1);
	mask = ((code >> 16) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76953 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdr_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76962 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldr_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 76975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdr_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 76987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldr_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77008 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdr_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77012 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldr_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdr_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77037 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldr_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77055 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77060 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdr_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldr_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdr_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldr_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77106 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77134 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77139 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77238 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_rd15_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_rd15_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_rd15_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77286 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_rd15_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_rd15_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77298 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_rd15_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_rd15_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77318 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_rd15_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_rd15_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77337 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_rd15_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77342 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_rd15_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_rd15_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77363 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_rd15_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_rd15_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_rd15_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrb_rd15_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrb_rd15_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrb_rd15_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77415 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrt_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77424 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrt_imm")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77437 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrt_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrt_reg")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrbt_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77476 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrbt_imm")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrbt_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrbt_reg")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStr_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "str_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77544 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStr_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "str_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStr_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "str_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStr_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "str_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStr_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "str_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStr_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "str_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrb_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strb_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77697 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrb_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77709 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strb_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77725 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrb_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strb_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77755 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrb_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77759 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strb_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77777 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77782 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrb_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strb_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77804 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrb_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77813 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strb_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77831 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77836 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrt_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77840 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strt_imm")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77853 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrt_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strt_reg")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrbt_imm(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strbt_imm")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	offset = ((code >> 0) & 0xfff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77908 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrbt_reg(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77917 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strbt_reg")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	shift_imm = ((code >> 7) & 0x1f);
	shift = ((code >> 5) & 0x3);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrh_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrh_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77958 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrh_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrh_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 77984 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77992 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrh_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 77996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrh_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrh_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrh_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78039 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrh_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrh_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78062 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78065 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrh_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrh_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78091 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsh_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsh_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78122 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsh_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsh_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78143 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78148 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsh_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsh_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78169 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78174 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsh_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78178 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsh_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78192 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsh_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsh_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78221 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsh_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsh_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78244 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78247 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsb_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsb_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsb_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsb_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsb_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsb_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsb_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsb_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78351 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsb_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsb_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrsb_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrsb_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrh_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strh_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrh_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strh_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78455 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrh_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78464 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strh_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78481 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrh_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78490 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strh_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78504 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78507 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78512 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrh_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strh_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78530 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78538 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrh_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strh_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78556 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrd_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrd_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrd_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrd_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78608 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78611 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78616 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrd_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrd_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78634 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78637 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78642 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrd_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrd_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78660 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrd_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrd_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78686 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdrd_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldrd_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78715 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrd_imm_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78724 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strd_imm_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78741 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78746 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrd_imm_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78750 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strd_imm_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78772 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrd_imm_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strd_imm_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	immedH = ((code >> 8) & 0xf);
	immedL = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78790 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrd_reg_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strd_reg_post")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrd_reg_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strd_reg_offset")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78845 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78850 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStrd_reg_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78854 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "strd_reg_pre")
{
	cond = ((code >> 28) & 0xf);
	u = ((code >> 23) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbz = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78871 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78876 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_1_ia(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78880 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_1_ia")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_1_ib(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78904 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_1_ib")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_1_da(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_1_da")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78940 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78943 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_1_db(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_1_db")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78964 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78967 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78972 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_2_ia(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78976 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_2_ia")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 78987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_2_ib(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 78999 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_2_ib")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79010 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_2_da(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_2_da")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79033 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_2_db(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_2_db")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_3_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79064 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_3_ia(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_3_ia")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_3_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79088 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_3_ib(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_3_ib")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79104 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_3_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79112 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_3_da(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79116 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_3_da")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79131 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdm_3_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdm_3_db(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldm_3_db")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0x7fff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79152 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79160 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_1_ia(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_1_ia")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79184 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_1_ib(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79188 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_1_ib")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_1_da(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_1_da")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_1_db(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_1_db")
{
	cond = ((code >> 28) & 0xf);
	w = ((code >> 21) & 0x1);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79251 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_2_ia(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79260 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_2_ia")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79279 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_2_ib(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79283 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_2_ib")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_2_da(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_2_da")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79320 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79325 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStm_2_db(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79329 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stm_2_db")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	reg_list = ((code >> 0) & 0xffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79340 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSwp<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSwp(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "swp")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSwpb<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79372 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSwpb(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79376 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "swpb")
{
	cond = ((code >> 28) & 0xf);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpSwi<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79396 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpSwi(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79400 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "swi")
{
	cond = ((code >> 28) & 0xf);
	immed = ((code >> 0) & 0xffffff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpBkpt<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpBkpt(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79422 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "bkpt")
{
	himmed = ((code >> 8) & 0xfff);
	limmed = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCdp_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCdp_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79444 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cdp_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	op1 = ((code >> 20) & 0xf);
	crn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79459 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCdp_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79467 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCdp_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cdp_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	op1 = ((code >> 20) & 0xf);
	crn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79486 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79489 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCdp_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79494 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCdp_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cdp_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	op1 = ((code >> 20) & 0xf);
	crn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79513 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79516 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCdp_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79521 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCdp_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79525 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cdp_1110")
{
	op1 = ((code >> 20) & 0xf);
	crn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79539 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_offset_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_offset_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79566 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79574 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_offset_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_offset_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79593 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_offset_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_offset_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79620 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79628 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_offset_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_offset_1110")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79646 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_pre_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_pre_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79673 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_pre_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_pre_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79700 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_pre_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_pre_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79727 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_pre_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_pre_1110")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_post_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_post_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_post_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79792 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_post_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_post_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_post_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_post_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_post_1110")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79863 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79868 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_unindexed_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_unindexed_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79886 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79889 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79894 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_unindexed_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79898 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_unindexed_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79912 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79920 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_unindexed_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_unindexed_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79938 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc_unindexed_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc_unindexed_1110")
{
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79963 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79966 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79971 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcr_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79975 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcr_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 79990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 79998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcr_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcr_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80020 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80025 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcr_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80029 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcr_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80047 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80052 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcr_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80056 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcr_1110")
{
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80073 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80078 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrc_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80082 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrc_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80097 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80100 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrc_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80109 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrc_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrc_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrc_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80151 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrc_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrc_1110")
{
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_offset_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_offset_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80207 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80212 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_offset_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_offset_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80234 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_offset_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_offset_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80266 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_offset_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_offset_1110")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80292 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_pre_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80296 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_pre_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80311 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80314 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_pre_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_pre_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80338 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80346 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_pre_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80350 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_pre_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_pre_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80377 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_pre_1110")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80394 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_post_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80403 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_post_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80426 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_post_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_post_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80448 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_post_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80457 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_post_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80472 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80480 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_post_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_post_1110")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80498 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_unindexed_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_unindexed_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_unindexed_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_unindexed_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_unindexed_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80562 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_unindexed_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80579 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80584 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc_unindexed_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80588 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc_unindexed_1110")
{
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80601 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpCdp2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpCdp2(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "cdp2")
{
	op1 = ((code >> 20) & 0xf);
	crn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc2_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc2_offset")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80656 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80661 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc2_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80665 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc2_pre")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80679 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80682 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80687 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc2_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80691 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc2_post")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80705 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpLdc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpLdc2_unindexed(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "ldc2_unindexed")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcr2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcr2(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcr2")
{
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrc2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrc2(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80769 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrc2")
{
	op1 = ((code >> 21) & 0x7);
	crn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op2 = ((code >> 5) & 0x7);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80786 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80791 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc2_offset(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80795 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc2_offset")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80809 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80817 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc2_pre(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc2_pre")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80835 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc2_post(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc2_post")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	offset = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpStc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpStc2_unindexed(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "stc2_unindexed")
{
	u = ((code >> 23) & 0x1);
	n = ((code >> 22) & 0x1);
	rn = ((code >> 16) & 0xf);
	crd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	option = ((code >> 0) & 0xff);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80890 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcrr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80895 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcrr_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcrr_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80916 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcrr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80921 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcrr_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80925 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcrr_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcrr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80947 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcrr_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcrr_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80968 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMcrr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMcrr_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80977 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mcrr_1110")
{
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 80990 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80993 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 80998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrrc_0xxx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81002 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrrc_0xxx")
{
	sub_cond = ((code >> 28) & 0x7);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81016 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81019 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81024 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrrc_10xx(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81028 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrrc_10xx")
{
	sub_cond = ((code >> 28) & 0x3);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81042 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrrc_110x(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrrc_110x")
{
	sub_cond = ((code >> 28) & 0x1);
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81071 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpMrrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpMrrc_1110(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81080 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "mrrc_1110")
{
	rn = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	cp_num = ((code >> 8) & 0xf);
	op1 = ((code >> 4) & 0xf);
	crm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81093 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
OpClz<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::OpClz(CodeType code, typename CONFIG::address_t addr) : Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>(code, addr, "clz")
{
	cond = ((code >> 28) & 0xf);
	sbo1 = ((code >> 16) & 0xf);
	rd = ((code >> 12) & 0xf);
	sbo2 = ((code >> 8) & 0xf);
	rm = ((code >> 0) & 0xf);
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81118 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81121 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81126 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::DecodeMapPage(typename CONFIG::address_t key)
{
	this->key = key;
	memset(operation, 0, sizeof(operation));
	next = 0;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81140 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81145 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::~DecodeMapPage()
{
	unsigned int idx;
	for(idx = 0; idx < NUM_OPERATIONS_PER_PAGE; idx++)
	delete operation[idx];
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81156 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::DecodeTableEntry(CodeType opcode, CodeType opcode_mask, Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *(*decode)(CodeType, typename CONFIG::address_t))
{
	this->opcode = opcode;
	this->opcode_mask = opcode_mask;
	this->decode = decode;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 81179 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 81187 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::Decoder()
{
	little_endian = false;
	mru_page = 0;
	memset(decode_hash_table, 0, sizeof(decode_hash_table));
	if(
#line 45 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/misc_arithmetic.isa"
	CONFIG::HAS_INSN_ARITH_CLZ
#line 81196 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1600010UL, 0xff000f0UL, DecodeOpClz<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 117 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xec500000UL, 0xfff00000UL, DecodeOpMrrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcc500000UL, 0xeff00000UL, DecodeOpMrrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81230 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 113 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81235 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8c500000UL, 0xcff00000UL, DecodeOpMrrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81243 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81248 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81252 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc500000UL, 0x8ff00000UL, DecodeOpMrrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81256 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 51 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81261 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xec400000UL, 0xfff00000UL, DecodeOpMcrr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 49 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81274 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81278 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcc400000UL, 0xeff00000UL, DecodeOpMcrr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81282 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 47 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81287 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8c400000UL, 0xcff00000UL, DecodeOpMcrr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81295 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 45 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor_v5e.isa"
	CONFIG::HAS_COPROCESSOR_V5E
#line 81300 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc400000UL, 0x8ff00000UL, DecodeOpMcrr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_STORES
#line 81313 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfc000000UL, 0xff300000UL, DecodeOpStc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 930 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_STORES
#line 81326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfc200000UL, 0xff300000UL, DecodeOpStc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81334 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_STORES
#line 81339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81343 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfd200000UL, 0xff300000UL, DecodeOpStc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81347 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_STORES
#line 81352 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfd000000UL, 0xff300000UL, DecodeOpStc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81360 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 899 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_MOVES
#line 81365 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81369 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfe100010UL, 0xff100010UL, DecodeOpMrc2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81373 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 872 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_MOVES
#line 81378 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81382 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfe000010UL, 0xff100010UL, DecodeOpMcr2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81386 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 764 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_LOADS
#line 81391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81395 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfc100000UL, 0xff300000UL, DecodeOpLdc2_unindexed<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81399 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_LOADS
#line 81404 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81408 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfc300000UL, 0xff300000UL, DecodeOpLdc2_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81412 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 760 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_LOADS
#line 81417 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81421 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfd300000UL, 0xff300000UL, DecodeOpLdc2_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_LOADS
#line 81430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfd100000UL, 0xff300000UL, DecodeOpLdc2_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/coprocessor.isa"
	CONFIG::HAS_INSN_COPROCESSOR_ALTER_OPS
#line 81443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfe000000UL, 0xff000010UL, DecodeOpCdp2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81451 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xec800000UL, 0xffb00000UL, DecodeOpStc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81460 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcc800000UL, 0xefb00000UL, DecodeOpStc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81469 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8c800000UL, 0xcfb00000UL, DecodeOpStc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81478 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc800000UL, 0x8fb00000UL, DecodeOpStc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81487 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xec200000UL, 0xff300000UL, DecodeOpStc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81496 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcc200000UL, 0xef300000UL, DecodeOpStc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8c200000UL, 0xcf300000UL, DecodeOpStc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc200000UL, 0x8f300000UL, DecodeOpStc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xed200000UL, 0xff300000UL, DecodeOpStc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81532 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcd200000UL, 0xef300000UL, DecodeOpStc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81541 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8d200000UL, 0xcf300000UL, DecodeOpStc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81550 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xd200000UL, 0x8f300000UL, DecodeOpStc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81559 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xed000000UL, 0xff300000UL, DecodeOpStc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81568 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcd000000UL, 0xef300000UL, DecodeOpStc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81577 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8d000000UL, 0xcf300000UL, DecodeOpStc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81586 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xd000000UL, 0x8f300000UL, DecodeOpStc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81595 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xee100010UL, 0xff100010UL, DecodeOpMrc_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81604 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xce100010UL, 0xef100010UL, DecodeOpMrc_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81613 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8e100010UL, 0xcf100010UL, DecodeOpMrc_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81622 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xe100010UL, 0x8f100010UL, DecodeOpMrc_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81631 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xee000010UL, 0xff100010UL, DecodeOpMcr_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81640 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xce000010UL, 0xef100010UL, DecodeOpMcr_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81649 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8e000010UL, 0xcf100010UL, DecodeOpMcr_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81658 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xe000010UL, 0x8f100010UL, DecodeOpMcr_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81667 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xec900000UL, 0xffb00000UL, DecodeOpLdc_unindexed_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81676 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcc900000UL, 0xefb00000UL, DecodeOpLdc_unindexed_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81685 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8c900000UL, 0xcfb00000UL, DecodeOpLdc_unindexed_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81694 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc900000UL, 0x8fb00000UL, DecodeOpLdc_unindexed_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81703 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xec300000UL, 0xff300000UL, DecodeOpLdc_post_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81712 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcc300000UL, 0xef300000UL, DecodeOpLdc_post_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81721 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8c300000UL, 0xcf300000UL, DecodeOpLdc_post_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81730 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc300000UL, 0x8f300000UL, DecodeOpLdc_post_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81739 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xed300000UL, 0xff300000UL, DecodeOpLdc_pre_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81748 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcd300000UL, 0xef300000UL, DecodeOpLdc_pre_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81757 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8d300000UL, 0xcf300000UL, DecodeOpLdc_pre_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81766 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xd300000UL, 0x8f300000UL, DecodeOpLdc_pre_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81775 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xed100000UL, 0xff300000UL, DecodeOpLdc_offset_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81784 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcd100000UL, 0xef300000UL, DecodeOpLdc_offset_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81793 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8d100000UL, 0xcf300000UL, DecodeOpLdc_offset_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81802 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xd100000UL, 0x8f300000UL, DecodeOpLdc_offset_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81811 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xee000000UL, 0xff000010UL, DecodeOpCdp_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81820 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xce000000UL, 0xef000010UL, DecodeOpCdp_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81829 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8e000000UL, 0xcf000010UL, DecodeOpCdp_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81838 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xe000000UL, 0x8f000010UL, DecodeOpCdp_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81847 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xe1200070UL, 0xfff000f0UL, DecodeOpBkpt<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xf000000UL, 0xf000000UL, DecodeOpSwi<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81870 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1400090UL, 0xff00ff0UL, DecodeOpSwpb<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81879 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1000090UL, 0xff00ff0UL, DecodeOpSwp<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81883 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81888 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9400000UL, 0xff00000UL, DecodeOpStm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81892 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81897 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8400000UL, 0xff00000UL, DecodeOpStm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81901 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81906 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9c00000UL, 0xff00000UL, DecodeOpStm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81910 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81915 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8c00000UL, 0xff00000UL, DecodeOpStm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81919 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81924 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9000000UL, 0xfd00000UL, DecodeOpStm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81928 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81933 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8000000UL, 0xfd00000UL, DecodeOpStm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81937 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81942 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9800000UL, 0xfd00000UL, DecodeOpStm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81946 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81951 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8800000UL, 0xfd00000UL, DecodeOpStm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81955 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81960 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9508000UL, 0xfd08000UL, DecodeOpLdm_3_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81964 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8508000UL, 0xfd08000UL, DecodeOpLdm_3_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81973 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9d08000UL, 0xfd08000UL, DecodeOpLdm_3_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81982 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8d08000UL, 0xfd08000UL, DecodeOpLdm_3_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 81996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9500000UL, 0xff08000UL, DecodeOpLdm_2_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82005 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8500000UL, 0xff08000UL, DecodeOpLdm_2_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82014 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9d00000UL, 0xff08000UL, DecodeOpLdm_2_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82018 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82023 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8d00000UL, 0xff08000UL, DecodeOpLdm_2_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82027 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82032 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9100000UL, 0xfd00000UL, DecodeOpLdm_1_db<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82036 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82041 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8100000UL, 0xfd00000UL, DecodeOpLdm_1_da<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82045 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82050 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x9900000UL, 0xfd00000UL, DecodeOpLdm_1_ib<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82054 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82059 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8900000UL, 0xfd00000UL, DecodeOpLdm_1_ia<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82063 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 273 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82068 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82072 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x12000f0UL, 0xf7000f0UL, DecodeOpStrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82076 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82081 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82085 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x10000f0UL, 0xf7000f0UL, DecodeOpStrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82089 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 269 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82094 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82098 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xf0UL, 0xf7000f0UL, DecodeOpStrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82107 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82111 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x16000f0UL, 0xf7000f0UL, DecodeOpStrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82115 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 265 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82120 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82124 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x14000f0UL, 0xf7000f0UL, DecodeOpStrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 263 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82133 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4000f0UL, 0xf7000f0UL, DecodeOpStrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 56 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x12000d0UL, 0xf7000f0UL, DecodeOpLdrd_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82154 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 54 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x10000d0UL, 0xf7000f0UL, DecodeOpLdrd_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82167 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 52 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82172 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82176 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xd0UL, 0xf7000f0UL, DecodeOpLdrd_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 50 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82185 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82189 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x16000d0UL, 0xf7000f0UL, DecodeOpLdrd_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82193 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 48 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82198 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82202 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x14000d0UL, 0xf7000f0UL, DecodeOpLdrd_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 46 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v5e.isa"
	CONFIG::HAS_LOAD_STORE_V5E
#line 82211 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82215 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4000d0UL, 0xf7000f0UL, DecodeOpLdrd_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82219 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 553 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82228 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x12000b0UL, 0xf7000f0UL, DecodeOpStrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82232 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82237 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82241 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x10000b0UL, 0xf7000f0UL, DecodeOpStrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xb0UL, 0xf7000f0UL, DecodeOpStrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 547 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82263 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x16000b0UL, 0xf7000f0UL, DecodeOpStrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82271 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82280 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x14000b0UL, 0xf7000f0UL, DecodeOpStrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82284 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 543 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82289 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82293 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4000b0UL, 0xf7000f0UL, DecodeOpStrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82297 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82302 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82306 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x13000d0UL, 0xf7000f0UL, DecodeOpLdrsb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82310 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 391 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82315 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82319 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x11000d0UL, 0xf7000f0UL, DecodeOpLdrsb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82323 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82332 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1000d0UL, 0xf7000f0UL, DecodeOpLdrsb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 387 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82341 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82345 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x17000d0UL, 0xf7000f0UL, DecodeOpLdrsb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82349 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 385 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82354 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82358 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x15000d0UL, 0xf7000f0UL, DecodeOpLdrsb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 383 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82367 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5000d0UL, 0xf7000f0UL, DecodeOpLdrsb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 226 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x13000f0UL, 0xf7000f0UL, DecodeOpLdrsh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 224 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82397 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x11000f0UL, 0xf7000f0UL, DecodeOpLdrsh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82401 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82406 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1000f0UL, 0xf7000f0UL, DecodeOpLdrsh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82414 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 220 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82419 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82423 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x17000f0UL, 0xf7000f0UL, DecodeOpLdrsh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82432 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82436 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x15000f0UL, 0xf7000f0UL, DecodeOpLdrsh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82440 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 216 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82445 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82449 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5000f0UL, 0xf7000f0UL, DecodeOpLdrsh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82453 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 60 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82458 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82462 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x13000b0UL, 0xf7000f0UL, DecodeOpLdrh_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82466 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 58 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82471 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82475 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x11000b0UL, 0xf7000f0UL, DecodeOpLdrh_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 56 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82484 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1000b0UL, 0xf7000f0UL, DecodeOpLdrh_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 54 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x17000b0UL, 0xf7000f0UL, DecodeOpLdrh_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82505 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 52 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82514 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x15000b0UL, 0xf7000f0UL, DecodeOpLdrh_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82518 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 50 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/load_store_v4.isa"
	CONFIG::HAS_LOAD_STORE_V4
#line 82523 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82527 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5000b0UL, 0xf7000f0UL, DecodeOpLdrh_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82531 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82536 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6600000UL, 0xf700010UL, DecodeOpStrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82540 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82545 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4600000UL, 0xf700000UL, DecodeOpStrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82549 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82554 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6200000UL, 0xf700010UL, DecodeOpStrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82558 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82563 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4200000UL, 0xf700000UL, DecodeOpStrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82567 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82572 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7600000UL, 0xf700010UL, DecodeOpStrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82576 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82581 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7400000UL, 0xf700010UL, DecodeOpStrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82585 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82590 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6400000UL, 0xf700010UL, DecodeOpStrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82594 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82599 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5600000UL, 0xf700000UL, DecodeOpStrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82603 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82608 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5400000UL, 0xf700000UL, DecodeOpStrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82612 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82617 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4400000UL, 0xf700000UL, DecodeOpStrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82621 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82626 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7200000UL, 0xf700010UL, DecodeOpStr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82630 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82635 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7000000UL, 0xf700010UL, DecodeOpStr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82639 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82644 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6000000UL, 0xf700010UL, DecodeOpStr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82648 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82653 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5200000UL, 0xf700000UL, DecodeOpStr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82657 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82662 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5000000UL, 0xf700000UL, DecodeOpStr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82666 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82671 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4000000UL, 0xf700000UL, DecodeOpStr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82675 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82680 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6700000UL, 0xf700010UL, DecodeOpLdrbt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82684 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82689 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4700000UL, 0xf700000UL, DecodeOpLdrbt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82693 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82698 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6300000UL, 0xf700010UL, DecodeOpLdrt_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82702 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82707 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4300000UL, 0xf700000UL, DecodeOpLdrt_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82711 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82716 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x770f000UL, 0xf70f010UL, DecodeOpLdrb_rd15_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82720 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82725 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x750f000UL, 0xf70f010UL, DecodeOpLdrb_rd15_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82729 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82734 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x650f000UL, 0xf70f010UL, DecodeOpLdrb_rd15_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82738 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82743 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x570f000UL, 0xf70f000UL, DecodeOpLdrb_rd15_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82747 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82752 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x550f000UL, 0xf70f000UL, DecodeOpLdrb_rd15_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82756 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82761 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x450f000UL, 0xf70f000UL, DecodeOpLdrb_rd15_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82765 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82770 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7700000UL, 0xf700010UL, DecodeOpLdrb_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82774 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82779 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7500000UL, 0xf700010UL, DecodeOpLdrb_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82783 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82788 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6500000UL, 0xf700010UL, DecodeOpLdrb_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82792 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82797 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5700000UL, 0xf700000UL, DecodeOpLdrb_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82801 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82806 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5500000UL, 0xf700000UL, DecodeOpLdrb_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82810 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82815 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4500000UL, 0xf700000UL, DecodeOpLdrb_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82819 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82824 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7300000UL, 0xf700010UL, DecodeOpLdr_reg_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82828 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82833 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x7100000UL, 0xf700010UL, DecodeOpLdr_reg_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82837 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82842 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x6100000UL, 0xf700010UL, DecodeOpLdr_reg_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82846 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82851 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5300000UL, 0xf700000UL, DecodeOpLdr_imm_pre<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82855 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82860 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x5100000UL, 0xf700000UL, DecodeOpLdr_imm_offset<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82864 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x4100000UL, 0xf700000UL, DecodeOpLdr_imm_post<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82873 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82878 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x120f000UL, 0xfb0fff0UL, DecodeOpMsr_reg<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x320f000UL, 0xfb0f000UL, DecodeOpMsr_imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x10f0000UL, 0xfbf0fffUL, DecodeOpMrs<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	CONFIG::HAS_INSN_ARITH_MULT_SMULWY
#line 82905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x12000a0UL, 0xff000b0UL, DecodeOpSmulwy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82913 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	CONFIG::HAS_INSN_ARITH_MULT_SMULXY
#line 82918 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82922 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1600080UL, 0xff00090UL, DecodeOpSmulxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82926 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 206 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	CONFIG::HAS_INSN_ARITH_MULT_SMLAWY
#line 82931 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82935 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1200080UL, 0xff000b0UL, DecodeOpSmlawy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82939 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 129 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	CONFIG::HAS_INSN_ARITH_MULT_SMLALXY
#line 82944 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82948 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1400080UL, 0xff00090UL, DecodeOpSmlalxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82952 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 54 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply_v5e.isa"
	CONFIG::HAS_INSN_ARITH_MULT_SMLAXY
#line 82957 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1000080UL, 0xff00090UL, DecodeOpSmlaxy<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82965 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 291 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	CONFIG::HAS_INSN_ARITH_MULT_UMULL
#line 82970 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82974 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x800090UL, 0xfe000f0UL, DecodeOpUmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 239 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	CONFIG::HAS_INSN_ARITH_MULT_UMLAL
#line 82983 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82987 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xa00090UL, 0xfe000f0UL, DecodeOpUmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 82991 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 190 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	CONFIG::HAS_INSN_ARITH_MULT_SMULL
#line 82996 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83000 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc00090UL, 0xfe000f0UL, DecodeOpSmull<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83004 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 138 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/multiply.isa"
	CONFIG::HAS_INSN_ARITH_MULT_SMLAL
#line 83009 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xe00090UL, 0xfe000f0UL, DecodeOpSmlal<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83017 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83022 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x90UL, 0xfe000f0UL, DecodeOpMul<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83026 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83031 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x200090UL, 0xfe000f0UL, DecodeOpMla<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83035 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 165 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	CONFIG::HAS_INSN_ARITH_QDSUB
#line 83040 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83044 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1600050UL, 0xff000f0UL, DecodeOpQdsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83048 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 127 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	CONFIG::HAS_INSN_ARITH_QDADD
#line 83053 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1400050UL, 0xff000f0UL, DecodeOpQdadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83061 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 90 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	CONFIG::HAS_INSN_ARITH_QSUB
#line 83066 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83070 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1200050UL, 0xff000f0UL, DecodeOpQsub<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83074 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 53 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/data_processing_v5e.isa"
	CONFIG::HAS_INSN_ARITH_QADD
#line 83079 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83083 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1000050UL, 0xff000f0UL, DecodeOpQadd<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1f00010UL, 0xff00090UL, DecodeOpMvns_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83101 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1f00000UL, 0xff00010UL, DecodeOpMvns_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83105 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83110 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3f00000UL, 0xff00000UL, DecodeOpMvns_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83114 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83119 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1e00010UL, 0xff00090UL, DecodeOpMvn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83123 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83128 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1e00000UL, 0xff00010UL, DecodeOpMvn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83132 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83137 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3e00000UL, 0xff00000UL, DecodeOpMvn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83141 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83146 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1d00010UL, 0xff00090UL, DecodeOpBics_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83150 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83155 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1d00000UL, 0xff00010UL, DecodeOpBics_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83159 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83164 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3d00000UL, 0xff00000UL, DecodeOpBics_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83168 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83173 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1c00010UL, 0xff00090UL, DecodeOpBic_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83177 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83182 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1c00000UL, 0xff00010UL, DecodeOpBic_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83186 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83191 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3c00000UL, 0xff00000UL, DecodeOpBic_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83195 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1b00010UL, 0xff00090UL, DecodeOpMovs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83204 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83209 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1b00000UL, 0xff00010UL, DecodeOpMovs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83213 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83218 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3b00000UL, 0xff00000UL, DecodeOpMovs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83222 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1a00010UL, 0xff00090UL, DecodeOpMov_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83231 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83236 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1a00000UL, 0xff00010UL, DecodeOpMov_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83240 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83245 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3a00000UL, 0xff00000UL, DecodeOpMov_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83249 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83254 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1900010UL, 0xff00090UL, DecodeOpOrrs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83263 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1900000UL, 0xff00010UL, DecodeOpOrrs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83267 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83272 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3900000UL, 0xff00000UL, DecodeOpOrrs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83276 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83281 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1800010UL, 0xff00090UL, DecodeOpOrr_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83285 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83290 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1800000UL, 0xff00010UL, DecodeOpOrr_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83294 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83299 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3800000UL, 0xff00000UL, DecodeOpOrr_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83303 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83308 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1700010UL, 0xff00090UL, DecodeOpCmn_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83317 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1700000UL, 0xff00010UL, DecodeOpCmn_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83321 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83326 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3700000UL, 0xff00000UL, DecodeOpCmn_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83330 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83335 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1500010UL, 0xff00090UL, DecodeOpCmp_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83339 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83344 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1500000UL, 0xff00010UL, DecodeOpCmp_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83348 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83353 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3500000UL, 0xff00000UL, DecodeOpCmp_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83357 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83362 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1300010UL, 0xff00090UL, DecodeOpTeq_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83366 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83371 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1300000UL, 0xff00010UL, DecodeOpTeq_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83375 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3300000UL, 0xff00000UL, DecodeOpTeq_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83384 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83389 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1100010UL, 0xff00090UL, DecodeOpTst_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83393 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83398 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1100000UL, 0xff00010UL, DecodeOpTst_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83402 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83407 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x3100000UL, 0xff00000UL, DecodeOpTst_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83411 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83416 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xf00010UL, 0xff00090UL, DecodeOpRscs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83420 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83425 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xf00000UL, 0xff00010UL, DecodeOpRscs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83429 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83434 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2f00000UL, 0xff00000UL, DecodeOpRscs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83438 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83443 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xe00010UL, 0xff00090UL, DecodeOpRsc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83447 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83452 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xe00000UL, 0xff00010UL, DecodeOpRsc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83456 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83461 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2e00000UL, 0xff00000UL, DecodeOpRsc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83465 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83470 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xd00010UL, 0xff00090UL, DecodeOpSbcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83474 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83479 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xd00000UL, 0xff00010UL, DecodeOpSbcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83483 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83488 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2d00000UL, 0xff00000UL, DecodeOpSbcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83492 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83497 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc00010UL, 0xff00090UL, DecodeOpSbc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83501 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83506 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xc00000UL, 0xff00010UL, DecodeOpSbc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83510 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83515 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2c00000UL, 0xff00000UL, DecodeOpSbc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83519 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83524 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xb00010UL, 0xff00090UL, DecodeOpAdcs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83528 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83533 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xb00000UL, 0xff00010UL, DecodeOpAdcs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83537 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83542 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2b00000UL, 0xff00000UL, DecodeOpAdcs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83546 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83551 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xa00010UL, 0xff00090UL, DecodeOpAdc_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83555 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83560 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xa00000UL, 0xff00010UL, DecodeOpAdc_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83564 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83569 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2a00000UL, 0xff00000UL, DecodeOpAdc_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83573 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83578 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x900010UL, 0xff00090UL, DecodeOpAdds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83582 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83587 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x900000UL, 0xff00010UL, DecodeOpAdds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83591 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83596 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2900000UL, 0xff00000UL, DecodeOpAdds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83600 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83605 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x800010UL, 0xff00090UL, DecodeOpAdd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83609 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83614 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x800000UL, 0xff00010UL, DecodeOpAdd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83618 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83623 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2800000UL, 0xff00000UL, DecodeOpAdd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83627 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83632 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x700010UL, 0xff00090UL, DecodeOpRsbs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83636 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83641 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x700000UL, 0xff00010UL, DecodeOpRsbs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83645 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83650 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2700000UL, 0xff00000UL, DecodeOpRsbs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83654 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83659 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x600010UL, 0xff00090UL, DecodeOpRsb_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83663 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83668 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x600000UL, 0xff00010UL, DecodeOpRsb_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83672 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83677 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2600000UL, 0xff00000UL, DecodeOpRsb_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83681 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83686 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x500010UL, 0xff00090UL, DecodeOpSubs_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83690 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83695 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x500000UL, 0xff00010UL, DecodeOpSubs_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83699 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83704 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2500000UL, 0xff00000UL, DecodeOpSubs_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83708 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83713 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x400010UL, 0xff00090UL, DecodeOpSub_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83717 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83722 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x400000UL, 0xff00010UL, DecodeOpSub_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83726 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83731 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2400000UL, 0xff00000UL, DecodeOpSub_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83735 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83740 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x300010UL, 0xff00090UL, DecodeOpEors_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83744 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83749 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x300000UL, 0xff00010UL, DecodeOpEors_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83753 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83758 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2300000UL, 0xff00000UL, DecodeOpEors_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83762 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83767 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x200010UL, 0xff00090UL, DecodeOpEor_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83771 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83776 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x200000UL, 0xff00010UL, DecodeOpEor_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83780 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83785 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2200000UL, 0xff00000UL, DecodeOpEor_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83789 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83794 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x100010UL, 0xff00090UL, DecodeOpAnds_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83798 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83803 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x100000UL, 0xff00010UL, DecodeOpAnds_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83807 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83812 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2100000UL, 0xff00000UL, DecodeOpAnds_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83816 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83821 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x10UL, 0xff00090UL, DecodeOpAnd_reg_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83825 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83830 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x0UL, 0xff00010UL, DecodeOpAnd_imm_shift<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83834 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83839 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x2000000UL, 0xff00000UL, DecodeOpAnd_32imm<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83843 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 259 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	CONFIG::HAS_INSN_BLX
#line 83848 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83852 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1200030UL, 0xff000f0UL, DecodeOpBlx_2<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83856 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 227 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	CONFIG::HAS_INSN_BLX
#line 83861 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83865 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xfa000000UL, 0xfe000000UL, DecodeOpBlx_1<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83869 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	if(
#line 180 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/branch.isa"
	CONFIG::HAS_INSN_BX
#line 83874 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	) decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83878 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x1200010UL, 0xff000f0UL, DecodeOpBx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83882 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83887 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xeb000000UL, 0xff000000UL, DecodeOpBl_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83891 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83896 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xcb000000UL, 0xef000000UL, DecodeOpBl_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83900 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83905 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8b000000UL, 0xcf000000UL, DecodeOpBl_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83909 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83914 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xb000000UL, 0x8f000000UL, DecodeOpBl_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83918 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83923 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xea000000UL, 0xff000000UL, DecodeOpB_1110<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83927 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83932 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xca000000UL, 0xef000000UL, DecodeOpB_110x<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83936 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83941 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0x8a000000UL, 0xcf000000UL, DecodeOpB_10xx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83945 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83950 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(0xa000000UL, 0x8f000000UL, DecodeOpB_0xxx<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 83954 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>));
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 83961 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 83964 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 83969 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::~Decoder()
{
	InvalidateDecodingCache();
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 83978 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 83981 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
void Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 83986 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::Fetch(void *, typename CONFIG::address_t, uint32_t)
{
	assert( ! "Calling unimplemented virtual method Fetch" );
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 83995 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 83998 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84003 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84007 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::NCDecode(typename CONFIG::address_t addr)
{
	Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84013 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *operation;
	CodeType code;
	Fetch(&code, addr, sizeof(code));
#if BYTE_ORDER == LITTLE_ENDIAN
	if(!little_endian)
#else
	if(little_endian)
#endif
	{
		code = ((code & 0xff000000UL) >> 24) | ((code & 0x00ff0000UL) >> 8) | ((code & 0x0000ff00UL) << 8) | ((code & 0x000000ffUL) << 24);
	}
	unsigned int count = decode_table.size();
	unsigned int idx;
	for(idx = 0; idx < count; idx++)
	{
		if((code & decode_table[idx].opcode_mask) == decode_table[idx].opcode)
		{
			operation = decode_table[idx].decode(code, addr);
			operation->initialize_dependency_write_reglist();
			operation->initialize_dependency_write_rdlo();
			operation->initialize_dependency_write_rdhi();
			operation->initialize_dependency_write_rd();
			operation->initialize_dependency_write_rn();
			operation->initialize_dependency_read_crn();
			operation->initialize_dependency_read_crm();
			operation->initialize_dependency_read_reglist();
			operation->initialize_dependency_read_rs();
			operation->initialize_dependency_read_rn();
			operation->initialize_dependency_read_rm();
			operation->initialize_rdp1_init();
			operation->initialize_rdlo_init();
			operation->initialize_rdhi_init();
			operation->initialize_rs_init();
			operation->initialize_rd_init();
			operation->initialize_rm_init();
			operation->initialize_rn_init();
			operation->initialize_condition();
			return operation;
		}
	}
	operation = new Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84057 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr, "???");
	operation->initialize_dependency_write_reglist();
	operation->initialize_dependency_write_rdlo();
	operation->initialize_dependency_write_rdhi();
	operation->initialize_dependency_write_rd();
	operation->initialize_dependency_write_rn();
	operation->initialize_dependency_read_crn();
	operation->initialize_dependency_read_crm();
	operation->initialize_dependency_read_reglist();
	operation->initialize_dependency_read_rs();
	operation->initialize_dependency_read_rn();
	operation->initialize_dependency_read_rm();
	operation->initialize_rdp1_init();
	operation->initialize_rdlo_init();
	operation->initialize_rdhi_init();
	operation->initialize_rs_init();
	operation->initialize_rd_init();
	operation->initialize_rm_init();
	operation->initialize_rn_init();
	operation->initialize_condition();
	return operation;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84084 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84087 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84092 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84096 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::NCDecode(typename CONFIG::address_t addr, CodeType code)
{
	Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84102 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *operation;
	unsigned int count = decode_table.size();
	unsigned int idx;
	for(idx = 0; idx < count; idx++)
	{
		if((code & decode_table[idx].opcode_mask) == decode_table[idx].opcode)
		{
			operation = decode_table[idx].decode(code, addr);
			operation->initialize_dependency_write_reglist();
			operation->initialize_dependency_write_rdlo();
			operation->initialize_dependency_write_rdhi();
			operation->initialize_dependency_write_rd();
			operation->initialize_dependency_write_rn();
			operation->initialize_dependency_read_crn();
			operation->initialize_dependency_read_crm();
			operation->initialize_dependency_read_reglist();
			operation->initialize_dependency_read_rs();
			operation->initialize_dependency_read_rn();
			operation->initialize_dependency_read_rm();
			operation->initialize_rdp1_init();
			operation->initialize_rdlo_init();
			operation->initialize_rdhi_init();
			operation->initialize_rs_init();
			operation->initialize_rd_init();
			operation->initialize_rm_init();
			operation->initialize_rn_init();
			operation->initialize_condition();
			return operation;
		}
	}
	operation = new Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84136 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	>(code, addr, "???");
	operation->initialize_dependency_write_reglist();
	operation->initialize_dependency_write_rdlo();
	operation->initialize_dependency_write_rdhi();
	operation->initialize_dependency_write_rd();
	operation->initialize_dependency_write_rn();
	operation->initialize_dependency_read_crn();
	operation->initialize_dependency_read_crm();
	operation->initialize_dependency_read_reglist();
	operation->initialize_dependency_read_rs();
	operation->initialize_dependency_read_rn();
	operation->initialize_dependency_read_rm();
	operation->initialize_rdp1_init();
	operation->initialize_rdlo_init();
	operation->initialize_rdhi_init();
	operation->initialize_rs_init();
	operation->initialize_rd_init();
	operation->initialize_rm_init();
	operation->initialize_rn_init();
	operation->initialize_condition();
	return operation;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84163 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84166 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
void Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84171 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::InvalidateDecodingCache()
{
	uint32_t index;
	mru_page = 0;
	for(index = 0; index < NUM_DECODE_HASH_TABLE_ENTRIES; index++)
	{
		DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
		CONFIG
#line 84181 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
		> *page, *next_page;
		page = decode_hash_table[index];
		if(page)
		{
			do
			{
				next_page = page->next;
				delete page;
				page = next_page;
			} while(page);
			decode_hash_table[index] = 0;
		}
	}
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84200 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84203 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
void Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84208 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::InvalidateDecodingCacheEntry(typename CONFIG::address_t addr)
{
	typename CONFIG::address_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	if(mru_page && mru_page->key == page_key) mru_page = 0;
	uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
	DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84217 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *prev, *cur;
	cur = decode_hash_table[index];
	if(cur)
	{
		if(cur->key == page_key)
		{
			decode_hash_table[index] = cur->next;
			delete cur;
			return;
		}
		prev = cur;
		cur = cur->next;
		if(cur)
		{
			do
			{
				if(cur->key == page_key)
				{
					prev->next = cur->next;
					cur->next = 0;
					delete cur;
					return;
				}
				prev = cur;
			} while((cur = cur->next) != 0);
		}
	}
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84250 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84253 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
inline DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84258 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84262 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::FindPage(typename CONFIG::address_t page_key)
{
	if(mru_page && mru_page->key == page_key) return mru_page;
	uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
	DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84270 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *prev, *cur;
	cur = decode_hash_table[index];
	if(cur)
	{
		if(cur->key == page_key)
		{
			mru_page = cur;
			return cur;
		}
		prev = cur;
		cur = cur->next;
		if(cur)
		{
			do
			{
				if(cur->key == page_key)
				{
					prev->next = cur->next;
					cur->next= decode_hash_table[index];
					decode_hash_table[index] = cur;
					mru_page = cur;
					return cur;
				}
				prev = cur;
			} while((cur = cur->next) != 0);
		}
	}
	return 0;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84304 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84307 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84312 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84316 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::Decode(typename CONFIG::address_t addr)
{
	Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84322 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *operation;
	typename CONFIG::address_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84328 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *page;
	page = FindPage(page_key);
	if(!page)
	{
		page = new DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
		CONFIG
#line 84336 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
		>(page_key);
		uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
		page->next = decode_hash_table[index];
		decode_hash_table[index] = page;
		mru_page = page;
	}
	operation = page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)];
	if(operation)
	{
		return operation;
	}
	operation = NCDecode(addr);
	page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)] = operation;
	return operation;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84356 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84359 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84364 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
> *Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84368 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::Decode(typename CONFIG::address_t addr, CodeType insn)
{
	Operation<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84374 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *operation;
	typename CONFIG::address_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
	CONFIG
#line 84380 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
	> *page;
	page = FindPage(page_key);
	if(!page)
	{
		page = new DecodeMapPage<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
		CONFIG
#line 84388 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
		> (page_key);
		uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
		page->next = decode_hash_table[index];
		decode_hash_table[index] = page;
		mru_page = page;
	}
	operation = page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)];
	if(operation)
	{
		if(operation->GetEncoding() == insn && operation->GetAddr() == addr)
		return operation;
		delete operation;
	}
	operation = NCDecode(addr, insn);
	page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)] = operation;
	return operation;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84410 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84413 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
void Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84418 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::SetLittleEndian()
{
	little_endian = true;
}

template <
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
class
#line 84427 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84430 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>
void Decoder<
#line 44 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa/arm32/arm32.isa"
CONFIG
#line 84435 "/local/home/gracia/svn/unisim/devel/unisim_lib/unisim/component/cxx/processor/arm/isa_arm32.tcc"
>::SetBigEndian()
{
	little_endian = false;
}

} } } } } } }
