
---------- Begin Simulation Statistics ----------
final_tick                               2542169171500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231179                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   231178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.15                       # Real time elapsed on the host
host_tick_rate                              669899138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196095                       # Number of instructions simulated
sim_ops                                       4196095                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12159326500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.896003                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381884                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814321                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2682                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115199                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            870398                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          282318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238877                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1075431                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71485                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196095                       # Number of instructions committed
system.cpu.committedOps                       4196095                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.792316                       # CPI: cycles per instruction
system.cpu.discardedOps                        295183                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620463                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1477708                       # DTB hits
system.cpu.dtb.data_misses                       8511                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418559                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873690                       # DTB read hits
system.cpu.dtb.read_misses                       7573                       # DTB read misses
system.cpu.dtb.write_accesses                  201904                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604018                       # DTB write hits
system.cpu.dtb.write_misses                       938                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18162                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3652992                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1154007                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688011                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17066322                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172643                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1009311                       # ITB accesses
system.cpu.itb.fetch_acv                          759                       # ITB acv
system.cpu.itb.fetch_hits                     1001905                       # ITB hits
system.cpu.itb.fetch_misses                      7406                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11219236500     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9377000      0.08%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                20078500      0.17%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               914984000      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163676000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8165052000     67.13%     67.13% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3998624000     32.87%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24305108                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541546     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839322     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592549     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196095                       # Class of committed instruction
system.cpu.quiesceCycles                        13545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7238786                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22907455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22907455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22907455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22907455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117474.128205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117474.128205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117474.128205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117474.128205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13143490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13143490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13143490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13143490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67402.512821                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67402.512821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67402.512821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67402.512821                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22557958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22557958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117489.364583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117489.364583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12943993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12943993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67416.630208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67416.630208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273424                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539680429000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273424                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204589                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204589                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130951                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34909                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88956                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34529                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28989                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28989                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89546                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41299                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11420160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11420160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18152889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160249                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002727                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052150                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159812     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160249                       # Request fanout histogram
system.membus.reqLayer0.occupancy              357000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836950538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378206000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474872750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5726976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10225088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5726976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5726976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470994508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369931016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840925523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470994508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470994508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183741756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183741756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183741756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470994508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369931016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024667279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149453750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414591                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114173                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2051                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2037311750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4838018000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13639.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32389.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.722755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.400088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.894393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35102     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24708     29.75%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10182     12.26%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4752      5.72%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2448      2.95%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1501      1.81%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.14%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.71%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2827      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.976327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.728967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1356     18.14%     18.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5632     75.32%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           308      4.12%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6610     88.40%     88.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              526      7.03%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      2.51%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.66%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7477                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9559744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7780736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10225088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7913600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12159321500                       # Total gap between requests
system.mem_ctrls.avgGap                      42902.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5093312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7780736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418881095.100127458572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367325608.042517840862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639898599.646945953369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123650                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579583250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258434750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298222839250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28827.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32133.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411830.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318936660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169488495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569086560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314792100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5310914580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        196832640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7839504075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.731768                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    458051000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11295415500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274218840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145724205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497422380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319824180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5250454680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247746240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7694843565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.834686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    589853000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11163613500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12152126500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1714112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1714112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1714112                       # number of overall hits
system.cpu.icache.overall_hits::total         1714112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89547                       # number of overall misses
system.cpu.icache.overall_misses::total         89547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509771500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509771500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509771500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509771500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1803659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1803659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1803659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1803659                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049647                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049647                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049647                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049647                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61529.381219                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61529.381219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61529.381219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61529.381219                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88956                       # number of writebacks
system.cpu.icache.writebacks::total             88956                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89547                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5420225500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5420225500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5420225500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5420225500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049647                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049647                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049647                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049647                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60529.392386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60529.392386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60529.392386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60529.392386                       # average overall mshr miss latency
system.cpu.icache.replacements                  88956                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1714112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1714112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509771500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509771500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1803659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1803659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61529.381219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61529.381219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5420225500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5420225500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60529.392386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60529.392386                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1770920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.890379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3696864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3696864                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334571                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105997                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105997                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105997                       # number of overall misses
system.cpu.dcache.overall_misses::total        105997                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792504500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792504500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440568                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440568                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440568                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64082.044775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64082.044775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64082.044775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64082.044775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34733                       # number of writebacks
system.cpu.dcache.writebacks::total             34733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36589                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36589                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418213000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418213000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418213000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418213000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048181                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63655.673698                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63655.673698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63655.673698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63655.673698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69259                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3313532500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3313532500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66867.104573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66867.104573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2695092500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2695092500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66700.304410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66700.304410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61636.908031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61636.908031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723120500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723120500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049381                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59413.850769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59413.850769                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65177000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65177000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73068.385650                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73068.385650                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079743                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079743                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72068.385650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72068.385650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542169171500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.345584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.160037                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.345584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2996031                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2996031                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2740981427500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 316298                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   316298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.66                       # Real time elapsed on the host
host_tick_rate                              695224086                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89405914                       # Number of instructions simulated
sim_ops                                      89405914                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196515                       # Number of seconds simulated
sim_ticks                                196514644000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.206649                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6185915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9343344                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3837                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            337460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9095306                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             368261                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2231378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1863117                       # Number of indirect misses.
system.cpu.branchPred.lookups                10236996                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  459771                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       100899                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84470683                       # Number of instructions committed
system.cpu.committedOps                      84470683                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.646456                       # CPI: cycles per instruction
system.cpu.discardedOps                        940350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17050396                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32122466                       # DTB hits
system.cpu.dtb.data_misses                      35337                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3633557                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8702301                       # DTB read hits
system.cpu.dtb.read_misses                       9085                       # DTB read misses
system.cpu.dtb.write_accesses                13416839                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23420165                       # DTB write hits
system.cpu.dtb.write_misses                     26252                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4155                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48585166                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9392637                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23951975                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       287577152                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.215218                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12138471                       # ITB accesses
system.cpu.itb.fetch_acv                          131                       # ITB acv
system.cpu.itb.fetch_hits                    12137194                       # ITB hits
system.cpu.itb.fetch_misses                      1277                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54484     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1044      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63827                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88783                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29531     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     201      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32995     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62854                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28238     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      201      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28239     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56805                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180370360500     91.78%     91.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235691000      0.12%     91.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               223137000      0.11%     92.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15688003000      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196517191500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956216                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855857                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903761                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6513                      
system.cpu.kern.mode_good::user                  6513                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6513                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796990                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887028                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117848184000     59.97%     59.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78669007500     40.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        392489311                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026417      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44676739     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61187      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708823     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428651     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564214      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84470683                       # Class of committed instruction
system.cpu.quiesceCycles                       539977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       104912159                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          809                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2884872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5769018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20991150222                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20991150222                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20991150222                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20991150222                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118073.744077                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118073.744077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118073.744077                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118073.744077                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1485                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   42                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.357143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12092160518                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12092160518                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12092160518                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12092160518                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68017.552694                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68017.552694                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68017.552694                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68017.552694                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44100881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44100881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118550.755376                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118550.755376                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25500881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25500881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68550.755376                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68550.755376                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20947049341                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20947049341                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118072.743850                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118072.743850                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12066659637                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12066659637                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68016.434642                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68016.434642                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1025509                       # Transaction distribution
system.membus.trans_dist::WriteReq               2379                       # Transaction distribution
system.membus.trans_dist::WriteResp              2379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893983                       # Transaction distribution
system.membus.trans_dist::WritebackClean       419920                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570236                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682741                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682741                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         419921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604074                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1259762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1259762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6859331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6867133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8482463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53749824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53749824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8699                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256191872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256200571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321305019                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2888071                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016693                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2887266     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     805      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2888071                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7347000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15537700662                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1981881                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12083751000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2211970000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26874944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146331072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173206528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26874944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26874944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121214912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121214912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          419921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2286423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2706352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893983                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         136757971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         744631896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             881392473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    136757971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136757971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      616823813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            616823813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      616823813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        136757971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        744631896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1498216286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2310728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    331853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2279346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000165844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143008                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143008                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7259548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2173946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2706352                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2313727                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2706352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2313727                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2999                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            204193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            155455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            125859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           130670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151006                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25598876500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13056035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74559007750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9803.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28553.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       705                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2278379                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2006768                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2706352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2313727                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2559291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       636798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    494.672810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.279794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.308919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       153105     24.04%     24.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117203     18.41%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58040      9.11%     51.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38447      6.04%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22317      3.50%     61.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18529      2.91%     64.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15079      2.37%     66.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12645      1.99%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201433     31.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       636798                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.259209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.163023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129480     90.54%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11047      7.72%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1279      0.89%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          626      0.44%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          490      0.34%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           49      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143008                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.158089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136131     95.19%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5771      4.04%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           982      0.69%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            86      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143008                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167117248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6089280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147887104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173206528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148078528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       752.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    881.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    753.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  196514644000                       # Total gap between requests
system.mem_ctrls.avgGap                      39145.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21238592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145878144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147887104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 108076383.355939626694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 742327090.901174783707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2605.403798813080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 752550044.056767582893                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       419921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2286423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2313727                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11335121000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63222711750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1175000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4882026132250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26993.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27651.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    146875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2110026.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2288084400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1216126725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9284527560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5921124300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15512898960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77144051940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10500265920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121867079805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.142486                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26115834250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6562140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 163842020750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2258981760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1200654510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9360004500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6141303900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15512898960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77918434560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9848140320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122240418510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.042287                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24352990500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6562140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165604828250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179787                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179787                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365787                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1141000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5415000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926444222                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5509000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              543500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    198526656000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24848691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24848691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24848691                       # number of overall hits
system.cpu.icache.overall_hits::total        24848691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       419921                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         419921                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       419921                       # number of overall misses
system.cpu.icache.overall_misses::total        419921                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24692435500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24692435500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24692435500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24692435500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25268612                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25268612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25268612                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25268612                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016618                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016618                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016618                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016618                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58802.573579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58802.573579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58802.573579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58802.573579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       419920                       # number of writebacks
system.cpu.icache.writebacks::total            419920                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       419921                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       419921                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       419921                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       419921                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24272514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24272514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24272514500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24272514500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016618                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016618                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016618                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016618                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57802.573579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57802.573579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57802.573579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57802.573579                       # average overall mshr miss latency
system.cpu.icache.replacements                 419920                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24848691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24848691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       419921                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        419921                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24692435500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24692435500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25268612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25268612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016618                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016618                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58802.573579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58802.573579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       419921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       419921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24272514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24272514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016618                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57802.573579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57802.573579                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25086889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            419920                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.742068                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50957145                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50957145                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27645221                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27645221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27645221                       # number of overall hits
system.cpu.dcache.overall_hits::total        27645221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4147180                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4147180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4147180                       # number of overall misses
system.cpu.dcache.overall_misses::total       4147180                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254849954500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254849954500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254849954500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254849954500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31792401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31792401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31792401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31792401                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130446                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130446                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130446                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61451.384917                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61451.384917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61451.384917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61451.384917                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716575                       # number of writebacks
system.cpu.dcache.writebacks::total           1716575                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865918                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865918                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3897                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3897                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134847383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134847383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134847383000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134847383000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255268000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255268000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071755                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071755                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59110.870650                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59110.870650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59110.870650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59110.870650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65503.720811                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65503.720811                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2286439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7710743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7710743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       800278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        800278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48710735000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48710735000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8511021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8511021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60867.267375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60867.267375                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       598499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       598499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35709055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35709055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255268000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255268000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59664.352823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59664.352823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168160.737813                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168160.737813                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206139219500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206139219500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281380                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281380                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61591.053308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61591.053308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664139                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664139                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99138327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99138327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58914.016709                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58914.016709                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5224                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5224                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    396110500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    396110500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048147                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048147                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75825.133997                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75825.133997                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5211                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5211                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    390168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    390168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74874.016504                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74874.016504                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108408                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108408                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108408                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108408                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198812256000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29747991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2286439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.010621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66305061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66305061                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3143856453500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 566862                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   566862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1493.78                       # Real time elapsed on the host
host_tick_rate                              269701356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   846768068                       # Number of instructions simulated
sim_ops                                     846768068                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.402875                       # Number of seconds simulated
sim_ticks                                402875026000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.968727                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24606661                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             29304554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              25739                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4867842                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          44014190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             272317                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1611809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1339492                       # Number of indirect misses.
system.cpu.branchPred.lookups                47366765                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  498973                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       110604                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   757362154                       # Number of instructions committed
system.cpu.committedOps                     757362154                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.063890                       # CPI: cycles per instruction
system.cpu.discardedOps                      10479750                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                132151563                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    135645907                       # DTB hits
system.cpu.dtb.data_misses                      58341                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                105346022                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    106449927                       # DTB read hits
system.cpu.dtb.read_misses                      47803                       # DTB read misses
system.cpu.dtb.write_accesses                26805541                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    29195980                       # DTB write hits
system.cpu.dtb.write_misses                     10538                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              216755                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          627152006                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         115010455                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         32563484                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       221627527                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.939947                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               118681455                       # ITB accesses
system.cpu.itb.fetch_acv                         4861                       # ITB acv
system.cpu.itb.fetch_hits                   118642386                       # ITB hits
system.cpu.itb.fetch_misses                     39069                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                  1135      2.09%      2.09% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19658     36.12%     38.22% # number of callpals executed
system.cpu.kern.callpal::rdps                    1792      3.29%     41.51% # number of callpals executed
system.cpu.kern.callpal::rti                     3315      6.09%     47.60% # number of callpals executed
system.cpu.kern.callpal::callsys                 1201      2.21%     49.81% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.01%     49.82% # number of callpals executed
system.cpu.kern.callpal::rdunique               27310     50.18%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  54427                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     109793                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     9525     40.73%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     413      1.77%     42.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13448     57.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23386                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9525     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      413      2.12%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9525     48.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 19463                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             393521173000     97.75%     97.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               629187500      0.16%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8432540000      2.09%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         402582900500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.708284                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3275                      
system.cpu.kern.mode_good::user                  3275                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4450                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3275                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.735955                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.847896                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        38418714500      9.54%      9.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         364164135000     90.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1135                       # number of times the context was actually changed
system.cpu.numCycles                        805750052                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            26548360      3.51%      3.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               596503229     78.76%     82.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                  88435      0.01%     82.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 86178      0.01%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 24033      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  8011      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.29% # Class of committed instruction
system.cpu.op_class_0::MemRead              104336612     13.78%     96.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              29055046      3.84%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             29676      0.00%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            29529      0.00%     99.91% # Class of committed instruction
system.cpu.op_class_0::IprAccess               653045      0.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                757362154                       # Class of committed instruction
system.cpu.tickCycles                       584122525                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2055127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4110255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1535726                       # Transaction distribution
system.membus.trans_dist::WriteReq                413                       # Transaction distribution
system.membus.trans_dist::WriteResp               413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       781733                       # Transaction distribution
system.membus.trans_dist::WritebackClean       720757                       # Transaction distribution
system.membus.trans_dist::CleanEvict           552637                       # Transaction distribution
system.membus.trans_dist::ReadExReq            519401                       # Transaction distribution
system.membus.trans_dist::ReadExResp           519401                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         720757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        814970                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2162271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2162271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      4003110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      4003938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6166209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     92256896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     92256896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    135430592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    135433896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               227690792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2055541                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004782                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2055494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      47      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2055541                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1032500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10541149500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         7109547500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3817671500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       46128448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       85399680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          131528128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     46128448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      46128448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50030912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50030912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          720757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1334370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2055127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       781733                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             781733                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         114498157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         211975612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             326473769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    114498157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114498157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124184694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124184694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124184694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        114498157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        211975612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            450658463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1486257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    646338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1302076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000339726500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        89629                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        89629                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5398745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397917                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2055127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1502469                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2055127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1502469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 106713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            139448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            111610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            146617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           159861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           129619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           104812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             83878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            130863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            112469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             86667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            127135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            110526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           124001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            99537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79608                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22514316750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9742070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             59047079250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11555.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30305.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1467441                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1125643                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2055127                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1502469                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1839179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  106147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  89840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  90430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       841593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.195557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.928978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.614344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       304946     36.23%     36.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       238592     28.35%     64.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       105003     12.48%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53709      6.38%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32653      3.88%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22660      2.69%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23141      2.75%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14980      1.78%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45909      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       841593                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        89629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.738578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.893009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.886657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             156      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10326     11.52%     11.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         61792     68.94%     80.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          8410      9.38%     90.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          3387      3.78%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1820      2.03%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1124      1.25%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           780      0.87%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           491      0.55%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           396      0.44%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           255      0.28%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           190      0.21%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          125      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           85      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           73      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           57      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           52      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           44      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           18      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           15      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         89629                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        89629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.582300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.555889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.957084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            64188     71.62%     71.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1333      1.49%     73.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22092     24.65%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1494      1.67%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              436      0.49%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               75      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         89629                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              124698496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6829632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95120320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               131528128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             96158016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       309.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    326.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  402874272000                       # Total gap between requests
system.mem_ctrls.avgGap                     113243.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     41365632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     83332864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95120320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 102676088.936820819974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 206845444.919685810804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 236103788.672172486782                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       720757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1334370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1502469                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  20479764500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  38567314750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9651341106500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28414.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28903.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6423654.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3130454460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1663894980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6938637720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3607411500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31802702880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     139969280940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36835141920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       223947524400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.873435                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  94461530000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13452920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 294960576000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2878462440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1529950455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6973038240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4150839600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31802702880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     137572458870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38853518400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223760970885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.410379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99735501500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13452920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 289686604500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 413                       # Transaction distribution
system.iobus.trans_dist::WriteResp                413                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1032500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    402875026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    120236504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        120236504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    120236504                       # number of overall hits
system.cpu.icache.overall_hits::total       120236504                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       720756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         720756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       720756                       # number of overall misses
system.cpu.icache.overall_misses::total        720756                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  44182027500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  44182027500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  44182027500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  44182027500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    120957260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    120957260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    120957260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    120957260                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005959                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005959                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005959                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005959                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61299.562543                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61299.562543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61299.562543                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61299.562543                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       720757                       # number of writebacks
system.cpu.icache.writebacks::total            720757                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       720756                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       720756                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       720756                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       720756                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  43461270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  43461270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  43461270500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  43461270500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005959                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005959                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005959                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005959                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60299.561155                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60299.561155                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60299.561155                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60299.561155                       # average overall mshr miss latency
system.cpu.icache.replacements                 720757                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    120236504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       120236504                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       720756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        720756                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  44182027500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  44182027500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    120957260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    120957260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61299.562543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61299.562543                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       720756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       720756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  43461270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  43461270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005959                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005959                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60299.561155                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60299.561155                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           121193181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            721269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.027714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         242635277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        242635277                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    132456160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        132456160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    132456160                       # number of overall hits
system.cpu.dcache.overall_hits::total       132456160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1955083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1955083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1955083                       # number of overall misses
system.cpu.dcache.overall_misses::total       1955083                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 119657308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 119657308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 119657308000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 119657308000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    134411243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    134411243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    134411243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    134411243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014546                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014546                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014546                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61203.185747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61203.185747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61203.185747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61203.185747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       781733                       # number of writebacks
system.cpu.dcache.writebacks::total            781733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       626975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       626975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       626975                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       626975                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1328108                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1328108                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1328108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1328108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          413                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          413                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  80051140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80051140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  80051140500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80051140500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009881                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60274.571420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60274.571420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60274.571420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60274.571420                       # average overall mshr miss latency
system.cpu.dcache.replacements                1334370                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    104498751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       104498751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       934771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        934771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  58631779500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58631779500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    105433522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    105433522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62723.147701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62723.147701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       126058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       126058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       808713                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       808713                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  49996241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49996241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61821.983200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61821.983200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27957409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27957409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1020312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1020312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  61025528500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  61025528500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28977721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28977721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59810.654486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59810.654486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       500917                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       500917                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       519395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       519395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          413                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30054899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30054899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57865.206635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57865.206635                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         6263                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6263                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    437687500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    437687500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        91765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        91765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068250                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068250                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69884.639949                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69884.639949                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         6263                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6263                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    431424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    431424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068250                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068250                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68884.639949                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68884.639949                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        91719                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        91719                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        91719                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        91719                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402875026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           134394611                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1335394                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.640418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         270523824                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        270523824                       # Number of data accesses

---------- End Simulation Statistics   ----------
