============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Apr 13 2024  02:51:02 am
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin next_state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) next_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-      95                  
     Required Time:=    1025                  
      Launch Clock:-       0                  
       Input Delay:-     551                  
         Data Path:-     474                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             551             bound_flasher_gate.s_line_3 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  flick               -       -     R     (arrival)      4 22.8     0     0     551    (-,-) 
  g8595__6260/Y       -       B->Y  F     NAND2X8        4 20.0   115    64     614    (-,-) 
  g8556__2883/Y       -       B->Y  R     NOR2X4         2 11.7   119    97     711    (-,-) 
  g8761/Y             -       B0->Y F     AOI31X1        1  5.4   333   100     811    (-,-) 
  g8762/Y             -       C->Y  F     AND3X6         1  7.1    45   179     989    (-,-) 
  g8714__3680/Y       -       A->Y  R     NAND2X4        1  4.6    38    36    1025    (-,-) 
  next_state_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    1025    (-,-) 
#--------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin next_state_reg[0]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) next_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-      96                  
     Required Time:=    1024                  
      Launch Clock:-       0                  
       Input Delay:-     551                  
         Data Path:-     472                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             551             bound_flasher_gate.s_line_3 

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick               -       -     F     (arrival)       4 22.8     0     0     551    (-,-) 
  g8554__4319/Y       -       B->Y  R     NAND2X4         2 13.5    75    34     585    (-,-) 
  g8763/Y             -       A->Y  F     NAND3X8         1  8.7   121   106     690    (-,-) 
  g8484__4319/Y       -       C->Y  R     NOR3X6          1  7.2   116    92     782    (-,-) 
  g8467__1617/Y       -       B->Y  R     CLKAND2X12      4 24.7    53   120     903    (-,-) 
  g8442__4319/Y       -       B->Y  F     NAND2X4         1  7.1    93    67     970    (-,-) 
  g8734__5122/Y       -       A->Y  R     NAND2X4         1  4.6    42    54    1023    (-,-) 
  next_state_reg[0]/D -       -     R     DFFHQX1         1    -     -     0    1023    (-,-) 
#---------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin led_counter_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) led_counter_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     109                  
     Required Time:=    1011                  
      Launch Clock:-       0                  
         Data Path:-    1010                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  state_reg[3]/CK      -       -      R     (arrival)     28    -     0     -       0    (-,-) 
  state_reg[3]/Q       -       CK->Q  F     DFFHQX8        4 26.0    74   290     290    (-,-) 
  g8626/Y              -       A->Y   R     CLKINVX4       2 13.4    64    58     348    (-,-) 
  g8607__3680/Y        -       B->Y   F     NOR2X4         1  7.1    51    48     396    (-,-) 
  g8581__2883/Y        -       A->Y   R     NAND2X4        2  7.8    48    44     440    (-,-) 
  g8718/Y              -       A->Y   F     INVX2          1  7.1    69    54     494    (-,-) 
  g8555__1666/Y        -       A->Y   R     NOR2X4         2 11.4   112    88     582    (-,-) 
  g8514__6783/Y        -       A->Y   R     CLKAND2X3      1  8.4    60   123     705    (-,-) 
  g8505__9945/Y        -       B->Y   F     NAND2X6        1 10.0    88    69     774    (-,-) 
  g8493__1617/Y        -       B->Y   R     NOR2X8         4 17.1    96    76     850    (-,-) 
  g8667__5477/Y        -       A1N->Y R     OAI2BB1X4      1  4.6    60   160    1010    (-,-) 
  led_counter_reg[1]/D -       -      R     DFFHQX8        1    -     -     0    1010    (-,-) 
#----------------------------------------------------------------------------------------------



Path 4: MET (2 ps) Setup Check with Pin next_state_reg[3]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) next_state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     106                  
     Required Time:=    1014                  
      Launch Clock:-       0                  
       Input Delay:-     551                  
         Data Path:-     460                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             551             bound_flasher_gate.s_line_3 

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick               -       -     F     (arrival)       4 22.8     0     0     551    (-,-) 
  g8554__4319/Y       -       B->Y  R     NAND2X4         2 13.5    75    34     585    (-,-) 
  g8763/Y             -       A->Y  F     NAND3X8         1  8.7   121   106     690    (-,-) 
  g8484__4319/Y       -       C->Y  R     NOR3X6          1  7.2   116    92     782    (-,-) 
  g8467__1617/Y       -       B->Y  R     CLKAND2X12      4 24.7    53   120     903    (-,-) 
  g8722__2802/Y       -       B->Y  F     NAND2X6         1  5.6    73    54     957    (-,-) 
  g2/Y                -       B0->Y R     OAI2BB1X2       1  4.6    75    55    1011    (-,-) 
  next_state_reg[3]/D -       -     R     DFFHQX1         1    -     -     0    1011    (-,-) 
#---------------------------------------------------------------------------------------------



Path 5: MET (4 ps) Setup Check with Pin leds_reg[7]/CK->D
          Group: clk
     Startpoint: (R) led_counter_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     139                  
     Required Time:=     981                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  led_counter_reg[1]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  led_counter_reg[1]/Q  -       CK->Q F     DFFHQX8        7 33.9    90   299     299    (-,-) 
  g8619/Y               -       A->Y  R     CLKINVX6       1  8.5    41    49     348    (-,-) 
  g8600__2802/Y         -       A->Y  F     NOR2X6         2 13.0    56    48     396    (-,-) 
  g8590/Y               -       A->Y  R     CLKINVX4       4 14.1    64    52     448    (-,-) 
  g8583__6161/Y         -       A->Y  R     OR2X2          3 10.5    95   131     579    (-,-) 
  g8742__7098/Y         -       AN->Y R     NOR2BX1        1  5.5   188   175     754    (-,-) 
  g8499__5107/Y         -       A1->Y F     OAI21X2        1  4.8   119   136     890    (-,-) 
  g8492__8246/Y         -       B0->Y R     OAI21X1        1  4.6   178    87     977    (-,-) 
  leds_reg[7]/D         -       -     R     DFFHQX1        1    -     -     0     977    (-,-) 
#----------------------------------------------------------------------------------------------



Path 6: MET (4 ps) Setup Check with Pin leds_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     121                  
     Required Time:=     999                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  g8518__1705/Y   -       B->Y  R     OR2X2           2  7.5    74   149     742    (-,-) 
  g8475__1881/Y   -       A1->Y F     OAI21X1         1  5.4   219   147     889    (-,-) 
  g8462__1881/Y   -       B0->Y R     OAI21X2         1  4.6   123   106     995    (-,-) 
  leds_reg[4]/D   -       -     R     DFFHQX1         1    -     -     0     995    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: MET (4 ps) Setup Check with Pin leds_reg[9]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     121                  
     Required Time:=     999                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  g8519__2802/Y   -       B->Y  R     OR2X2           2  7.5    74   149     742    (-,-) 
  g8473__5115/Y   -       A1->Y F     OAI21X1         1  5.4   219   147     889    (-,-) 
  g8450__7098/Y   -       B0->Y R     OAI21X2         1  4.6   123   106     995    (-,-) 
  leds_reg[9]/D   -       -     R     DFFHQX1         1    -     -     0     995    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: MET (4 ps) Setup Check with Pin next_state_reg[1]/CK->D
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) next_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-      96                  
     Required Time:=    1024                  
      Launch Clock:-       0                  
       Input Delay:-     551                  
         Data Path:-     469                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             551             bound_flasher_gate.s_line_3 

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  flick               -       -     F     (arrival)       4 22.8     0     0     551    (-,-) 
  g8554__4319/Y       -       B->Y  R     NAND2X4         2 13.5    75    34     585    (-,-) 
  g8763/Y             -       A->Y  F     NAND3X8         1  8.7   121   106     690    (-,-) 
  g8484__4319/Y       -       C->Y  R     NOR3X6          1  7.2   116    92     782    (-,-) 
  g8467__1617/Y       -       B->Y  R     CLKAND2X12      4 24.7    53   120     903    (-,-) 
  g8441__5107/Y       -       B->Y  F     NAND2X4         1  7.0    92    67     969    (-,-) 
  g8712__6783/Y       -       B->Y  R     NAND2X4         1  4.6    41    51    1020    (-,-) 
  next_state_reg[1]/D -       -     R     DFFHQX1         1    -     -     0    1020    (-,-) 
#---------------------------------------------------------------------------------------------



Path 9: MET (5 ps) Setup Check with Pin leds_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     119                  
     Required Time:=    1001                  
      Launch Clock:-       0                  
         Data Path:-     996                  
             Slack:=       5                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  g8519__2802/Y   -       B->Y  R     OR2X2           2  7.5    74   149     742    (-,-) 
  g8476__6131/Y   -       A1->Y F     OAI21X1         1  5.4   222   147     889    (-,-) 
  g8458__8246/Y   -       B0->Y R     OAI21X2         1  4.6   116   106     996    (-,-) 
  leds_reg[1]/D   -       -     R     DFFHQX1         1    -     -     0     996    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: MET (5 ps) Setup Check with Pin leds_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     119                  
     Required Time:=    1001                  
      Launch Clock:-       0                  
         Data Path:-     996                  
             Slack:=       5                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  g8518__1705/Y   -       B->Y  R     OR2X2           2  7.5    74   149     742    (-,-) 
  g8472__7482/Y   -       A1->Y F     OAI21X1         1  5.4   222   147     889    (-,-) 
  g8448__9315/Y   -       B0->Y R     OAI21X2         1  4.6   116   106     996    (-,-) 
  leds_reg[6]/D   -       -     R     DFFHQX1         1    -     -     0     996    (-,-) 
#-----------------------------------------------------------------------------------------



Path 11: MET (5 ps) Setup Check with Pin led_counter_reg[3]/CK->D
          Group: clk
     Startpoint: (R) led_counter_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_counter_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     110                  
     Required Time:=    1010                  
      Launch Clock:-       0                  
         Data Path:-    1004                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  led_counter_reg[1]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  led_counter_reg[1]/Q  -       CK->Q F     DFFHQX8        7 33.9    90   299     299    (-,-) 
  g8614__2883/Y         -       A->Y  F     AND2XL         2  7.8   246   193     492    (-,-) 
  g8511__5115/CO        -       B->CO F     ADDHX1         1  5.5   108   181     673    (-,-) 
  g8474__6161/Y         -       A1->Y R     OAI21X2        1  5.5   124   102     776    (-,-) 
  g8444__9945/Y         -       A0->Y F     AOI22X2        1  5.4   161   143     919    (-,-) 
  g8424__6260/Y         -       B->Y  R     NAND2X2        1  4.6    66    85    1004    (-,-) 
  led_counter_reg[3]/D  -       -     R     DFFHQX8        1    -     -     0    1004    (-,-) 
#----------------------------------------------------------------------------------------------



Path 12: MET (6 ps) Setup Check with Pin leds_reg[15]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     115                  
     Required Time:=    1005                  
      Launch Clock:-       0                  
         Data Path:-    1000                  
             Slack:=       6                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  fopt8775/Y      -       A->Y  F     INVX2           2  8.1    90    98     691    (-,-) 
  g8522__4319/Y   -       B0->Y R     OAI21X1         1  4.5   176    75     766    (-,-) 
  g8487__8428/Y   -       A1->Y R     AO22X1          1  4.6   102   234    1000    (-,-) 
  leds_reg[15]/D  -       -     R     DFFHQX1         1    -     -     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------



Path 13: MET (7 ps) Setup Check with Pin leds_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     142                  
     Required Time:=     978                  
      Launch Clock:-       0                  
         Data Path:-     971                  
             Slack:=       7                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q F     DFFHQX8        4 25.5    73   290     290    (-,-) 
  g8610__4733/Y   -       A->Y  R     NOR2X6         2 13.5    96    80     370    (-,-) 
  g8571__4319/Y   -       B->Y  F     NAND2X6        4 17.1   128   100     470    (-,-) 
  g8550__8752/Y   -       A->Y  R     NAND2X6        1 10.0    59    69     539    (-,-) 
  g8529__1881/Y   -       B->Y  F     NOR2X8        10 34.1    93    68     607    (-,-) 
  g8754/Y         -       A->Y  R     CLKINVX4       3 11.2    60    60     667    (-,-) 
  g8501__4733/Y   -       B->Y  F     NAND2X2        3 11.7   217   136     804    (-,-) 
  g8451__1705/Y   -       A1->Y R     OAI21X1        1  4.6   186   167     970    (-,-) 
  leds_reg[2]/D   -       -     R     DFFHQX1        1    -     -     0     971    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (7 ps) Setup Check with Pin leds_reg[8]/CK->D
          Group: clk
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     142                  
     Required Time:=     978                  
      Launch Clock:-       0                  
         Data Path:-     971                  
             Slack:=       7                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q F     DFFHQX8        4 25.5    73   290     290    (-,-) 
  g8610__4733/Y   -       A->Y  R     NOR2X6         2 13.5    96    80     370    (-,-) 
  g8571__4319/Y   -       B->Y  F     NAND2X6        4 17.1   128   100     470    (-,-) 
  g8550__8752/Y   -       A->Y  R     NAND2X6        1 10.0    59    69     539    (-,-) 
  g8529__1881/Y   -       B->Y  F     NOR2X8        10 34.1    93    68     607    (-,-) 
  g8754/Y         -       A->Y  R     CLKINVX4       3 11.2    60    60     667    (-,-) 
  g8500__6161/Y   -       B->Y  F     NAND2X2        3 11.7   217   136     804    (-,-) 
  g8449__5115/Y   -       A1->Y R     OAI21X1        1  4.6   186   167     970    (-,-) 
  leds_reg[8]/D   -       -     R     DFFHQX1        1    -     -     0     971    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (9 ps) Setup Check with Pin leds_reg[0]/CK->D
          Group: clk
     Startpoint: (R) led_counter_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) leds_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-      72                  
     Required Time:=    1048                  
      Launch Clock:-       0                  
         Data Path:-    1039                  
             Slack:=       9                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  led_counter_reg[1]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  led_counter_reg[1]/Q  -       CK->Q F     DFFHQX8        7 33.9    90   299     299    (-,-) 
  g8611__9945/Y         -       B->Y  R     NOR2X6         3 14.2   101    80     378    (-,-) 
  g8573__8769/Y         -       A->Y  F     NAND2X4        4 18.3   179   135     513    (-,-) 
  g8566/Y               -       A->Y  R     INVX2          2 10.9   108   111     624    (-,-) 
  g8549__2802/Y         -       A->Y  F     NOR2XL         1  5.5   186   139     763    (-,-) 
  g8494__6417/Y         -       A0->Y R     OAI21X2        1  4.8   116   129     891    (-,-) 
  g8489__2802/Y         -       B0->Y F     OAI21X1        1  4.6   193   147    1039    (-,-) 
  leds_reg[0]/D         -       -     F     DFFHQX1        1    -     -     0    1039    (-,-) 
#----------------------------------------------------------------------------------------------



Path 16: MET (14 ps) Setup Check with Pin led_counter_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) led_counter_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     111                  
     Required Time:=    1009                  
      Launch Clock:-       0                  
         Data Path:-     996                  
             Slack:=      14                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[3]/CK      -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  state_reg[3]/Q       -       CK->Q F     DFFHQX8        4 26.0    74   290     290    (-,-) 
  g8626/Y              -       A->Y  R     CLKINVX4       2 13.4    64    58     348    (-,-) 
  g8607__3680/Y        -       B->Y  F     NOR2X4         1  7.1    51    48     396    (-,-) 
  g8581__2883/Y        -       A->Y  R     NAND2X4        2  7.8    48    44     440    (-,-) 
  g8718/Y              -       A->Y  F     INVX2          1  7.1    69    54     494    (-,-) 
  g8555__1666/Y        -       A->Y  R     NOR2X4         2 11.4   112    88     582    (-,-) 
  g8514__6783/Y        -       A->Y  R     CLKAND2X3      1  8.4    60   123     705    (-,-) 
  g8505__9945/Y        -       B->Y  F     NAND2X6        1 10.0    88    69     774    (-,-) 
  g8493__1617/Y        -       B->Y  R     NOR2X8         4 17.1    96    76     850    (-,-) 
  g8440__3680/Y        -       A1->Y F     OAI21X4        1  5.4    88    87     937    (-,-) 
  g8425__8428/Y        -       B->Y  R     NAND2X2        1  4.6    68    58     996    (-,-) 
  led_counter_reg[2]/D -       -     R     DFFHQX8        1    -     -     0     996    (-,-) 
#---------------------------------------------------------------------------------------------



Path 17: MET (27 ps) Setup Check with Pin leds_reg[14]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     139                  
     Required Time:=     981                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=      27                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  fopt8744/Y      -       A->Y  F     INVX3           2 11.5    90    97     690    (-,-) 
  g8526__8428/Y   -       B0->Y R     OAI21X4         3 12.4   135    64     754    (-,-) 
  g8478__7410/Y   -       A1->Y F     OAI21X2         1  5.4   136   124     878    (-,-) 
  g8464__6161/Y   -       B0->Y R     OAI31X2         1  4.6   178    76     954    (-,-) 
  leds_reg[14]/D  -       -     R     DFFHQX1         1    -     -     0     954    (-,-) 
#-----------------------------------------------------------------------------------------



Path 18: MET (27 ps) Setup Check with Pin leds_reg[13]/CK->D
          Group: clk
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) leds_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-      77                  
     Required Time:=    1043                  
      Launch Clock:-       0                  
         Data Path:-    1015                  
             Slack:=      27                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q F     DFFHQX8         4 25.5    73   290     290    (-,-) 
  g8610__4733/Y   -       A->Y  R     NOR2X6          2 13.5    96    80     370    (-,-) 
  g8574__1666/Y   -       A->Y  R     CLKAND2X12     15 54.7    88   141     510    (-,-) 
  g8561__1617/Y   -       B->Y  F     NOR2X2          3 10.9   109    88     598    (-,-) 
  g8471__1666/Y   -       A0->Y R     OAI31X1         1  4.8   283   207     805    (-,-) 
  g8463__6783/Y   -       B0->Y F     OAI31X1         1  4.6   212   210    1015    (-,-) 
  leds_reg[13]/D  -       -     F     DFFHQX1         1    -     -     0    1015    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (27 ps) Setup Check with Pin leds_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     139                  
     Required Time:=     981                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=      27                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  fopt8744/Y      -       A->Y  F     INVX3           2 11.5    90    97     690    (-,-) 
  g8527__5526/Y   -       B0->Y R     OAI21X4         3 12.4   135    64     754    (-,-) 
  g8479__6417/Y   -       A1->Y F     OAI21X2         1  5.4   136   124     878    (-,-) 
  g8460__2802/Y   -       B0->Y R     OAI31X2         1  4.6   178    76     954    (-,-) 
  leds_reg[3]/D   -       -     R     DFFHQX1         1    -     -     0     954    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (29 ps) Setup Check with Pin leds_reg[12]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     139                  
     Required Time:=     981                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      29                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  fopt8744/Y      -       A->Y  F     INVX3           2 11.5    90    97     690    (-,-) 
  g8526__8428/Y   -       B0->Y R     OAI21X4         3 12.4   135    64     754    (-,-) 
  g8480__5477/Y   -       A1->Y F     OAI21X2         1  5.4   130   124     878    (-,-) 
  g8457__5122/Y   -       B0->Y R     OAI31X2         1  4.6   178    74     952    (-,-) 
  leds_reg[12]/D  -       -     R     DFFHQX1         1    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------



Path 21: MET (29 ps) Setup Check with Pin leds_reg[11]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     139                  
     Required Time:=     981                  
      Launch Clock:-       0                  
         Data Path:-     952                  
             Slack:=      29                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  fopt8744/Y      -       A->Y  F     INVX3           2 11.5    90    97     690    (-,-) 
  g8527__5526/Y   -       B0->Y R     OAI21X4         3 12.4   135    64     754    (-,-) 
  g8477__1666/Y   -       A1->Y F     OAI21X2         1  5.4   130   124     878    (-,-) 
  g8461__6131/Y   -       B0->Y R     OAI31X2         1  4.6   178    74     952    (-,-) 
  leds_reg[11]/D  -       -     R     DFFHQX1         1    -     -     0     952    (-,-) 
#-----------------------------------------------------------------------------------------



Path 22: MET (31 ps) Setup Check with Pin leds_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     139                  
     Required Time:=     981                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=      31                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  fopt8775/Y      -       A->Y  F     INVX2           2  8.1    90    98     691    (-,-) 
  fopt8781/Y      -       A->Y  R     INVX2           2  8.9    78    71     762    (-,-) 
  g8496__5477/Y   -       A1->Y F     OAI21X2         1  4.8   123   100     862    (-,-) 
  g8490__1705/Y   -       B0->Y R     OAI21X1         1  4.6   178    88     950    (-,-) 
  leds_reg[5]/D   -       -     R     DFFHQX1         1    -     -     0     950    (-,-) 
#-----------------------------------------------------------------------------------------



Path 23: MET (32 ps) Setup Check with Pin leds_reg[10]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) leds_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     139                  
     Required Time:=     981                  
      Launch Clock:-       0                  
         Data Path:-     949                  
             Slack:=      32                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)      28    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFHQX8         4 27.0    76   291     291    (-,-) 
  g8621/Y         -       A->Y  R     CLKINVX8        4 21.2    56    53     344    (-,-) 
  g8592__1617/Y   -       A->Y  F     NOR2X4          1  7.2    51    50     394    (-,-) 
  g8586__6417/Y   -       B->Y  F     CLKAND2X12      3 23.7    56    98     492    (-,-) 
  g8562__7410/Y   -       A->Y  R     NOR2X6          7 24.1   154   101     593    (-,-) 
  fopt8775/Y      -       A->Y  F     INVX2           2  8.1    90    98     691    (-,-) 
  fopt8781/Y      -       A->Y  R     INVX2           2  8.9    78    71     762    (-,-) 
  g8497__2398/Y   -       A1->Y F     OAI21X2         1  4.8   121   100     862    (-,-) 
  g8491__5122/Y   -       B0->Y R     OAI21X1         1  4.6   178    87     949    (-,-) 
  leds_reg[10]/D  -       -     R     DFFHQX1         1    -     -     0     949    (-,-) 
#-----------------------------------------------------------------------------------------



Path 24: MET (45 ps) Setup Check with Pin led_counter_reg[0]/CK->D0
          Group: clk
     Startpoint: (R) led_counter_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) led_counter_reg[0]/D0
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     120                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=      45                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  led_counter_reg[1]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  led_counter_reg[1]/Q  -       CK->Q F     DFFHQX8        7 33.9    90   299     299    (-,-) 
  g8611__9945/Y         -       B->Y  R     NOR2X6         3 14.2   101    80     378    (-,-) 
  g8573__8769/Y         -       A->Y  F     NAND2X4        4 18.3   179   135     513    (-,-) 
  g8566/Y               -       A->Y  R     INVX2          2 10.9   108   111     624    (-,-) 
  g8512__1617/Y         -       A->Y  F     NOR2X6         1 10.0    56    68     692    (-,-) 
  g8510__7410/Y         -       B->Y  R     NOR2X8         3 16.2    89    64     756    (-,-) 
  g8798/Y               -       A->Y  F     CLKINVX8       4 13.6    48    54     810    (-,-) 
  g8468__2346/Y         -       A->Y  F     OR2X1          1  4.8   100   144     954    (-,-) 
  led_counter_reg[0]/D0 -       -     F     MDFFHQX8       1    -     -     0     954    (-,-) 
#----------------------------------------------------------------------------------------------



Path 25: MET (76 ps) Setup Check with Pin led_counter_reg[0]/CK->D1
          Group: clk
     Startpoint: (R) state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) led_counter_reg[0]/D1
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     194                  
     Required Time:=     926                  
      Launch Clock:-       0                  
         Data Path:-     850                  
             Slack:=      76                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  state_reg[3]/CK       -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  state_reg[3]/Q        -       CK->Q F     DFFHQX8        4 26.0    74   290     290    (-,-) 
  g8626/Y               -       A->Y  R     CLKINVX4       2 13.4    64    58     348    (-,-) 
  g8607__3680/Y         -       B->Y  F     NOR2X4         1  7.1    51    48     396    (-,-) 
  g8581__2883/Y         -       A->Y  R     NAND2X4        2  7.8    48    44     440    (-,-) 
  g8718/Y               -       A->Y  F     INVX2          1  7.1    69    54     494    (-,-) 
  g8555__1666/Y         -       A->Y  R     NOR2X4         2 11.4   112    88     582    (-,-) 
  g8514__6783/Y         -       A->Y  R     CLKAND2X3      1  8.4    60   123     705    (-,-) 
  g8505__9945/Y         -       B->Y  F     NAND2X6        1 10.0    88    69     774    (-,-) 
  g8493__1617/Y         -       B->Y  R     NOR2X8         4 17.1    96    76     850    (-,-) 
  led_counter_reg[0]/D1 -       -     R     MDFFHQX8       4    -     -     0     850    (-,-) 
#----------------------------------------------------------------------------------------------



Path 26: MET (257 ps) Late External Delay Assertion at pin leds[5]
          Group: clk
     Startpoint: (R) leds_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) leds[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     257                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[5]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[5]/Q  -       CK->Q F     DFFHQX1        3 10.6   188   312     312    (-,-) 
  leds[5]        -       -     F     (port)         -    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (285 ps) Late External Delay Assertion at pin leds[2]
          Group: clk
     Startpoint: (R) leds_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) leds[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[2]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[2]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[2]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (285 ps) Late External Delay Assertion at pin leds[3]
          Group: clk
     Startpoint: (R) leds_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) leds[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[3]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[3]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[3]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (285 ps) Late External Delay Assertion at pin leds[7]
          Group: clk
     Startpoint: (R) leds_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) leds[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[7]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[7]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[7]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (285 ps) Late External Delay Assertion at pin leds[8]
          Group: clk
     Startpoint: (R) leds_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) leds[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[8]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[8]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[8]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (285 ps) Late External Delay Assertion at pin leds[10]
          Group: clk
     Startpoint: (R) leds_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) leds[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  leds_reg[10]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[10]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[10]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (285 ps) Late External Delay Assertion at pin leds[11]
          Group: clk
     Startpoint: (R) leds_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) leds[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_4_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  leds_reg[11]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[11]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[11]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------



Path 33: MET (285 ps) Late External Delay Assertion at pin leds[12]
          Group: clk
     Startpoint: (R) leds_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) leds[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  leds_reg[12]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[12]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[12]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------



Path 34: MET (285 ps) Late External Delay Assertion at pin leds[14]
          Group: clk
     Startpoint: (R) leds_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) leds[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=     285                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  leds_reg[14]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[14]/Q  -       CK->Q F     DFFHQX1        2  7.2   132   284     284    (-,-) 
  leds[14]        -       -     F     (port)         -    -     -     0     284    (-,-) 
#----------------------------------------------------------------------------------------



Path 35: MET (290 ps) Late External Delay Assertion at pin leds[1]
          Group: clk
     Startpoint: (R) leds_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) leds[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[1]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[1]/Q  -       CK->Q F     DFFHQX1        2  6.6   122   279     279    (-,-) 
  leds[1]        -       -     F     (port)         -    -     -     0     279    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (290 ps) Late External Delay Assertion at pin leds[4]
          Group: clk
     Startpoint: (R) leds_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) leds[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[4]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[4]/Q  -       CK->Q F     DFFHQX1        2  6.6   122   279     279    (-,-) 
  leds[4]        -       -     F     (port)         -    -     -     0     279    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (290 ps) Late External Delay Assertion at pin leds[6]
          Group: clk
     Startpoint: (R) leds_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) leds[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[6]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[6]/Q  -       CK->Q F     DFFHQX1        2  6.6   122   279     279    (-,-) 
  leds[6]        -       -     F     (port)         -    -     -     0     279    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (290 ps) Late External Delay Assertion at pin leds[9]
          Group: clk
     Startpoint: (R) leds_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) leds[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[9]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[9]/Q  -       CK->Q F     DFFHQX1        2  6.6   122   279     279    (-,-) 
  leds[9]        -       -     F     (port)         -    -     -     0     279    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (290 ps) Late External Delay Assertion at pin leds[13]
          Group: clk
     Startpoint: (R) leds_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) leds[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=     290                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_2_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  leds_reg[13]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[13]/Q  -       CK->Q F     DFFHQX1        2  6.6   122   279     279    (-,-) 
  leds[13]        -       -     F     (port)         -    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------



Path 40: MET (292 ps) Late External Delay Assertion at pin leds[0]
          Group: clk
     Startpoint: (R) leds_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) leds[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     277                  
             Slack:=     292                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  leds_reg[0]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[0]/Q  -       CK->Q F     DFFHQX1        2  6.3   117   277     277    (-,-) 
  leds[0]        -       -     F     (port)         -    -     -     0     277    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (292 ps) Late External Delay Assertion at pin leds[15]
          Group: clk
     Startpoint: (R) leds_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) leds[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
      Output Delay:-     551                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     277                  
             Slack:=     292                  

Exceptions/Constraints:
  output_delay             551             bound_flasher_gate.s_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  leds_reg[15]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  leds_reg[15]/Q  -       CK->Q F     DFFHQX1        2  6.3   117   277     277    (-,-) 
  leds[15]        -       -     F     (port)         -    -     -     0     277    (-,-) 
#----------------------------------------------------------------------------------------



Path 42: MET (605 ps) Setup Check with Pin led_counter_reg[0]/CK->S0
          Group: clk
     Startpoint: (R) led_counter_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) led_counter_reg[0]/S0
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     217                  
     Required Time:=     903                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     605                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  led_counter_reg[0]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  led_counter_reg[0]/Q  -       CK->Q F     MDFFHQX8       7 33.1    88   298     298    (-,-) 
  led_counter_reg[0]/S0 -       -     F     MDFFHQX8       7    -     -     0     298    (-,-) 
#----------------------------------------------------------------------------------------------



Path 43: MET (703 ps) Setup Check with Pin state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) next_state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     145                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     703                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  next_state_reg[2]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  next_state_reg[2]/Q  -       CK->Q R     DFFHQX1        2 11.1   176   272     272    (-,-) 
  state_reg[2]/D       -       -     R     DFFHQX8        2    -     -     0     272    (-,-) 
#---------------------------------------------------------------------------------------------



Path 44: MET (703 ps) Setup Check with Pin state_reg[3]/CK->D
          Group: clk
     Startpoint: (R) next_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     145                  
     Required Time:=     975                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     703                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  next_state_reg[3]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  next_state_reg[3]/Q  -       CK->Q R     DFFHQX1        2 11.1   176   272     272    (-,-) 
  state_reg[3]/D       -       -     R     DFFHQX8        2    -     -     0     272    (-,-) 
#---------------------------------------------------------------------------------------------



Path 45: MET (722 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) next_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     137                  
     Required Time:=     983                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     722                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  next_state_reg[1]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  next_state_reg[1]/Q  -       CK->Q R     DFFHQX1        2  9.6   154   261     261    (-,-) 
  state_reg[1]/D       -       -     R     DFFHQX8        2    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------



Path 46: MET (722 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) next_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1120            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120            0     
                                              
             Setup:-     137                  
     Required Time:=     983                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     722                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  next_state_reg[0]/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  next_state_reg[0]/Q  -       CK->Q R     DFFHQX1        2  9.6   154   261     261    (-,-) 
  state_reg[0]/D       -       -     R     DFFHQX8        2    -     -     0     261    (-,-) 
#---------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

