// Seed: 1005261103
module module_0 (
    output tri1  id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    output uwire id_4,
    input  tri0  id_5,
    output uwire id_6,
    output tri0  id_7
);
  parameter id_9 = 1;
  wire id_10;
  assign id_1 = id_2;
  parameter id_11 = id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    output wor id_5,
    output supply1 id_6,
    input tri0 id_7
);
  wire [1  !==  1 : -1] id_9;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire id_10;
  wire id_11;
endmodule
