{
  "Top": "processor",
  "RtlTop": "processor",
  "RtlPrefix": "",
  "RtlSubPrefix": "processor_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "memory": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "memory_address0",
          "name": "memory_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "memory_ce0",
          "name": "memory_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "memory_we0",
          "name": "memory_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "memory_d0",
          "name": "memory_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "memory_q0",
          "name": "memory_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "error": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<1>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "error",
          "name": "error",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -display_name=RISCV_aio_2",
      "config_export -format=ip_catalog",
      "config_export -output=C:\/work\/RISCV-HLS\/exported_rtls",
      "config_export -rtl=verilog",
      "config_export -vendor=TJ",
      "config_export -version=1.0.0"
    ],
    "DirectiveTcl": ["set_directive_top processor -name processor"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "processor"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "3 ~ 4",
    "Latency": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "TJ",
    "Library": "hls",
    "Name": "processor",
    "Version": "1.0",
    "DisplayName": "RISCV_aio_2",
    "Revision": "0",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "TJ_hls_processor_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/rv32i.cpp"],
    "Vhdl": [
      "impl\/vhdl\/processor_xreg_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/processor.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/processor_xreg_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/processor_xreg_RAM_AUTO_1R1W.v",
      "impl\/verilog\/processor.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/processor.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "memory_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"memory_address0": "DATA"},
      "ports": ["memory_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "memory"
        }]
    },
    "memory_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"memory_d0": "DATA"},
      "ports": ["memory_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "memory"
        }]
    },
    "memory_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"memory_q0": "DATA"},
      "ports": ["memory_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "memory"
        }]
    },
    "error": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"error": "DATA"},
      "ports": ["error"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "error"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "memory_address0": {
      "dir": "out",
      "width": "17"
    },
    "memory_ce0": {
      "dir": "out",
      "width": "1"
    },
    "memory_we0": {
      "dir": "out",
      "width": "1"
    },
    "memory_d0": {
      "dir": "out",
      "width": "32"
    },
    "memory_q0": {
      "dir": "in",
      "width": "32"
    },
    "error": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "processor"},
    "Info": {"processor": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"processor": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineIIMin": "3",
          "PipelineIIMax": "4",
          "PipelineII": "3 ~ 4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.514"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "~0",
          "FF": "303",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "3947",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-10-09 13:33:53 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1.1"
  }
}
