
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003562                       # Number of seconds simulated
sim_ticks                                  3562169541                       # Number of ticks simulated
final_tick                               533133513795                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 329426                       # Simulator instruction rate (inst/s)
host_op_rate                                   426477                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296190                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923840                       # Number of bytes of host memory used
host_seconds                                 12026.63                       # Real time elapsed on the host
sim_insts                                  3961880089                       # Number of instructions simulated
sim_ops                                    5129082654                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       219776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       193664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        77440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       134016                       # Number of bytes read from this memory
system.physmem.bytes_read::total               646144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       240384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            240384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1717                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1513                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          605                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1047                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5048                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1878                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1878                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1581059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61697232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1473259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54366868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1401393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21739560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1509193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37622016                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               181390580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1581059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1473259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1401393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1509193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5964904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67482470                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67482470                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67482470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1581059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61697232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1473259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54366868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1401393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21739560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1509193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37622016                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              248873050                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8542374                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085379                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531786                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206387                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1269934                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193238                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300428                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8857                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317806                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790171                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085379                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493666                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036160                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        694158                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633178                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8432593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.441897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4838561     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354797      4.21%     61.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334847      3.97%     65.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315313      3.74%     69.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260495      3.09%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189444      2.25%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135661      1.61%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209870      2.49%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793605     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8432593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361185                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965516                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474043                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       660637                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434364                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40810                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822736                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496862                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19944660                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10423                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822736                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656070                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         308528                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72784                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286576                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285896                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19349736                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154087                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81602                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26833860                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90135802                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90135802                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10038688                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3617                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1902                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           698728                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1892198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1017317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23787                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       421671                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18033012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3516                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14609576                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23044                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5703433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17402063                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8432593                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732513                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842047                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2953620     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710053     20.28%     55.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354850     16.07%     71.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817388      9.69%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835279      9.91%     90.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379017      4.49%     95.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245073      2.91%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67484      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69829      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8432593                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63767     58.42%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20894     19.14%     77.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24497     22.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013485     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200479      1.37%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545383     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848635      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14609576                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710248                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109158                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007472                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37783946                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23740184                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235008                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718734                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45640                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       659836                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       235347                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822736                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         221937                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14093                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18036529                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        79853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1892198                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1017317                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1893                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115593                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238351                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366040                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1467045                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243535                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301695                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018656                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834650                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681739                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245622                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235008                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9198593                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24879041                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369733                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5798107                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205550                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7609857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608334                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117962                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3019745     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049838     26.94%     66.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850344     11.17%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430169      5.65%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450085      5.91%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227017      2.98%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154559      2.03%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89421      1.18%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338679      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7609857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338679                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25308320                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36897892                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 109781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854237                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854237                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64939879                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477737                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727732                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8542374                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3072759                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2675513                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201540                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1530515                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1481056                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216162                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6204                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3740024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17041594                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3072759                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1697218                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3611811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         936252                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        357600                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1839276                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8442897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.329724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4831086     57.22%     57.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643291      7.62%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320160      3.79%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234463      2.78%     71.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197676      2.34%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169327      2.01%     75.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58685      0.70%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212500      2.52%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1775709     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8442897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359708                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3873566                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       332477                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3488803                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17629                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        730418                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340312                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3062                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19072810                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        730418                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4034732                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         137415                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        42895                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3343692                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       153741                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18473704                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77368                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62656                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24495784                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84147725                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84147725                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16107118                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8388545                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2329                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1238                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           394701                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2807668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       645854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8305                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       162569                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17382071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14824968                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4983318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13610038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8442897                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.862774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3000961     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1816587     21.52%     57.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       892508     10.57%     67.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1067218     12.64%     80.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813564      9.64%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       512947      6.08%     95.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222362      2.63%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65452      0.78%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51298      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8442897                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63349     72.95%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13419     15.45%     88.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10069     11.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11646554     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118846      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1084      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2518653     16.99%     96.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       539831      3.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14824968                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735462                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86837                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38199407                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22367834                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14317100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14911805                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24204                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780440                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168971                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        730418                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          74741                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7345                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17384408                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2807668                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       645854                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1231                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          113                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101667                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221151                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14506595                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2410946                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318372                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2936130                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2172423                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            525184                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698192                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14343699                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14317100                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8625685                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21312987                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676010                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404715                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10787032                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12277200                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5107263                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199655                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7712479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.591862                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.298331                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3571740     46.31%     46.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1659660     21.52%     67.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       899516     11.66%     79.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329196      4.27%     83.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       281422      3.65%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124366      1.61%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       304212      3.94%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80806      1.05%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       461561      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7712479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10787032                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12277200                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2504111                       # Number of memory references committed
system.switch_cpus1.commit.loads              2027228                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1919345                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10724373                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167698                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       461561                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24635277                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35500418                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  99477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10787032                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12277200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10787032                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.791911                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.791911                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.262767                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.262767                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67136405                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18808027                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19645963                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8542374                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3173429                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2583433                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215052                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1325557                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1241116                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336398                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9589                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3334900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17327181                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3173429                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1577514                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3844130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1102295                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        444258                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634235                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8508584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.518692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4664454     54.82%     54.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          398660      4.69%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          397907      4.68%     64.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          494879      5.82%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          152932      1.80%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          195203      2.29%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161530      1.90%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149687      1.76%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1893332     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8508584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371493                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.028380                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3496583                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       416922                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3675518                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34571                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        884983                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       538731                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20661313                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1806                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        884983                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3654059                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50683                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       182977                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3550503                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       185372                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19953884                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        116002                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49246                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28016090                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92985822                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92985822                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17434544                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10581496                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3769                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2036                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           504305                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1845716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       958672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8755                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       320792                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18758395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3783                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15127574                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31527                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6226046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18798009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8508584                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777919                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2992913     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1772878     20.84%     56.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1199018     14.09%     70.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       826286      9.71%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       817512      9.61%     89.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       394460      4.64%     94.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374268      4.40%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60146      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71103      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8508584                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96094     76.07%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15281     12.10%     88.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14946     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12643266     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189277      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1729      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1499723      9.91%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       793579      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15127574                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770886                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126321                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008350                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38921575                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24988350                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14706060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15253895                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18918                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       707716                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236230                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        884983                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27778                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4522                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18762182                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1845716                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       958672                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2018                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3500                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251568                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14867299                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1399075                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       260270                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2167033                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2123650                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            767958                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740418                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14723030                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14706060                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9550549                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26954530                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721543                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354321                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10141365                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12501221                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6260971                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216644                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7623600                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.639805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163546                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2975533     39.03%     39.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2093026     27.45%     66.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       851525     11.17%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       462117      6.06%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       407465      5.34%     89.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166921      2.19%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186136      2.44%     93.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109503      1.44%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       371374      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7623600                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10141365                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12501221                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1860432                       # Number of memory references committed
system.switch_cpus2.commit.loads              1137992                       # Number of loads committed
system.switch_cpus2.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1814192                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11253518                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258364                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       371374                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26014236                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38410230                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  33790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10141365                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12501221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10141365                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842330                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842330                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187183                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187183                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66739429                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20440268                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19084583                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8542374                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3123416                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2543509                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208982                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1270512                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1207492                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329604                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9310                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3111768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17234977                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3123416                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1537096                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3792918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125959                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        610041                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1523343                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8427842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.311345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4634924     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331107      3.93%     58.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269265      3.19%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          651772      7.73%     69.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175298      2.08%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233908      2.78%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161406      1.92%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95515      1.13%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1874647     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8427842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365638                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.017586                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3248036                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       596210                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3647525                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23269                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912800                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530946                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20651831                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1653                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912800                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3485577                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104325                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       149247                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3428432                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       347456                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19922891                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          248                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        138320                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           60                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27850666                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93018854                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93018854                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17083263                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10767372                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4230                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2562                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           973498                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1874065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       973263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18750                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       283290                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18812475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14914663                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30452                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6484423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19973327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          834                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8427842                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.769689                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898984                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2931022     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1819400     21.59%     56.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1155925     13.72%     70.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876748     10.40%     80.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       766599      9.10%     89.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396816      4.71%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340343      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67277      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73712      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8427842                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88625     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19955     15.60%     84.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19298     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12395260     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208200      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1665      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1487351      9.97%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822187      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14914663                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.745962                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127880                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008574                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38415497                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25301314                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14534838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15042543                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56671                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       742374                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247639                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912800                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57037                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8065                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18816713                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1874065                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       973263                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2543                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125514                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245904                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14679785                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1394995                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       234875                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2195257                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2069174                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800262                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.718467                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14544698                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14534838                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9451293                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26853508                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.701499                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10011012                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12304725                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6512052                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212408                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7515042                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637346                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149295                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2897550     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2091829     27.84%     66.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       843747     11.23%     77.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486536      6.47%     84.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       385892      5.13%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160227      2.13%     91.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189629      2.52%     93.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        93739      1.25%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       365893      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7515042                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10011012                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12304725                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1857309                       # Number of memory references committed
system.switch_cpus3.commit.loads              1131685                       # Number of loads committed
system.switch_cpus3.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1765067                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11090367                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250884                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       365893                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25965757                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38546939                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 114532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10011012                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12304725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10011012                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.853298                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.853298                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.171924                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.171924                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66042708                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20065169                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19040510                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                           5048                       # number of replacements
system.l2.tagsinuse                      32763.377990                       # Cycle average of tags in use
system.l2.total_refs                          1256851                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37809                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.242112                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           720.571084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     40.207931                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    849.775956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.208883                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    788.696362                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.267573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    318.305415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.778949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    551.556704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9242.794511                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9015.456651                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4176.016115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6946.741854                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021990                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024069                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001137                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009714                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.016832                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.282068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.275130                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.127442                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.211998                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999859                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8644                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4133                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3339                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4487                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20610                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6392                       # number of Writeback hits
system.l2.Writeback_hits::total                  6392                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   164                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4539                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20774                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8691                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4157                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3380                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4539                       # number of overall hits
system.l2.overall_hits::total                   20774                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1717                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1513                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          605                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1047                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5048                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1513                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          605                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1047                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5048                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1717                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1513                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          605                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1047                       # number of overall misses
system.l2.overall_misses::total                  5048                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2098195                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     82455245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1655422                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     69628512                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1955869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     27469388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1904063                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     47798498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       234965192                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2098195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     82455245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1655422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69628512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1955869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     27469388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1904063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     47798498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        234965192                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2098195                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     82455245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1655422                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69628512                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1955869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     27469388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1904063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     47798498                       # number of overall miss cycles
system.l2.overall_miss_latency::total       234965192                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5646                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3944                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25658                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6392                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6392                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               164                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10408                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5670                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25822                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10408                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5670                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25822                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.165718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.153398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.189194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.196742                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.164969                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.266843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.151819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.187433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195492                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.164969                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.266843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.151819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.187433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195492                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47686.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48022.856727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40376.146341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46020.166557                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50150.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45403.947107                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45334.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45652.815664                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46546.194929                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47686.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48022.856727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40376.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46020.166557                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50150.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45403.947107                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45334.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45652.815664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46546.194929                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47686.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48022.856727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40376.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46020.166557                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50150.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45403.947107                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45334.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45652.815664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46546.194929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1878                       # number of writebacks
system.l2.writebacks::total                      1878                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          605                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1047                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5048                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5048                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1848989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     72608782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1419702                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     60850505                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1734656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     23976737                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1662334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41723343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    205825048                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1848989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72608782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1419702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     60850505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1734656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     23976737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1662334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     41723343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    205825048                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1848989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72608782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1419702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     60850505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1734656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     23976737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1662334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     41723343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    205825048                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.165718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.189194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.196742                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.164969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.266843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.151819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.187433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.164969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.266843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.151819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.187433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195492                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42022.477273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42288.166570                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34626.878049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40218.443490                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44478.358974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39630.970248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39579.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39850.375358                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40773.583201                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42022.477273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42288.166570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34626.878049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40218.443490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44478.358974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39630.970248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39579.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39850.375358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40773.583201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42022.477273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42288.166570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34626.878049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40218.443490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44478.358974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39630.970248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39579.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39850.375358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40773.583201                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.947942                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641809                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.363481                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.147092                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.800850                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065941                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861860                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927801                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633115                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633115                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633115                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633115                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633115                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633115                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3382448                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3382448                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3382448                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3382448                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3382448                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3382448                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633178                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633178                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633178                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633178                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633178                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633178                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53689.650794                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53689.650794                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53689.650794                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53689.650794                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53689.650794                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53689.650794                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2475376                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2475376                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2475376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2475376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2475376                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2475376                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55008.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55008.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55008.355556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55008.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55008.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55008.355556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10408                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375701                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10664                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16351.809921                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.250171                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.749829                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899415                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100585                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130925                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130925                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1761                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909411                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909411                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909411                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909411                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36880                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37039                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37039                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37039                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37039                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1094376065                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1094376065                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4706336                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4706336                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1099082401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1099082401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1099082401                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1099082401                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946450                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946450                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946450                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031581                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019029                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29673.971394                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29673.971394                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29599.597484                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29599.597484                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29673.652123                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29673.652123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29673.652123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29673.652123                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1798                       # number of writebacks
system.cpu0.dcache.writebacks::total             1798                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26519                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26631                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26631                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10361                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10361                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10408                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10408                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    178994670                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    178994670                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       970428                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       970428                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    179965098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    179965098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    179965098                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    179965098                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005347                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005347                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005347                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005347                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17275.810250                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17275.810250                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20647.404255                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20647.404255                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17291.035550                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17291.035550                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17291.035550                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17291.035550                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               556.658280                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913280535                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1622167.912966                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.319650                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.338630                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066217                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825863                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892081                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1839226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1839226                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1839226                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1839226                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1839226                       # number of overall hits
system.cpu1.icache.overall_hits::total        1839226                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2493707                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2493707                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2493707                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2493707                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2493707                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2493707                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1839276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1839276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1839276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1839276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1839276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1839276                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49874.140000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49874.140000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49874.140000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49874.140000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49874.140000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49874.140000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2218791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2218791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2218791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2218791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2218791                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2218791                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49306.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49306.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49306.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49306.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49306.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49306.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5670                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206879139                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5926                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34910.418326                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.343441                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.656559                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802123                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197877                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2193826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2193826                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474531                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474531                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1208                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1208                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2668357                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2668357                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2668357                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2668357                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17347                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17347                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17419                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17419                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17419                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17419                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    633830228                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    633830228                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2380508                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2380508                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    636210736                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    636210736                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    636210736                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    636210736                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2211173                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2211173                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2685776                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2685776                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2685776                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2685776                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007845                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007845                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006486                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006486                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006486                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006486                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36538.319479                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36538.319479                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33062.611111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33062.611111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36523.952925                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36523.952925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36523.952925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36523.952925                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1160                       # number of writebacks
system.cpu1.dcache.writebacks::total             1160                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11701                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11701                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11749                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5646                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5670                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5670                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    110420373                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    110420373                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       551432                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       551432                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    110971805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    110971805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    110971805                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    110971805                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19557.274708                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19557.274708                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22976.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22976.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19571.746914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19571.746914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19571.746914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19571.746914                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.256751                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007966931                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1984186.872047                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.256751                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061309                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811309                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634183                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634183                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634183                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634183                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634183                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634183                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3023920                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3023920                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3023920                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3023920                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3023920                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3023920                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634235                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634235                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634235                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634235                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 58152.307692                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58152.307692                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 58152.307692                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58152.307692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 58152.307692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58152.307692                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2385215                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2385215                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2385215                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2385215                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2385215                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2385215                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59630.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59630.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59630.375000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59630.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59630.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59630.375000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3985                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148892315                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4241                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35107.831879                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.951943                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.048057                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870906                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129094                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1096240                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1096240                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       718613                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        718613                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1957                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1957                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1766                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1814853                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1814853                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1814853                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1814853                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7819                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7819                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          178                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          178                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7997                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7997                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7997                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7997                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    212918445                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    212918445                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6338143                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6338143                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    219256588                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    219256588                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    219256588                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    219256588                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1104059                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1104059                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       718791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       718791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1822850                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1822850                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1822850                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1822850                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007082                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007082                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004387                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004387                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004387                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004387                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27230.904847                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27230.904847                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35607.544944                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35607.544944                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27417.355008                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27417.355008                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27417.355008                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27417.355008                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          920                       # number of writebacks
system.cpu2.dcache.writebacks::total              920                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3875                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3875                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          137                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4012                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4012                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3944                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3944                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3985                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3985                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3985                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3985                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     65881659                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     65881659                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1075142                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1075142                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     66956801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     66956801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     66956801                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     66956801                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003572                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002186                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002186                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002186                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002186                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16704.274594                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16704.274594                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26222.975610                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26222.975610                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16802.208532                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16802.208532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16802.208532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16802.208532                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.729201                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004739956                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943404.170213                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.729201                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062066                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821681                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1523292                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1523292                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1523292                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1523292                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1523292                       # number of overall hits
system.cpu3.icache.overall_hits::total        1523292                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2704699                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2704699                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2704699                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2704699                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2704699                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2704699                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1523343                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1523343                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1523343                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1523343                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1523343                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1523343                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53033.313725                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53033.313725                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53033.313725                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53033.313725                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53033.313725                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53033.313725                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2203400                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2203400                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2203400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2203400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2203400                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2203400                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 51241.860465                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51241.860465                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 51241.860465                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51241.860465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 51241.860465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51241.860465                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5586                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158198047                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5842                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27079.432900                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.690763                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.309237                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881605                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118395                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1059266                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1059266                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721606                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721606                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1875                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1875                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1780872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1780872                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1780872                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1780872                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14124                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14124                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          446                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14570                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14570                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14570                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14570                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    477616370                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    477616370                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     20772279                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20772279                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    498388649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    498388649                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    498388649                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    498388649                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1073390                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1073390                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722052                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722052                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1795442                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1795442                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1795442                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1795442                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013158                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013158                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000618                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000618                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008115                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008115                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008115                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008115                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33815.942368                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33815.942368                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46574.616592                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46574.616592                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34206.496156                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34206.496156                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34206.496156                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34206.496156                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17202                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        17202                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2514                       # number of writebacks
system.cpu3.dcache.writebacks::total             2514                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8590                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8590                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          394                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          394                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8984                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8984                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8984                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8984                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5586                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5586                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5586                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5586                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     96342489                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     96342489                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1186803                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1186803                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     97529292                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     97529292                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     97529292                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     97529292                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17409.195699                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17409.195699                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22823.134615                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22823.134615                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17459.593985                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17459.593985                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17459.593985                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17459.593985                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
