// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


// adder1 adds the bits of the two inputs a and b. 
// adder2 adds the bits of the two inputs a and b. 
// adder3 adds the bits of the two inputs a and b. 
// adder4 adds the bits of the two inputs a and b. 
// adder5 adds the bits of the two inputs a and b. 
// adder6 adds the bits of the two inputs a and b. 
// adder7 adds the bits of the two inputs a and b. 
// adder8 adds the bits of the two inputs a and b. 
// adder9 adds the bits of the two inputs a and b. 
// adder10 adds the bits of the two inputs a and b. 
// adder11 adds the bits of the two inputs a and b. 
// adder12 adds the bits of the two inputs aendmodule
