{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638051596127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638051596138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 17:19:55 2021 " "Processing started: Sat Nov 27 17:19:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638051596138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638051596138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638051596138 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638051596381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638051596891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051596966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051596966 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638051597590 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638051597671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051597695 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638051597705 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1638051597705 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638051597705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051597705 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_100kHz clk_div:inst5\|clock_100kHz " "create_clock -period 1.000 -name clk_div:inst5\|clock_100kHz clk_div:inst5\|clock_100kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638051597708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " "create_clock -period 1.000 -name I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638051597708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE " "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638051597708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_32Hz clk_div:inst5\|clock_32Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_32Hz clk_div:inst5\|clock_32Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638051597708 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638051597708 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638051597728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638051597731 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638051597734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638051597764 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1638051597804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638051597823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.093 " "Worst-case setup slack is -10.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.093            -150.095 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.093            -150.095 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.711            -435.439 SCOMP:inst\|IO_CYCLE  " "   -7.711            -435.439 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.301            -177.735 clk_div:inst5\|clock_100kHz  " "   -5.301            -177.735 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.305            -122.330 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -4.305            -122.330 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801             -19.288 clk_div:inst5\|clock_32Hz  " "   -1.801             -19.288 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051597828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.192 " "Worst-case hold slack is -2.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.192              -6.414 SCOMP:inst\|IO_CYCLE  " "   -2.192              -6.414 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.035 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -0.018              -0.035 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.279               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_div:inst5\|clock_100kHz  " "    0.340               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk_div:inst5\|clock_32Hz  " "    0.356               0.000 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051597853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.724 " "Worst-case recovery slack is -4.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.724             -74.999 clk_div:inst5\|clock_32Hz  " "   -4.724             -74.999 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.073 SCOMP:inst\|IO_CYCLE  " "   -0.073              -0.073 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051597869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.357 " "Worst-case removal slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 SCOMP:inst\|IO_CYCLE  " "    0.357               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.780               0.000 clk_div:inst5\|clock_32Hz  " "    3.780               0.000 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051597876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -101.016 SCOMP:inst\|IO_CYCLE  " "   -1.403            -101.016 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -65.941 clk_div:inst5\|clock_100kHz  " "   -1.403             -65.941 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 clk_div:inst5\|clock_32Hz  " "   -1.403             -22.448 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.844               0.000 clock_50  " "    9.844               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.681               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.681               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051597889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051597889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638051597930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638051597999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638051601865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638051602267 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638051602322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.082 " "Worst-case setup slack is -9.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.082            -133.885 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.082            -133.885 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.157            -401.635 SCOMP:inst\|IO_CYCLE  " "   -7.157            -401.635 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.816            -162.036 clk_div:inst5\|clock_100kHz  " "   -4.816            -162.036 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.848            -110.226 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -3.848            -110.226 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516             -15.943 clk_div:inst5\|clock_32Hz  " "   -1.516             -15.943 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051602328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.799 " "Worst-case hold slack is -1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.799              -5.286 SCOMP:inst\|IO_CYCLE  " "   -1.799              -5.286 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.055 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -0.029              -0.055 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.239               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_div:inst5\|clock_100kHz  " "    0.306               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk_div:inst5\|clock_32Hz  " "    0.321               0.000 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051602352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.608 " "Worst-case recovery slack is -4.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.608             -73.098 clk_div:inst5\|clock_32Hz  " "   -4.608             -73.098 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 SCOMP:inst\|IO_CYCLE  " "    0.139               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051602367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.233 " "Worst-case removal slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 SCOMP:inst\|IO_CYCLE  " "    0.233               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.559               0.000 clk_div:inst5\|clock_32Hz  " "    3.559               0.000 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051602376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -101.016 SCOMP:inst\|IO_CYCLE  " "   -1.403            -101.016 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.403             -70.150 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -65.941 clk_div:inst5\|clock_100kHz  " "   -1.403             -65.941 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 clk_div:inst5\|clock_32Hz  " "   -1.403             -22.448 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857               0.000 clock_50  " "    9.857               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.700               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.700               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051602391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051602391 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638051602436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638051603029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638051603052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.337 " "Worst-case setup slack is -4.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.337             -60.052 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.337             -60.052 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225            -168.192 SCOMP:inst\|IO_CYCLE  " "   -3.225            -168.192 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662             -47.431 clk_div:inst5\|clock_100kHz  " "   -1.662             -47.431 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304             -29.973 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.304             -29.973 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.321 clk_div:inst5\|clock_32Hz  " "   -0.125              -0.321 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051603057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.201 " "Worst-case hold slack is -1.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201              -3.473 SCOMP:inst\|IO_CYCLE  " "   -1.201              -3.473 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.118 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -0.060              -0.118 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.136               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_div:inst5\|clock_100kHz  " "    0.148               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_div:inst5\|clock_32Hz  " "    0.152               0.000 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051603085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.874 " "Worst-case recovery slack is -1.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874             -29.639 clk_div:inst5\|clock_32Hz  " "   -1.874             -29.639 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 SCOMP:inst\|IO_CYCLE  " "    0.223               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051603102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.352 " "Worst-case removal slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 SCOMP:inst\|IO_CYCLE  " "    0.352               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 clk_div:inst5\|clock_32Hz  " "    1.402               0.000 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051603111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -72.212 SCOMP:inst\|IO_CYCLE  " "   -1.000             -72.212 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk  " "   -1.000             -50.000 I2C_INTERFACE:inst14\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 clk_div:inst5\|clock_100kHz  " "   -1.000             -47.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 clk_div:inst5\|clock_32Hz  " "   -1.000             -16.000 clk_div:inst5\|clock_32Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 clock_50  " "    9.532               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.712               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.712               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638051603127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638051603127 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638051605368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638051605371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638051605511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 17:20:05 2021 " "Processing ended: Sat Nov 27 17:20:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638051605511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638051605511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638051605511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638051605511 ""}
