{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462238113824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462238113830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 22:15:13 2016 " "Processing started: Mon May 02 22:15:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462238113830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462238113830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cont_lfsr -c Cont_lfsr " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cont_lfsr -c Cont_lfsr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462238113830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1462238114420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/facultad/9 semestre/fpga/proyectos/ffd/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /facultad/9 semestre/fpga/proyectos/ffd/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_sr-beh " "Found design unit 1: FFD_sr-beh" {  } { { "../FFD/ffd.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/FFD/ffd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462238134517 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_sr " "Found entity 1: FFD_sr" {  } { { "../FFD/ffd.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/FFD/ffd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462238134517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462238134517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_lfsr-beh " "Found design unit 1: cont_lfsr-beh" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/contador_lfsr/Cont_lfsr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462238134519 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_lfsr " "Found entity 1: cont_lfsr" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/contador_lfsr/Cont_lfsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462238134519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462238134519 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "Sal_cont Cont_lfsr.vhd(31) " "VHDL Interface Declaration error in Cont_lfsr.vhd(31): interface object \"Sal_cont\" of mode out cannot be read. Change object mode to buffer." {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/contador_lfsr/Cont_lfsr.vhd" 31 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1462238134567 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "data_int in Sal_cont out Cont_lfsr.vhd(31) " "VHDL error at Cont_lfsr.vhd(31): actual port \"Sal_cont\" of mode \"out\" cannot be associated with formal port \"data_int\" of mode \"in\"" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/contador_lfsr/Cont_lfsr.vhd" 31 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462238134574 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "Sal_cont Cont_lfsr.vhd(31) " "VHDL error at Cont_lfsr.vhd(31): can't read value of interface object \"Sal_cont\" of mode OUT" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/contador_lfsr/Cont_lfsr.vhd" 31 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1462238134574 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462238135394 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 22:15:35 2016 " "Processing ended: Mon May 02 22:15:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462238135394 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462238135394 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462238135394 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462238135394 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462238136387 ""}
