0.6
2018.3
Dec  6 2018
23:39:36
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.sim/sim_1/impl/timing/xsim/uart_top_tb_time_impl.v,1603731120,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_top_tb.v,,ff;glbl;ram_dp__sim_par;seven_seg;seven_seg_0;uart_rx_wrapper;uart_rxm_ex;uart_top;uart_tx_wrapper;uart_txm_ex,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_ex_tb.v,1602732959,verilog,,,,uart_rx_ex_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_wrapper_tb.v,1602724164,verilog,,,,uart_rx_wrapper_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_top_tb.v,1603304332,verilog,,,,uart_top_tb,,,,,,,,
