ğŸ‘‹ Hi, Iâ€™m @palathingal

ğŸ‘€ Iâ€™m interested in ASIC and FPGA design, post-silicon validation, and low-level hardware-software integration, including DMA driver development and Linux kernel programming.

ğŸŒ± Iâ€™m currently learning advanced techniques in ASIC design with Skywater 130 PDK using OpenRoad, and working with RISC-V ISA-based processors and FPGA interfaces.

ğŸ’ï¸ Iâ€™m looking to collaborate on open-source EDA tools, FPGA validation frameworks, and efficient neural network implementations for hardware.

ğŸ“« How to reach me: https://www.linkedin.com/in/jenishjustin

âš¡ Fun fact: I'm fascinated by the intersection of hardware design and machine learning and am working on scaling neural network weights for ASIC integration.
