/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = celloutsig_0_34z ? celloutsig_0_15z : celloutsig_0_0z;
  assign celloutsig_1_12z = celloutsig_1_8z[0] ? celloutsig_1_0z : in_data[167];
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z[3] | celloutsig_1_3z) & celloutsig_1_1z[13]);
  assign celloutsig_0_1z = ~((in_data[81] | celloutsig_0_0z) & in_data[53]);
  assign celloutsig_0_0z = in_data[3] | in_data[8];
  reg [3:0] _08_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 4'h0;
    else _08_ <= { in_data[81:79], celloutsig_0_3z };
  assign _00_[3:0] = _08_;
  reg [5:0] _09_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 6'h00;
    else _09_ <= { celloutsig_1_8z[3:0], celloutsig_1_3z, celloutsig_1_18z };
  assign out_data[101:96] = _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_8z[5:0], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_1_16z = celloutsig_1_6z[18:6] >= { celloutsig_1_11z[6:1], celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[31:28], celloutsig_0_8z, _00_[3:0], celloutsig_0_3z } >= { in_data[86:78], celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } >= { celloutsig_0_10z[5:3], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[190:189], celloutsig_1_1z, celloutsig_1_0z } > { celloutsig_1_2z[5:4], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z[6:1], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_16z } > { celloutsig_1_11z[1], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_5z = ! { in_data[183:181], celloutsig_1_4z };
  assign celloutsig_1_7z = ! celloutsig_1_1z[19:0];
  assign celloutsig_0_13z = ! celloutsig_0_10z[21:18];
  assign celloutsig_0_34z = { _01_[5:0], celloutsig_0_5z } != celloutsig_0_8z[13:7];
  assign celloutsig_0_3z = { in_data[88:85], celloutsig_0_2z } != { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[76:37], celloutsig_0_5z, _00_[3:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z } != in_data[57:10];
  assign celloutsig_1_14z = - { celloutsig_1_1z[13:5], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[81:80], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } !== in_data[35:31];
  assign celloutsig_0_51z = & { celloutsig_0_12z[3:1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_9z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[59:58] };
  assign celloutsig_0_2z = in_data[64] & celloutsig_0_1z;
  assign celloutsig_0_12z = { _00_[3:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z } << { in_data[94:88], celloutsig_0_9z };
  assign celloutsig_1_11z = { celloutsig_1_8z[8:5], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z } - celloutsig_1_8z[8:2];
  assign celloutsig_1_15z = celloutsig_1_8z[10:5] - celloutsig_1_14z[10:5];
  assign celloutsig_0_8z = { in_data[44:40], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, _00_[3:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } - { in_data[60:50], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[158:137] ~^ { in_data[130:111], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[82:60] ~^ { in_data[89:68], celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[108:102] ^ celloutsig_1_1z[8:2];
  assign celloutsig_1_6z = { in_data[171:152], celloutsig_1_5z } ^ { in_data[159:141], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_1z[19:8] ^ { celloutsig_1_1z[18:15], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_0z = ~((in_data[131] & in_data[127]) | (in_data[132] & in_data[131]));
  assign celloutsig_1_9z = ~((in_data[191] & celloutsig_1_7z) | (celloutsig_1_4z & in_data[173]));
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
