Dimostrazione dei Gates:
[7,6,0,[Clock(0,0,0,2,2), Clock(2,0,0,3,3), Clock(4,0,0,2,2), Clock(6,0,0,3,3), Wire(0,1,0), Gate<AND>(1,1,0,8), Wire(2,1,0), Gate<OR>(3,1,0,14), Wire(4,1,0), Gate<NAND>(5,1,0,7), Wire(6,1,0), Output(1,2,0), Output(3,2,0), Output(5,2,0), Clock(0,3,0,2,2), Clock(2,3,0,3,3), Clock(4,3,0,2,2),Clock(6,3,0,3,3), Wire(0,4,0), Gate<NOR>(1,4,0,1), Wire(2,4,0), Gate<XOR>(3,4,0,6), Wire(4,4,0), Gate<XNOR>(5,4,0,9), Wire(6,4,0), Output(1,5,0), Output(3,5,0), Output(5,5,0)]]

Simulazione di un Gate NOR usando solo Gate NAND:
[10,10,0,[Input(0,0,1), Clock(4,0,0,3,3), FlipFlop(0,1,0), Inverter(4,1,0), Wire(6,1,0), Wire(7,1,0), Wire(0,2,0), Wire(1,2,0), Gate<NOR>(2,2,0,1), Wire(3,2,0), Wire(4,2,0), Wire(5,2,0), Wire(6,2,0), Gate<NAND>(7,2,0,7), Wire(0,3,0), Output(2,3,0), Wire(7,3,0), Wire(0,4,0), Wire(5,4,0), Wire(6,4,0), Wire(7,4,0), Wire(0,5,0), Gate<NAND>(1,5,0,7), Wire(2,5,0), Wire(3,5,0), Wire(4,5,0), Gate<NAND>(5,5,0,7), Wire(0,6,0), Wire(1,6,0), Wire(5,6,0), Gate<NAND>(6,6,0,7), Output(7,6,0), Wire(5,7,0), Wire(6,7,0)]]

Gates:
AND: 4
OR: 2,3,4
NAND: 1,2,3
NOR: 1
XOR: 2,3
XNOR: 1,4
