git clone --depth 1 --no-tags https://github.com/Asfagus/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232958017
git clone --depth 1 --no-tags https://github.com/16oh4/MultiplyAccumulateASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232677603
git clone --depth 1 --no-tags https://github.com/wisdom1972/Trion-FPGA-connect-Raspberry-Pi-or-Banana-Pi-GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234539744
git clone --depth 1 --no-tags https://github.com/BryanLu96/Verilog_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237730974
git clone --depth 1 --no-tags https://github.com/oakayasaroglu/Color-Matching-Game-on-FPGA-4-square-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235034980
git clone --depth 1 --no-tags https://github.com/Rafajel29/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233808236
git clone --depth 1 --no-tags https://github.com/kyle-p-may/cs552-modelsim-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236365345
git clone --depth 1 --no-tags https://github.com/sophiewu7/ECE241-Final-Project---NS-Shaft-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234430742
git clone --depth 1 --no-tags https://github.com/ChristopherChou/CPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233580033
git clone --depth 1 --no-tags https://github.com/fahim1377/pipeline_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236562842
git clone --depth 1 --no-tags https://github.com/yxd97/PipeIntMul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237826373
git clone --depth 1 --no-tags https://github.com/fshahinfar1/doodle_jump_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237808913
git clone --depth 1 --no-tags https://github.com/Foolock/SystolicArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238255316
git clone --depth 1 --no-tags https://github.com/eugeniodias5/Oscilloscope-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238343781
git clone --depth 1 --no-tags https://github.com/ser-gik/rtl-reusables.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235034330
git clone --depth 1 --no-tags https://github.com/16oh4/ModularCarryLookAheadAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232681225
git clone --depth 1 --no-tags https://github.com/allenzhong2015/8x8-sequential-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238597764
git clone --depth 1 --no-tags https://github.com/taylover2016/GPS-Receiver-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233401983
git clone --depth 1 --no-tags https://github.com/hamuel89/Matrix-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235155353
git clone --depth 1 --no-tags https://github.com/neurorulez/Arcade-Ultratank_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236493410
git clone --depth 1 --no-tags https://github.com/junqi-ma/ehourglass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233833339
git clone --depth 1 --no-tags https://github.com/JIVESH2212/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232048161
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work03-smulacion-ov7670-grupo-07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235581073
git clone --depth 1 --no-tags https://github.com/FuusenKazura/Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232584636
git clone --depth 1 --no-tags https://github.com/dumbrido/gcd-Verilog-vivado-More-phase-loss-method.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232764867
git clone --depth 1 --no-tags https://github.com/GreenBeard/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232440311
git clone --depth 1 --no-tags https://github.com/VardhanYash/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233706101
git clone --depth 1 --no-tags https://github.com/keyttu/HPCA-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233513380
git clone --depth 1 --no-tags https://github.com/EstaticShark/Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233942716
git clone --depth 1 --no-tags https://github.com/tlnguyen4/punc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232713610
git clone --depth 1 --no-tags https://github.com/ljmyouziUSC/GPGPU_DR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237524237
git clone --depth 1 --no-tags https://github.com/chrislentini1/CompArchMafia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238717982
git clone --depth 1 --no-tags https://github.com/hsg027/FPGA-design-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236387883
git clone --depth 1 --no-tags https://github.com/danielpoochai/DICD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236311485
git clone --depth 1 --no-tags https://github.com/adambujak/3TB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236343794
git clone --depth 1 --no-tags https://github.com/UCI-Neural-Accelerator/convolver_complex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236865465
git clone --depth 1 --no-tags https://github.com/emmaclkasper/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237030213
git clone --depth 1 --no-tags https://github.com/Anjali5122/CSC258_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238067084
git clone --depth 1 --no-tags https://github.com/jiayilee97/EE2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237980639
git clone --depth 1 --no-tags https://github.com/danielpoochai/Computer-Architechture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234953423
git clone --depth 1 --no-tags https://github.com/bobcheng15/DSD_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235534201
git clone --depth 1 --no-tags https://github.com/MayankkumarTank/16-bit-Microprocessor-without-interlocked-pipeline-stages-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237615582
git clone --depth 1 --no-tags https://github.com/fukaldev/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235733548
git clone --depth 1 --no-tags https://github.com/agamez2017/ECEN-350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238367659
git clone --depth 1 --no-tags https://github.com/naveen1000/synth_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238456271
git clone --depth 1 --no-tags https://github.com/mengstr/vuart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238652552
git clone --depth 1 --no-tags https://github.com/ErichWanzek2/Verilog_Parity_Checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232186576
git clone --depth 1 --no-tags https://github.com/trc1998428/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232062478
git clone --depth 1 --no-tags https://github.com/moezelahi/COMPUTER-ORGANIZATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233248093
git clone --depth 1 --no-tags https://github.com/okesseko/FPGA-Games-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232567327
git clone --depth 1 --no-tags https://github.com/Akmalhakimteo/50.002-Computational-Structures-Maze-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233797138
git clone --depth 1 --no-tags https://github.com/elutow/ee469-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233998749
git clone --depth 1 --no-tags https://github.com/kawaharasouta/FPGA_exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234136817
git clone --depth 1 --no-tags https://github.com/davidweitzenfeld/verifrogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237834757
git clone --depth 1 --no-tags https://github.com/AndreyGra/PMU-FYP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237573871
git clone --depth 1 --no-tags https://github.com/pragya77/Direct-mapped-cache-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237108007
git clone --depth 1 --no-tags https://github.com/Shami40040/lab2-task3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236904261
git clone --depth 1 --no-tags https://github.com/ChaoGlenXu/Verilog-coding-work-using-the-ARM-chip-DE1-SoC-Intel-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235668089
git clone --depth 1 --no-tags https://github.com/fthkoc/VerilogHDL-Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236142258
git clone --depth 1 --no-tags https://github.com/yaminshweyee/CECS-361.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236281921
git clone --depth 1 --no-tags https://github.com/bman12three4/DE0-SDRAM-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236238558
git clone --depth 1 --no-tags https://github.com/ChaoGlenXu/ECE243-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237120456
git clone --depth 1 --no-tags https://github.com/albydnc/CosmicDAQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237053166
git clone --depth 1 --no-tags https://github.com/gweinrod/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237464395
git clone --depth 1 --no-tags https://github.com/AESOPLITE/AL-Tracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236059322
git clone --depth 1 --no-tags https://github.com/brendon-ng/UCLA-CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232422556
git clone --depth 1 --no-tags https://github.com/dl605117/EE-469-Computer-Arch-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238799608
git clone --depth 1 --no-tags https://github.com/xstater/XSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238179455
git clone --depth 1 --no-tags https://github.com/ChristopherChou/ComputerConstructure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233616548
git clone --depth 1 --no-tags https://github.com/adisaw/Coa-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234136834
git clone --depth 1 --no-tags https://github.com/ngocdangkhoa102/RISCV_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233416184
git clone --depth 1 --no-tags https://github.com/pane1/Image-Decompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235023165
git clone --depth 1 --no-tags https://github.com/zhixian001/SNU430.322-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232127339
git clone --depth 1 --no-tags https://github.com/Samuel787/EE2026-Sound-Visualizer-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235512611
git clone --depth 1 --no-tags https://github.com/nobumacsuzuki/DE0CV_LEDBlink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235206772
git clone --depth 1 --no-tags https://github.com/codeturtle00/pedestrian-stomper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234492762
git clone --depth 1 --no-tags https://github.com/dhirajkudva/ECEN-651.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236344911
git clone --depth 1 --no-tags https://github.com/naveen1000/simple_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236319861
git clone --depth 1 --no-tags https://github.com/bcrandall/ECE_310_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237067806
git clone --depth 1 --no-tags https://github.com/amridris/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234671617
git clone --depth 1 --no-tags https://github.com/matheusac18/ProcessadorAOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232654086
git clone --depth 1 --no-tags https://github.com/fukaldev/32-Bit-Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235733087
git clone --depth 1 --no-tags https://github.com/PrateekshaRaikar/sifive-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232295256
git clone --depth 1 --no-tags https://github.com/hestia0312/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232307779
git clone --depth 1 --no-tags https://github.com/omkarpai/Verilog-samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232597009
git clone --depth 1 --no-tags https://github.com/alexcherekdjian/coen122-Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233294605
git clone --depth 1 --no-tags https://github.com/sylvester1001/Key.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233234736
git clone --depth 1 --no-tags https://github.com/jessicacarneiro/16-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233463707
git clone --depth 1 --no-tags https://github.com/caiopiccirillo/Spiking-Neural-Network-Encoder-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232698738
git clone --depth 1 --no-tags https://github.com/angela604418/FPGA_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232988635
git clone --depth 1 --no-tags https://github.com/cousinben6/Simplified-Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232017584
git clone --depth 1 --no-tags https://github.com/nexsensor/attila-shader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231931801
git clone --depth 1 --no-tags https://github.com/evantknight/ELEC5200_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234697347
git clone --depth 1 --no-tags https://github.com/sofiadsg/circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234593316
git clone --depth 1 --no-tags https://github.com/joshuaandersonj/ECEN-350-Lab-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237570507
git clone --depth 1 --no-tags https://github.com/hyperpicc/FPGA_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237888392
git clone --depth 1 --no-tags https://github.com/a77Civit/ADDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233774674
git clone --depth 1 --no-tags https://github.com/elutow/ee469-labs-starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238155533
git clone --depth 1 --no-tags https://github.com/sciguy16/iCEblink40-LP1K-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236291274
