{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751078706845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751078706850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 22:45:06 2025 " "Processing started: Fri Jun 27 22:45:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751078706850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078706850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078706851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751078707295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751078707295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/toplvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/toplvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplvl-rtl " "Found design unit 1: toplvl-rtl" {  } { { "../RTL/toplvl.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714958 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplvl " "Found entity 1: toplvl" {  } { { "../RTL/toplvl.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../RTL/datapath.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714961 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-rtl " "Found design unit 1: RegFile-rtl" {  } { { "../RTL/RegFile.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714964 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../RTL/RegFile.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-rtl " "Found design unit 1: ALU_control-rtl" {  } { { "../RTL/ALU_control.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../RTL/ALU_control.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "../RTL/control.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714971 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../RTL/control.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "../RTL/controlLogicUnit.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/controlLogicUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714975 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "../RTL/controlLogicUnit.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMem-rtl " "Found design unit 1: dataMem-rtl" {  } { { "../RTL/dataMem.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714978 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "../RTL/dataMem.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/instructionmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/instructionmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "../RTL/instructionMem.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/instructionMem.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714982 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../RTL/instructionMem.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/instructionMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/onebitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitALU-structural " "Found design unit 1: oneBitALU-structural" {  } { { "../RTL/oneBitALU.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714985 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitALU " "Found entity 1: oneBitALU" {  } { { "../RTL/oneBitALU.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/onebitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdderSubtractor-rtl " "Found design unit 1: oneBitAdderSubtractor-rtl" {  } { { "../RTL/oneBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714988 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdderSubtractor " "Found entity 1: oneBitAdderSubtractor" {  } { { "../RTL/oneBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRegister-rtl " "Found design unit 1: nBitRegister-rtl" {  } { { "../RTL/nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714992 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "../RTL/nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitmux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux81-structural " "Found design unit 1: nbitmux81-structural" {  } { { "../RTL/nbitmux81.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714995 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux81 " "Found entity 1: nbitmux81" {  } { { "../RTL/nbitmux81.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitmux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux41-structural " "Found design unit 1: nbitmux41-structural" {  } { { "../RTL/nbitmux41.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714999 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux41 " "Found entity 1: nbitmux41" {  } { { "../RTL/nbitmux41.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078714999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078714999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitmux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux21-structural " "Found design unit 1: nbitmux21-structural" {  } { { "../RTL/nbitmux21.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715003 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux21 " "Found entity 1: nbitmux21" {  } { { "../RTL/nbitmux21.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078715003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdderSubtractor-rtl " "Found design unit 1: nBitAdderSubtractor-rtl" {  } { { "../RTL/nBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715006 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdderSubtractor " "Found entity 1: nBitAdderSubtractor" {  } { { "../RTL/nBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078715006 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 ../RTL/mux41.vhd " "Entity \"mux41\" obtained from \"../RTL/mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../RTL/mux41.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1751078715009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-structural " "Found design unit 1: mux41-structural" {  } { { "../RTL/mux41.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "../RTL/mux41.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078715009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-structural " "Found design unit 1: mux21-structural" {  } { { "../RTL/mux21.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../RTL/mux21.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078715012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "../RTL/enardFF_2.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715015 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "../RTL/enardFF_2.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078715015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/decoder38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/decoder38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder38-rtl " "Found design unit 1: decoder38-rtl" {  } { { "../RTL/decoder38.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715018 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder38 " "Found entity 1: decoder38" {  } { { "../RTL/decoder38.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078715018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arnav/desktop/single-cycle-mips/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../RTL/ALU.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715022 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../RTL/ALU.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751078715022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078715022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplvl " "Elaborating entity \"toplvl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751078715069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_unit " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_unit\"" {  } { { "../RTL/toplvl.vhd" "datapath_unit" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister datapath:datapath_unit\|nBitRegister:pcReg " "Elaborating entity \"nBitRegister\" for hierarchy \"datapath:datapath_unit\|nBitRegister:pcReg\"" {  } { { "../RTL/datapath.vhd" "pcReg" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "../RTL/nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751078715118 "|toplvl|datapath:datapath_unit|nBitRegister:pcReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 datapath:datapath_unit\|nBitRegister:pcReg\|enARdFF_2:\\reg_n_bits:0:b " "Elaborating entity \"enARdFF_2\" for hierarchy \"datapath:datapath_unit\|nBitRegister:pcReg\|enARdFF_2:\\reg_n_bits:0:b\"" {  } { { "../RTL/nbitregister.vhd" "\\reg_n_bits:0:b" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory datapath:datapath_unit\|instruction_memory:instruction_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"datapath:datapath_unit\|instruction_memory:instruction_mem\"" {  } { { "../RTL/datapath.vhd" "instruction_mem" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor datapath:datapath_unit\|nBitAdderSubtractor:pcAdd " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"datapath:datapath_unit\|nBitAdderSubtractor:pcAdd\"" {  } { { "../RTL/datapath.vhd" "pcAdd" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdderSubtractor datapath:datapath_unit\|nBitAdderSubtractor:pcAdd\|oneBitAdderSubtractor:add_0 " "Elaborating entity \"oneBitAdderSubtractor\" for hierarchy \"datapath:datapath_unit\|nBitAdderSubtractor:pcAdd\|oneBitAdderSubtractor:add_0\"" {  } { { "../RTL/nBitAdderSubtractor.vhd" "add_0" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux21 datapath:datapath_unit\|nbitmux21:branchMux " "Elaborating entity \"nbitmux21\" for hierarchy \"datapath:datapath_unit\|nbitmux21:branchMux\"" {  } { { "../RTL/datapath.vhd" "branchMux" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 datapath:datapath_unit\|nbitmux21:branchMux\|mux21:\\muxloop:0:mux_n " "Elaborating entity \"mux21\" for hierarchy \"datapath:datapath_unit\|nbitmux21:branchMux\|mux21:\\muxloop:0:mux_n\"" {  } { { "../RTL/nbitmux21.vhd" "\\muxloop:0:mux_n" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux21 datapath:datapath_unit\|nbitmux21:writeReg_mux " "Elaborating entity \"nbitmux21\" for hierarchy \"datapath:datapath_unit\|nbitmux21:writeReg_mux\"" {  } { { "../RTL/datapath.vhd" "writeReg_mux" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile datapath:datapath_unit\|RegFile:reg_file " "Elaborating entity \"RegFile\" for hierarchy \"datapath:datapath_unit\|RegFile:reg_file\"" {  } { { "../RTL/datapath.vhd" "reg_file" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder38 datapath:datapath_unit\|RegFile:reg_file\|decoder38:decoder " "Elaborating entity \"decoder38\" for hierarchy \"datapath:datapath_unit\|RegFile:reg_file\|decoder38:decoder\"" {  } { { "../RTL/RegFile.vhd" "decoder" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux81 datapath:datapath_unit\|RegFile:reg_file\|nbitmux81:read_mux1 " "Elaborating entity \"nbitmux81\" for hierarchy \"datapath:datapath_unit\|RegFile:reg_file\|nbitmux81:read_mux1\"" {  } { { "../RTL/RegFile.vhd" "read_mux1" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitmux41 datapath:datapath_unit\|RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1 " "Elaborating entity \"nbitmux41\" for hierarchy \"datapath:datapath_unit\|RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1\"" {  } { { "../RTL/nbitmux81.vhd" "mux1" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 datapath:datapath_unit\|RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1\|mux41:\\muxloop:0:mux_n " "Elaborating entity \"mux41\" for hierarchy \"datapath:datapath_unit\|RegFile:reg_file\|nbitmux81:read_mux1\|nbitmux41:mux1\|mux41:\\muxloop:0:mux_n\"" {  } { { "../RTL/nbitmux41.vhd" "\\muxloop:0:mux_n" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078715877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath_unit\|ALU:mips_alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath_unit\|ALU:mips_alu\"" {  } { { "../RTL/datapath.vhd" "mips_alu" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078717127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitALU datapath:datapath_unit\|ALU:mips_alu\|oneBitALU:ALU_LSB " "Elaborating entity \"oneBitALU\" for hierarchy \"datapath:datapath_unit\|ALU:mips_alu\|oneBitALU:ALU_LSB\"" {  } { { "../RTL/ALU.vhd" "ALU_LSB" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078717133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem datapath:datapath_unit\|dataMem:data_mem " "Elaborating entity \"dataMem\" for hierarchy \"datapath:datapath_unit\|dataMem:data_mem\"" {  } { { "../RTL/datapath.vhd" "data_mem" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/datapath.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078717411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "../RTL/toplvl.vhd" "control_unit" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078717425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogicUnit control:control_unit\|controlLogicUnit:control_unit " "Elaborating entity \"controlLogicUnit\" for hierarchy \"control:control_unit\|controlLogicUnit:control_unit\"" {  } { { "../RTL/control.vhd" "control_unit" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078717427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control control:control_unit\|ALU_control:alu_control_path " "Elaborating entity \"ALU_control\" for hierarchy \"control:control_unit\|ALU_control:alu_control_path\"" {  } { { "../RTL/control.vhd" "alu_control_path" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/control.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078717431 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_unit\|dataMem:data_mem\|mem " "RAM logic \"datapath:datapath_unit\|dataMem:data_mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../RTL/dataMem.vhd" "mem" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/dataMem.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1751078718137 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1751078718137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751078728776 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751078732353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751078733121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751078733121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14694 " "Implemented 14694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751078733788 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751078733788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14657 " "Implemented 14657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751078733788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751078733788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751078733822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 22:45:33 2025 " "Processing ended: Fri Jun 27 22:45:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751078733822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751078733822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751078733822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751078733822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1751078735002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751078735007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 22:45:34 2025 " "Processing started: Fri Jun 27 22:45:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751078735007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1751078735007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1751078735007 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1751078735140 ""}
{ "Info" "0" "" "Project  = SingleCycleMIPS" {  } {  } 0 0 "Project  = SingleCycleMIPS" 0 0 "Fitter" 0 0 1751078735140 ""}
{ "Info" "0" "" "Revision = SingleCycleMIPS" {  } {  } 0 0 "Revision = SingleCycleMIPS" 0 0 "Fitter" 0 0 1751078735140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751078735285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751078735285 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleMIPS EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleMIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1751078735336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751078735375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751078735375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751078735705 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751078735725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751078736037 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751078736037 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 16494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751078736070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 16496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751078736070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 16498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751078736070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 16500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751078736070 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 16502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751078736070 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1751078736070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1751078736080 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751078738136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleMIPS.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleMIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751078738817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751078738819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1751078738970 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1751078738971 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1751078738973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751078739913 ""}  } { { "../RTL/toplvl.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 16488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751078739913 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751078739913 ""}  } { { "../RTL/toplvl.vhd" "" { Text "C:/Users/arnav/Desktop/Single-Cycle-MIPS/RTL/toplvl.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 0 { 0 ""} 0 16489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751078739913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1751078740770 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751078740791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751078740792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751078740815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751078740854 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1751078740901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1751078740901 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1751078740923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1751078740931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1751078740951 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751078740951 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 3 32 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 3 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751078740967 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751078740967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751078740967 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751078740967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751078740967 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751078740967 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751078742389 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751078742410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751078744768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751078746943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751078747079 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751078771389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751078771389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751078772654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "70 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 70% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 70% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751078782206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751078782206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751078990525 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751078990525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:35 " "Fitter routing operations ending: elapsed time is 00:03:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751078990537 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.58 " "Total time spent on timing analysis during the Fitter is 10.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751078991085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751078991189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751078992450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751078992456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751078993649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751078996494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/output_files/SingleCycleMIPS.fit.smsg " "Generated suppressed messages file C:/Users/arnav/Desktop/Single-Cycle-MIPS/Project/output_files/SingleCycleMIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751079000451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6913 " "Peak virtual memory: 6913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751079002185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 22:50:02 2025 " "Processing ended: Fri Jun 27 22:50:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751079002185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:28 " "Elapsed time: 00:04:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751079002185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:56 " "Total CPU time (on all processors): 00:04:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751079002185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751079002185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1751079003332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751079003338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 22:50:03 2025 " "Processing started: Fri Jun 27 22:50:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751079003338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751079003338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751079003338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751079003818 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751079006431 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751079006522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751079006832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 22:50:06 2025 " "Processing ended: Fri Jun 27 22:50:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751079006832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751079006832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751079006832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751079006832 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1751079007468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1751079008008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751079008015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 22:50:07 2025 " "Processing started: Fri Jun 27 22:50:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751079008015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751079008015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleMIPS -c SingleCycleMIPS " "Command: quartus_sta SingleCycleMIPS -c SingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751079008015 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751079008166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751079008592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751079008592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079008630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079008630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleMIPS.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleMIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751079009352 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079009353 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751079009387 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751079009387 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1751079009460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751079009460 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751079009464 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1751079009478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1751079011559 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1751079011559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.482 " "Worst-case setup slack is -28.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.482         -193421.719 clk  " "  -28.482         -193421.719 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079011561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079011619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751079011623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751079011627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -10745.600 clk  " "   -3.000          -10745.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079011635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079011635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1751079011826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751079011865 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751079012846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751079013198 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1751079013389 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1751079013389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.258 " "Worst-case setup slack is -26.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.258         -177989.585 clk  " "  -26.258         -177989.585 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079013390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079013459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751079013459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751079013459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -10745.600 clk  " "   -3.000          -10745.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079013477 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1751079013663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751079013906 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1751079013959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1751079013959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.523 " "Worst-case setup slack is -13.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.523          -90508.536 clk  " "  -13.523          -90508.536 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079013959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079013959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079014012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079014012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079014012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079014012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751079014017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751079014019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079014027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079014027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8906.227 clk  " "   -3.000           -8906.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751079014027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751079014027 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751079014503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751079014503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751079014623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 22:50:14 2025 " "Processing ended: Fri Jun 27 22:50:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751079014623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751079014623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751079014623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751079014623 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751079015307 ""}
