FIRRTL version 1.2.0
circuit FormalSimpleTest :
  module FormalSimple :
    input clock : Clock
    input reset : UInt<1>
    input io_a : UInt<8> @[src/main/scala/formal.scala 4:14]
    input io_b : UInt<8> @[src/main/scala/formal.scala 4:14]
    output io_y : UInt<8> @[src/main/scala/formal.scala 4:14]

    node _io_y_T = and(io_a, io_b) @[src/main/scala/formal.scala 10:16]
    io_y <= _io_y_T @[src/main/scala/formal.scala 10:8]

  module FormalSimpleTest :
    input clock : Clock
    input reset : UInt<1>
    input a : UInt<8> @[src/test/scala/FormalTest.scala 8:13]
    input b : UInt<8> @[src/test/scala/FormalTest.scala 9:13]

    inst m of FormalSimple @[src/test/scala/FormalTest.scala 11:17]
    node _T = bits(a, 0, 0) @[src/test/scala/FormalTest.scala 17:12]
    node _T_1 = bits(b, 0, 0) @[src/test/scala/FormalTest.scala 17:20]
    node _T_2 = and(_T, _T_1) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_0 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node _T_3 = bits(a, 1, 1) @[src/test/scala/FormalTest.scala 17:12]
    node _T_4 = bits(b, 1, 1) @[src/test/scala/FormalTest.scala 17:20]
    node _T_5 = and(_T_3, _T_4) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_1 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node _T_6 = bits(a, 2, 2) @[src/test/scala/FormalTest.scala 17:12]
    node _T_7 = bits(b, 2, 2) @[src/test/scala/FormalTest.scala 17:20]
    node _T_8 = and(_T_6, _T_7) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_2 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node _T_9 = bits(a, 3, 3) @[src/test/scala/FormalTest.scala 17:12]
    node _T_10 = bits(b, 3, 3) @[src/test/scala/FormalTest.scala 17:20]
    node _T_11 = and(_T_9, _T_10) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_3 = mux(_T_11, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node _T_12 = bits(a, 4, 4) @[src/test/scala/FormalTest.scala 17:12]
    node _T_13 = bits(b, 4, 4) @[src/test/scala/FormalTest.scala 17:20]
    node _T_14 = and(_T_12, _T_13) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_4 = mux(_T_14, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node _T_15 = bits(a, 5, 5) @[src/test/scala/FormalTest.scala 17:12]
    node _T_16 = bits(b, 5, 5) @[src/test/scala/FormalTest.scala 17:20]
    node _T_17 = and(_T_15, _T_16) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_5 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node _T_18 = bits(a, 6, 6) @[src/test/scala/FormalTest.scala 17:12]
    node _T_19 = bits(b, 6, 6) @[src/test/scala/FormalTest.scala 17:20]
    node _T_20 = and(_T_18, _T_19) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_6 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node _T_21 = bits(a, 7, 7) @[src/test/scala/FormalTest.scala 17:12]
    node _T_22 = bits(b, 7, 7) @[src/test/scala/FormalTest.scala 17:20]
    node _T_23 = and(_T_21, _T_22) @[src/test/scala/FormalTest.scala 17:16]
    node _GEN_7 = mux(_T_23, UInt<1>("h1"), UInt<1>("h0")) @[src/test/scala/FormalTest.scala 17:25 18:17 15:23]
    node result_1 = _GEN_1 @[src/test/scala/FormalTest.scala 15:23]
    node result_0 = _GEN_0 @[src/test/scala/FormalTest.scala 15:23]
    node resUInt_lo_lo = cat(result_1, result_0) @[src/test/scala/FormalTest.scala 22:24]
    node result_3 = _GEN_3 @[src/test/scala/FormalTest.scala 15:23]
    node result_2 = _GEN_2 @[src/test/scala/FormalTest.scala 15:23]
    node resUInt_lo_hi = cat(result_3, result_2) @[src/test/scala/FormalTest.scala 22:24]
    node resUInt_lo = cat(resUInt_lo_hi, resUInt_lo_lo) @[src/test/scala/FormalTest.scala 22:24]
    node result_5 = _GEN_5 @[src/test/scala/FormalTest.scala 15:23]
    node result_4 = _GEN_4 @[src/test/scala/FormalTest.scala 15:23]
    node resUInt_hi_lo = cat(result_5, result_4) @[src/test/scala/FormalTest.scala 22:24]
    node result_7 = _GEN_7 @[src/test/scala/FormalTest.scala 15:23]
    node result_6 = _GEN_6 @[src/test/scala/FormalTest.scala 15:23]
    node resUInt_hi_hi = cat(result_7, result_6) @[src/test/scala/FormalTest.scala 22:24]
    node resUInt_hi = cat(resUInt_hi_hi, resUInt_hi_lo) @[src/test/scala/FormalTest.scala 22:24]
    node resUInt = cat(resUInt_hi, resUInt_lo) @[src/test/scala/FormalTest.scala 22:24]
    node _T_24 = eq(m.io_y, resUInt) @[src/test/scala/FormalTest.scala 24:17]
    node _T_25 = eq(reset, UInt<1>("h0")) @[src/test/scala/FormalTest.scala 24:9]
    node _T_26 = eq(_T_24, UInt<1>("h0")) @[src/test/scala/FormalTest.scala 24:9]
    m.clock <= clock
    m.reset <= reset
    m.io_a <= a @[src/test/scala/FormalTest.scala 12:10]
    m.io_b <= b @[src/test/scala/FormalTest.scala 13:10]
    printf(clock, and(and(and(UInt<1>("h1"), _T_25), _T_26), UInt<1>("h1")), "Assertion failed\n    at FormalTest.scala:24 assert(m.io.y === resUInt)\n") : printf @[src/test/scala/FormalTest.scala 24:9]
    assert(clock, _T_24, and(and(UInt<1>("h1"), _T_25), UInt<1>("h1")), "") : assert @[src/test/scala/FormalTest.scala 24:9]
