{title:'Witte et al. (§72010§r)', author: 'Ernst Martin Witte; Filippo Borlenghi; Gerd Ascheid; Rainer Leupers; Heinrich Meyr', display:{Lore:['[{"text": "arXiv:0910.3427", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Scalable VLSI Architecture for Soft-Input Soft-Output Depth-First Sphere Decoding\\u00a7r\\n\\n\\u00a78\\u00a7oErnst Martin Witte\\nFilippo Borlenghi\\nGerd Ascheid\\nRainer Leupers\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0910.3427\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSII.2010.2056014\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Circuits and Systems-Part II: Express Briefs,\\n  vol. 57, no. 9, pp. 706-710, Sep 2010\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 7 Jun 2010 16:47:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for IEEE Transactions on Circuits and Systems II Express Briefs, May 2010. This draft from April 2010 will not be updated any more. Please refer to IEEE Xplore for the final version. *) The final publication "}','{"text": "will appear with the modified title \\"A Scalable VLSI Architecture for Soft-Input Soft-OutputSingle Tree-Search Sphere Decoding\\"\\u00a7r"}']}
{title:'M. et al. (§72010§r)', author: 'Vaidehi. M.; T. R. Gopalakrishnan Nair', display:{Lore:['[{"text": "arXiv:1001.3716", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Multicore Processor based Real-Time System for Automobile management application\\u00a7r\\n\\n\\u00a78\\u00a7oVaidehi. M.\\nT. R. Gopalakrishnan Nair\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1001.3716\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jan 2010 04:34:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 4 figures\\u00a7r"}']}
{title:'Nair et al. (§72010§r)', author: 'T. R. Gopalakrishnan Nair; R. Selva rani; H. K. Krutthika', display:{Lore:['[{"text": "arXiv:1001.3781", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Architectural Approach for Decoding and Distributing Functions in FPUs in a Functional Processor System\\u00a7r\\n\\n\\u00a78\\u00a7oT. R. Gopalakrishnan Nair\\nR. Selva rani\\nH. K. Krutthika\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1001.3781\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jan 2010 11:31:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 5 figures\\u00a7r"}']}
{title:'Angermeier et al. (§72010§r)', author: 'Josef Angermeier; Sandor P. Fekete; Tom Kamphans; Nils Schweer; Juergen Teich', display:{Lore:['[{"text": "arXiv:1001.4493", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaintaining Virtual Areas on FPGAs using Strip Packing with Delays\\u00a7r\\n\\n\\u00a78\\u00a7oJosef Angermeier\\nSandor P. Fekete\\nTom Kamphans\\nNils Schweer\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1001.4493\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Jan 2010 17:36:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 10 figures, 1 table, Latex, to appear in 17th Reconfigurable Architectures Workshop (RAW 2010)\\u00a7r"}']}
{title:'Martina et al. (§72010§r)', author: 'Maurizio Martina; Guido Masera', display:{Lore:['[{"text": "arXiv:1001.4694", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVLSI Architectures for WIMAX Channel Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oMaurizio Martina\\nGuido Masera\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1001.4694\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 26 Jan 2010 14:11:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the book \\"WIMAX, New Developments\\", M. Upena, D. Dalal, Y. Kosta (Ed.), ISBN978-953-7619-53-4\\u00a7r"}']}
{title:'Zhang et al. (§72010§r)', author: 'Linlin Zhang; Virginie Fresse; Mohammed Khalid; Dominique Houzet; Anne-Claire Legrand', display:{Lore:['[{"text": "arXiv:1002.1881", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluation and Design Space Exploration of a Time-Division Multiplexed NoC on FPGA for Image Analysis Applications\\u00a7r\\n\\n\\u00a78\\u00a7oLinlin Zhang\\nVirginie Fresse\\nMohammed Khalid\\nDominique Houzet\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1002.1881\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nEurasip Journal on Embedded Systems 2010 (2010) 542035\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Feb 2010 15:21:20 GMT)\\u00a7r"}']}
{title:'Shashikumar et al. (§72010§r)', author: 'Dr. R. Shashikumar; C. N. Vijay Kumar; M. Nagendrakumar; C. S. Hemanthkumar', display:{Lore:['[{"text": "arXiv:1002.1953", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAhb Compatible DDR Sdram Controller Ip Core for Arm Based Soc\\u00a7r\\n\\n\\u00a78\\u00a7oDr. R. Shashikumar\\nC. N. Vijay Kumar\\nM. Nagendrakumar\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1002.1953\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Science and Information\\n  Security, IJCSIS, Vol. 7, No. 1, pp. 77-85, January 2010, USA\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Feb 2010 19:47:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE format, International Journal of Computer Science and Information Security, IJCSIS January 2010, ISSN 1947 5500, http://sites.google.com/site/ijcsis/\\u00a7r"}']}
{title:'Chavet et al. (§72010§r)', author: 'Cyrille Chavet; Philippe Coussy; Eric Martin; Pascal Urard', display:{Lore:['[{"text": "arXiv:1002.3990", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStatic Address Generation Easing: a Design Methodology for Parallel Interleaver Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oCyrille Chavet\\nPhilippe Coussy\\nEric Martin\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1002.3990\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 21 Feb 2010 18:51:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages\\u00a7r"}']}
{title:'Marimuthu et al. (§72010§r)', author: 'C. N. Marimuthu; P. Thangaraj; Aswathy Ramesan', display:{Lore:['[{"text": "arXiv:1006.1179", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Power Shift and Add Multiplier Design\\u00a7r\\n\\n\\u00a78\\u00a7oC. N. Marimuthu\\nP. Thangaraj\\nAswathy Ramesan\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1006.1179\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/ijcsit.2010.2302\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Science and Information\\n  Technology 2.3 (2010) 12-22\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 Jun 2010 06:32:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages\\u00a7r"}']}
{title:'Shaker et al. (§72010§r)', author: 'Sherif Welsen Shaker; Salwa Hussien Elramly; Khaled Ali Shehata', display:{Lore:['[{"text": "arXiv:1007.4465", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver\\u00a7r\\n\\n\\u00a78\\u00a7oSherif Welsen Shaker\\nSalwa Hussien Elramly\\nKhaled Ali Shehata\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1007.4465\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICM.2009.5418636\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Jul 2010 14:06:59 GMT)\\u00a7r"}']}
{title:'Magomedov et al. (§72010§r)', author: 'Isa Magomedov; Omar Khazamov', display:{Lore:['[{"text": "arXiv:1008.0838", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAssociative control processor with a rigid structure\\u00a7r\\n\\n\\u00a78\\u00a7oIsa Magomedov\\nOmar Khazamov\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.0838\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDSTU Journal,2009,p. 445-453\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Aug 2010 18:35:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages, 7 figures\\u00a7r"}']}
{title:'Robinson (§72010§r)', author: 'Michael Robinson', display:{Lore:['[{"text": "arXiv:1008.2729", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAsynchronous logic circuits and sheaf obstructions\\u00a7r\\n\\n\\u00a78\\u00a7oMichael Robinson\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.2729\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Aug 2010 18:14:06 GMT)\\u00a7r"}']}
{title:'Islam et al. (§72010§r)', author: 'Md. Saiful Islam; Zerina Begum', display:{Lore:['[{"text": "arXiv:1008.3288", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReversible Logic Synthesis of Fault Tolerant Carry Skip BCD Adder\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\nZerina Begum\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3288\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.3329/jbas.v32i2.2431\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nBangladesh Academy of Science Journal, Vol. 32, No. 2, pp.\\n  193-200, December 2008\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Aug 2010 12:25:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 7 figures, 5 tables\\u00a7r"}']}
{title:'Islam et al. (§72010§r)', author: 'Md. Saiful Islam; Muhammad Mahbubur Rahman; Zerina Begum; Mohd. Zulfiquar Hafiz', display:{Lore:['[{"text": "arXiv:1008.3311", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\nMuhammad Mahbubur Rahman\\nZerina Begum\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3311\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACTEA.2009.5227871\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE International Conference on Advances in Computational Tools\\n  for Engineering Applications,pp. 396-401, 2009\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Aug 2010 14:35:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 15 figures, 1 table\\u00a7r"}']}
{title:'Islam et al. (§72010§r)', author: 'Md. Saiful Islam; Muhammad Mahbubur Rahman; Zerina Begum; Mohd. Zulfiquar Hafiz; Abdullah Al Mahmud', display:{Lore:['[{"text": "arXiv:1008.3340", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSynthesis of Fault Tolerant Reversible Logic Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\nMuhammad Mahbubur Rahman\\nZerina Begum\\nMohd. Zulfiquar Hafiz\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3340\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/CAS-ICTD.2009.4960883\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE International Conference on Testing and Diagnosis, 28-29\\n  April, 2009, Chengdu, China\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Aug 2010 16:12:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 9 figures, 7 tables\\u00a7r"}']}
{title:'Islam et al. (§72010§r)', author: 'Md. Saiful Islam; Muhammad Mahbubur Rahman; Zerina begum; Mohd. Zulfiquar Hafiz', display:{Lore:['[{"text": "arXiv:1008.3344", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Approaches for Designing Fault Tolerant Reversible Carry Look-Ahead and Carry-Skip Adders\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\nMuhammad Mahbubur Rahman\\nZerina begum\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3344\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nMASAUM Journal of Basic and Applied Sciences (MJBAS), Vol. 1, No.\\n  3, pp.354-360, October 2009, ISSN 2076-0841\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Aug 2010 16:27:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 15 figures, 1 table\\u00a7r"}']}
{title:'Islam et al. (§72010§r)', author: 'Md. Rafiqul Islam; Md. Saiful Islam; Muhammad Rezaul Karim; Abdullah Al Mahmud; Hafiz Md. Hasan Babu', display:{Lore:['[{"text": "arXiv:1008.3352", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVariable Block Carry Skip Logic using Reversible Gates\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Rafiqul Islam\\nMd. Saiful Islam\\nMuhammad Rezaul Karim\\nAbdullah Al Mahmud\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3352\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProc. of 10th International Symposium on Integrated Circuits,\\n  Devices and Systems, Nanyang Technological University, Suntec, Singapore, pp\\n  9-12, 8-10 September, 2004\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Aug 2010 17:07:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 7 figures, 3 tables\\u00a7r"}']}
{title:'Babu et al. (§72010§r)', author: 'Hafiz Md. Hasaan Babu; Md. Saiful Islam; Md. Rafiqul Islam; Lafifa Jamal; Abu Ahmed Ferdaus; Muhammad Rezaul Karim; Abdullah Al Mahmud', display:{Lore:['[{"text": "arXiv:1008.3357", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBuilding Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings\\u00a7r\\n\\n\\u00a78\\u00a7oHafiz Md. Hasaan Babu\\nMd. Saiful Islam\\nMd. Rafiqul Islam\\n+ 3 others\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3357\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156,\\n  2007\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Aug 2010 17:21:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages\\u00a7r"}']}
{title:'Merrikh-Bayat et al. (§72010§r)', author: 'Farnood Merrikh-Bayat; Saeed Bagheri Shouraki', display:{Lore:['[{"text": "arXiv:1008.3452", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemristor-based Circuits for Performing Basic Arithmetic Operations\\u00a7r\\n\\n\\u00a78\\u00a7oFarnood Merrikh-Bayat\\nSaeed Bagheri Shouraki\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3452\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 2 Sep 2010 15:59:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5pages, 4 figures, Accepted in World Conference on Information Technology, turkey, 2010\\u00a7r"}']}
{title:'Islam (§72010§r)', author: 'Md. Saiful Islam', display:{Lore:['[{"text": "arXiv:1008.3533", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3533\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 20 Aug 2010 16:23:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 12 figures, 1 table\\u00a7r"}']}
{title:'Islam et al. (§72010§r)', author: 'Md. Saiful Islam; Md. Rafiqul Islam; Abdullah Al Mahmud; Muhammad Rezaul karim', display:{Lore:['[{"text": "arXiv:1008.3694", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSorting Network for Reversible Logic Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\nMd. Rafiqul Islam\\nAbdullah Al Mahmud\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.3694\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Conference for Upcoming Engineers, Windsor\\n  University, Ontario, Canada, May 20-21, 2005\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 22 Aug 2010 11:13:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 8 figures, 2 tables\\u00a7r"}']}
{title:'Islam (§72010§r)', author: 'Md. Saiful Islam', display:{Lore:['[{"text": "arXiv:1008.4668", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBSSSN: Bit String Swapping Sorting Network for Reversible Logic Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1008.4668\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Computer Science (IBAIS University), Vol. 1, No. 1, pp.\\n  94-99, 2007\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Aug 2010 09:05:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 11 figures, 2 tables\\u00a7r"}']}
{title:'Mishali et al. (§72010§r)', author: 'Moshe Mishali; Yonina C. Eldar', display:{Lore:['[{"text": "arXiv:1009.1305", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWideband Spectrum Sensing at Sub-Nyquist Rates\\u00a7r\\n\\n\\u00a78\\u00a7oMoshe Mishali\\nYonina C. Eldar\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1009.1305\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Sep 2010 14:26:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 5 figures\\u00a7r"}']}
{title:'Kamaraju et al. (§72010§r)', author: 'M. Kamaraju; K. Lal Kishore; A. V. N. Tilak', display:{Lore:['[{"text": "arXiv:1009.1796", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower optimized programmable embedded controller\\u00a7r\\n\\n\\u00a78\\u00a7oM. Kamaraju\\nK. Lal Kishore\\nA. V. N. Tilak\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1009.1796\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/ijcnc.2010.2409\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Networks & Communications\\n  (IJCNC),Vol.2, No.4, July 2010\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Sep 2010 14:41:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages,11 figures,International Journal Publication\\u00a7r"}']}
{title:'Das et al. (§72010§r)', author: 'Anindya Das; Ifat Jahangir; Masud Hasan', display:{Lore:['[{"text": "arXiv:1009.2622", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Design and Analysis of Quaternary Serial and Parallel Adders\\u00a7r\\n\\n\\u00a78\\u00a7oAnindya Das\\nIfat Jahangir\\nMasud Hasan\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1009.2622\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Sep 2010 10:48:56 GMT)\\u00a7r"}']}
{title:'Islam et al. (§72010§r)', author: 'Md. Saiful Islam; Muhammad Mahbubur Rahman; Zerina Begum; Mohd. Zulfiquar Hafiz', display:{Lore:['[{"text": "arXiv:1009.3819", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Saiful Islam\\nMuhammad Mahbubur Rahman\\nZerina Begum\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1009.3819\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer and Electrical Engineering vol.\\n  3, no. 1, pp. 1-7, 2011\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Sep 2010 13:53:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 16 figures, 2 tables, Accepted for publication in IJCEE, IACSIT, Singapore\\u00a7r"}']}
{title:'Azad et al. (§72010§r)', author: 'Md. Abul Kalam Azad; Rezwana Sharmeen; Shabbir Ahmad; S. M. Kamruzzaman', display:{Lore:['[{"text": "arXiv:1009.4590", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Unique 10 Segment Display for Bengali Numerals\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Abul Kalam Azad\\nRezwana Sharmeen\\nShabbir Ahmad\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1009.4590\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProc. 8th International Conference on Computer and Information\\n  Technology (ICCIT 2005), Dhaka, Bangladesh, pp. 97-99, Dec. 2005\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Sep 2010 12:01:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 Pages, International Conference\\u00a7r"}']}
{title:'Azad et al. (§72010§r)', author: 'Md. Abul kalam Azad; Rezwana Sharmeen; S. M. Kamruzzaman', display:{Lore:['[{"text": "arXiv:1009.4977", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUniversal Numeric Segmented Display\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Abul kalam Azad\\nRezwana Sharmeen\\nS. M. Kamruzzaman\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1009.4977\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProc. 7th International Conference on Computer and Information\\n  Technology (ICCIT-2004), Dhaka, Bangladesh, pp. 887-892, Dec. 2004\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 25 Sep 2010 06:17:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 Pages, International Conference\\u00a7r"}']}
{title:'Hatai et al. (§72010§r)', author: 'Indranil Hatai; Indrajit Chakrabarti', display:{Lore:['[{"text": "arXiv:1009.6132", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-standard programmable baseband modulator for next generation wireless communication\\u00a7r\\n\\n\\u00a78\\u00a7oIndranil Hatai\\nIndrajit Chakrabarti\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1009.6132\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/ijcnc.2010.2406\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Networks and Communications\\n  (IJCNC). Vol.2, No. 4, pp. 58-71, July 2010\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Sep 2010 04:43:52 GMT)\\u00a7r"}']}
{title:'Leroux et al. (§72010§r)', author: 'Camille Leroux; Ido Tal; Alexander Vardy; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1011.2919", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware architectures for Successive Cancellation Decoding of Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oCamille Leroux\\nIdo Tal\\nAlexander Vardy\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1011.2919\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Nov 2010 14:38:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to ICASSP 2011\\u00a7r"}']}
{title:'Amin (§72010§r)', author: 'Md. Tanvir Al Amin', display:{Lore:['[{"text": "arXiv:1011.3382", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-core: Adding a New Dimension to Computing\\u00a7r\\n\\n\\u00a78\\u00a7oMd. Tanvir Al Amin\\u00a7r\\n\\n\\u00a772010\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1011.3382\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Nov 2010 13:48:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oA short survey of trendsin Multi-core Processors, 4 pages, 8 figures\\u00a7r"}']}
