Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing.qsys --block-symbol-file --output-directory=/homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading quartus/raytracing.qsys
Progress: Reading input file
Progress: Adding altpll [altpll 16.0]
Progress: Parameterizing module altpll
Progress: Adding clk_50 [clock_source 16.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge [altera_clock_bridge 16.0]
Progress: Parameterizing module clock_bridge
Progress: Adding framereader [alt_vip_vfr 14.0]
Progress: Parameterizing module framereader
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding ltm [alt_vip_itc 14.0]
Progress: Parameterizing module ltm
Progress: Adding mm_raytracing_0 [mm_raytracing 1.0]
Progress: Parameterizing module mm_raytracing_0
Progress: Adding nios2 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_ram
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding systimer [altera_avalon_timer 16.0]
Progress: Parameterizing module systimer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: raytracing.framereader: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: raytracing.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing.qsys --synthesis=VHDL --output-directory=/homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading quartus/raytracing.qsys
Progress: Reading input file
Progress: Adding altpll [altpll 16.0]
Progress: Parameterizing module altpll
Progress: Adding clk_50 [clock_source 16.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge [altera_clock_bridge 16.0]
Progress: Parameterizing module clock_bridge
Progress: Adding framereader [alt_vip_vfr 14.0]
Progress: Parameterizing module framereader
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding ltm [alt_vip_itc 14.0]
Progress: Parameterizing module ltm
Progress: Adding mm_raytracing_0 [mm_raytracing 1.0]
Progress: Parameterizing module mm_raytracing_0
Progress: Adding nios2 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_ram
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding systimer [altera_avalon_timer 16.0]
Progress: Parameterizing module systimer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: raytracing.framereader: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /opt/altera/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: raytracing.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: raytracing: Generating raytracing "raytracing" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5
Info: altpll: "raytracing" instantiated altpll "altpll"
Info: framereader: "raytracing" instantiated alt_vip_vfr "framereader"
Info: jtag_uart: Starting RTL generation for module 'raytracing_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=raytracing_jtag_uart --dir=/tmp/alt7277_4568567580549611692.dir/0049_jtag_uart_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7277_4568567580549611692.dir/0049_jtag_uart_gen//raytracing_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'raytracing_jtag_uart'
Info: jtag_uart: "raytracing" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: ltm: "raytracing" instantiated alt_vip_itc "ltm"
Info: mm_raytracing_0: "raytracing" instantiated mm_raytracing "mm_raytracing_0"
Info: nios2: "raytracing" instantiated altera_nios2_gen2 "nios2"
Info: onchip_ram: Starting RTL generation for module 'raytracing_onchip_ram'
Info: onchip_ram:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=raytracing_onchip_ram --dir=/tmp/alt7277_4568567580549611692.dir/0053_onchip_ram_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7277_4568567580549611692.dir/0053_onchip_ram_gen//raytracing_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'raytracing_onchip_ram'
Info: onchip_ram: "raytracing" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: sdram: Starting RTL generation for module 'raytracing_sdram'
Info: sdram:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=raytracing_sdram --dir=/tmp/alt7277_4568567580549611692.dir/0054_sdram_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7277_4568567580549611692.dir/0054_sdram_gen//raytracing_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'raytracing_sdram'
Info: sdram: "raytracing" instantiated altera_avalon_new_sdram_controller "sdram"
Info: systimer: Starting RTL generation for module 'raytracing_systimer'
Info: systimer:   Generation command is [exec /opt/altera/16.0/quartus/linux64//perl/bin/perl -I /opt/altera/16.0/quartus/linux64//perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=raytracing_systimer --dir=/tmp/alt7277_4568567580549611692.dir/0055_systimer_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7277_4568567580549611692.dir/0055_systimer_gen//raytracing_systimer_component_configuration.pl  --do_build_sim=0  ]
Info: systimer: Done RTL generation for module 'raytracing_systimer'
Info: systimer: "raytracing" instantiated altera_avalon_timer "systimer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "raytracing" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "raytracing" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "raytracing" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "raytracing" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'raytracing_nios2_cpu'
Info: cpu:   Generation command is [exec /opt/altera/16.0/quartus/linux64//eperlcmd -I /opt/altera/16.0/quartus/linux64//perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=raytracing_nios2_cpu --dir=/tmp/alt7277_4568567580549611692.dir/0059_cpu_gen/ --quartus_bindir=/opt/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7277_4568567580549611692.dir/0059_cpu_gen//raytracing_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.04.21 18:16:28 (*) Starting Nios II generation
Info: cpu: # 2017.04.21 18:16:28 (*)   Checking for plaintext license.
Info: cpu: # 2017.04.21 18:16:29 (*)   Couldn't query license setup in Quartus directory /opt/altera/16.0/quartus/linux64/
Info: cpu: # 2017.04.21 18:16:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.04.21 18:16:29 (*)   Plaintext license not found.
Info: cpu: # 2017.04.21 18:16:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.04.21 18:16:29 (*)   Couldn't query license setup in Quartus directory /opt/altera/16.0/quartus/linux64/
Info: cpu: # 2017.04.21 18:16:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.04.21 18:16:30 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.04.21 18:16:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.04.21 18:16:30 (*)   Creating all objects for CPU
Info: cpu: # 2017.04.21 18:16:30 (*)     Testbench
Info: cpu: # 2017.04.21 18:16:30 (*)     Instruction decoding
Info: cpu: # 2017.04.21 18:16:30 (*)       Instruction fields
Info: cpu: # 2017.04.21 18:16:30 (*)       Instruction decodes
Info: cpu: # 2017.04.21 18:16:30 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.04.21 18:16:30 (*)       Instruction controls
Info: cpu: # 2017.04.21 18:16:30 (*)     Pipeline frontend
Info: cpu: # 2017.04.21 18:16:31 (*)     Pipeline backend
Info: cpu: # 2017.04.21 18:16:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.04.21 18:16:34 (*)   Creating encrypted RTL
Info: cpu: # 2017.04.21 18:16:35 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'raytracing_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: framereader_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "framereader_avalon_master_translator"
Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: framereader_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "framereader_avalon_master_agent"
Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /homes/a0426419/Desktop/HWSWC16_G4_final/template/quartus/raytracing/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: raytracing: Done "raytracing" with 45 modules, 151 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
