<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenPtf: DFSDM_Filter_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenPtf
   &#160;<span id="projectnumber">0.1</span>
   </div>
   <div id="projectbrief">Portable Low Level software platform for MCUs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DFSDM_Filter_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32l476xx.html">Stm32l476xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DFSDM module registers.  
 <a href="struct_d_f_s_d_m___filter___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8e8101253b6cbda4998e25fb2428fc44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a8e8101253b6cbda4998e25fb2428fc44">FLTCR1</a></td></tr>
<tr class="separator:a8e8101253b6cbda4998e25fb2428fc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc51d759366a1ffb969f9b4e84daa7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a7dc51d759366a1ffb969f9b4e84daa7b">FLTCR2</a></td></tr>
<tr class="separator:a7dc51d759366a1ffb969f9b4e84daa7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8fe728853c3b1444df53a4e53578f4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#ae8fe728853c3b1444df53a4e53578f4d">FLTISR</a></td></tr>
<tr class="separator:ae8fe728853c3b1444df53a4e53578f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de95ccf22e7ef9d868bfcaeb33c0918"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a2de95ccf22e7ef9d868bfcaeb33c0918">FLTICR</a></td></tr>
<tr class="separator:a2de95ccf22e7ef9d868bfcaeb33c0918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784318fceea7ac0b7b61845acbd44144"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a784318fceea7ac0b7b61845acbd44144">FLTJCHGR</a></td></tr>
<tr class="separator:a784318fceea7ac0b7b61845acbd44144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bc6cce7b6af430b0e9898b1ef09d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#ab2bc6cce7b6af430b0e9898b1ef09d92">FLTFCR</a></td></tr>
<tr class="separator:ab2bc6cce7b6af430b0e9898b1ef09d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082786ab7f2666b7117300b7969cf88f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a082786ab7f2666b7117300b7969cf88f">FLTJDATAR</a></td></tr>
<tr class="separator:a082786ab7f2666b7117300b7969cf88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362eb0a7d1fb88eb553c011991135716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a362eb0a7d1fb88eb553c011991135716">FLTRDATAR</a></td></tr>
<tr class="separator:a362eb0a7d1fb88eb553c011991135716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf9d0b241ea53fae2411471eba3496c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a4cf9d0b241ea53fae2411471eba3496c">FLTAWHTR</a></td></tr>
<tr class="separator:a4cf9d0b241ea53fae2411471eba3496c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671139453413fc3461b94b30fe2ee47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a9671139453413fc3461b94b30fe2ee47">FLTAWLTR</a></td></tr>
<tr class="separator:a9671139453413fc3461b94b30fe2ee47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4674fed7c7e4d29b57e6a02d1d635403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a4674fed7c7e4d29b57e6a02d1d635403">FLTAWSR</a></td></tr>
<tr class="separator:a4674fed7c7e4d29b57e6a02d1d635403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e89224e7a7e2bc3831a3e451cac73e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a28e89224e7a7e2bc3831a3e451cac73e">FLTAWCFR</a></td></tr>
<tr class="separator:a28e89224e7a7e2bc3831a3e451cac73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a8ba1a03b3005f8dac6a3c4f0ea3df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a38a8ba1a03b3005f8dac6a3c4f0ea3df">FLTEXMAX</a></td></tr>
<tr class="separator:a38a8ba1a03b3005f8dac6a3c4f0ea3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc49a77baf0eee5a39bce78aa407d21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#acbc49a77baf0eee5a39bce78aa407d21">FLTEXMIN</a></td></tr>
<tr class="separator:acbc49a77baf0eee5a39bce78aa407d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419fca50c8e66a13ee7c6c66ad7eef5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_f_s_d_m___filter___type_def.html#a419fca50c8e66a13ee7c6c66ad7eef5a">FLTCNVTIMR</a></td></tr>
<tr class="separator:a419fca50c8e66a13ee7c6c66ad7eef5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DFSDM module registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a28e89224e7a7e2bc3831a3e451cac73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e89224e7a7e2bc3831a3e451cac73e">&#9670;&nbsp;</a></span>FLTAWCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWCFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM analog watchdog clear flag register Address offset: 0x12C </p>

</div>
</div>
<a id="a4cf9d0b241ea53fae2411471eba3496c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf9d0b241ea53fae2411471eba3496c">&#9670;&nbsp;</a></span>FLTAWHTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWHTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM analog watchdog high threshold register, Address offset: 0x120 </p>

</div>
</div>
<a id="a9671139453413fc3461b94b30fe2ee47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9671139453413fc3461b94b30fe2ee47">&#9670;&nbsp;</a></span>FLTAWLTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWLTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM analog watchdog low threshold register, Address offset: 0x124 </p>

</div>
</div>
<a id="a4674fed7c7e4d29b57e6a02d1d635403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4674fed7c7e4d29b57e6a02d1d635403">&#9670;&nbsp;</a></span>FLTAWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM analog watchdog status register Address offset: 0x128 </p>

</div>
</div>
<a id="a419fca50c8e66a13ee7c6c66ad7eef5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419fca50c8e66a13ee7c6c66ad7eef5a">&#9670;&nbsp;</a></span>FLTCNVTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCNVTIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM conversion timer, Address offset: 0x138 </p>

</div>
</div>
<a id="a8e8101253b6cbda4998e25fb2428fc44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8101253b6cbda4998e25fb2428fc44">&#9670;&nbsp;</a></span>FLTCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM control register1, Address offset: 0x100 </p>

</div>
</div>
<a id="a7dc51d759366a1ffb969f9b4e84daa7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc51d759366a1ffb969f9b4e84daa7b">&#9670;&nbsp;</a></span>FLTCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM control register2, Address offset: 0x104 </p>

</div>
</div>
<a id="a38a8ba1a03b3005f8dac6a3c4f0ea3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a8ba1a03b3005f8dac6a3c4f0ea3df">&#9670;&nbsp;</a></span>FLTEXMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTEXMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM extreme detector maximum register, Address offset: 0x130 </p>

</div>
</div>
<a id="acbc49a77baf0eee5a39bce78aa407d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbc49a77baf0eee5a39bce78aa407d21">&#9670;&nbsp;</a></span>FLTEXMIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTEXMIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM extreme detector minimum register Address offset: 0x134 </p>

</div>
</div>
<a id="ab2bc6cce7b6af430b0e9898b1ef09d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2bc6cce7b6af430b0e9898b1ef09d92">&#9670;&nbsp;</a></span>FLTFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM filter control register, Address offset: 0x114 </p>

</div>
</div>
<a id="a2de95ccf22e7ef9d868bfcaeb33c0918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de95ccf22e7ef9d868bfcaeb33c0918">&#9670;&nbsp;</a></span>FLTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM interrupt flag clear register, Address offset: 0x10C </p>

</div>
</div>
<a id="ae8fe728853c3b1444df53a4e53578f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8fe728853c3b1444df53a4e53578f4d">&#9670;&nbsp;</a></span>FLTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM interrupt and status register, Address offset: 0x108 </p>

</div>
</div>
<a id="a784318fceea7ac0b7b61845acbd44144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784318fceea7ac0b7b61845acbd44144">&#9670;&nbsp;</a></span>FLTJCHGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTJCHGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM injected channel group selection register, Address offset: 0x110 </p>

</div>
</div>
<a id="a082786ab7f2666b7117300b7969cf88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082786ab7f2666b7117300b7969cf88f">&#9670;&nbsp;</a></span>FLTJDATAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTJDATAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM data register for injected group, Address offset: 0x118 </p>

</div>
</div>
<a id="a362eb0a7d1fb88eb553c011991135716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362eb0a7d1fb88eb553c011991135716">&#9670;&nbsp;</a></span>FLTRDATAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTRDATAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFSDM data register for regular group, Address offset: 0x11C </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
