
// File generated by Go version O-2018.09#f5599cac26#190121, Tue May 28 10:45:21 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// go -B -I../lib -F -D__tct_patch__=300 -Verilog -otmicro_vlog -cgo_options.cfg -Itmicro_vlog/tmp_pdg -updg -updg_controller tmicro



`timescale 1ns/1ps

// module mul : mul
module mul
  ( input              [1:0] bin_selector_E1,
    input      signed [15:0] mulr_in, // word
    input      signed [15:0] muls_in, // word
    input      signed [15:0] mulv_in, // word
    output reg signed [15:0] mulx_out, // word
    output reg signed [15:0] muly_acc_out, // word
    output reg signed [15:0] muly_out // word
  );


  reg    signed [15:0] mulx_acc; // word

  parameter sel_mulss_word_add = 2'b01;
  parameter sel_mulss_word     = 2'b10;
  parameter sel_muluu_word     = 2'b11;

`include "primitives.v"

  always @ (*)

  begin : p_mul


    reg    signed [15:0] mulr; // word
    reg    signed [15:0] muls; // word
    reg    signed [15:0] mulv; // word

    mulx_acc = 0;
    mulx_out = 0;
    muly_acc_out = 0;
    muly_out = 0;

    // operand isolation
    if (bin_selector_E1 == 0)
    begin
      mulr = 0;
      muls = 0;
      mulv = 0;
    end
    else
    begin
      mulr = mulr_in;
      muls = muls_in;
      mulv = mulv_in;
    end


    case (bin_selector_E1)
      sel_mulss_word_add : // (vd_mulss_mulr_muls_mulx_acc_muly_acc_mul_E1, muly_add_mulx_acc_mulv_mul_E1)
      begin
        // [alu.n:220]
        void_mulss_word_word_word_word(mulr, muls, mulx_acc, muly_acc_out);
        // [alu.n:221]
        word_add_word_word(muly_out, mulx_acc, mulv);
      end
      sel_mulss_word : // (vd_mulss_mulr_muls_mulx_muly_mul_E1)
      begin
        // [alu.n:218]
        void_mulss_word_word_word_word(mulr, muls, mulx_out, muly_out);
      end
      sel_muluu_word : // (vd_muluu_mulr_muls_mulx_muly_mul_E1)
      begin
        // [alu.n:219]
        void_muluu_word_word_word_word(mulr, muls, mulx_out, muly_out);
      end
      default :
        ; // null
    endcase

  end

endmodule
