{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.768733,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769625,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00126687,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00114037,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000318886,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00114037,
	"finish__design__instance__count__class:fill_cell": 1375,
	"finish__design__instance__area__class:fill_cell": 126.875,
	"finish__design__instance__count__class:tap_cell": 124,
	"finish__design__instance__area__class:tap_cell": 3.61584,
	"finish__design__instance__count__class:tie_cell": 1,
	"finish__design__instance__area__class:tie_cell": 0.04374,
	"finish__design__instance__count__class:buffer": 73,
	"finish__design__instance__area__class:buffer": 10.9204,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 3.80538,
	"finish__design__instance__count__class:timing_repair_buffer": 302,
	"finish__design__instance__area__class:timing_repair_buffer": 26.419,
	"finish__design__instance__count__class:inverter": 198,
	"finish__design__instance__area__class:inverter": 8.87922,
	"finish__design__instance__count__class:clock_inverter": 13,
	"finish__design__instance__area__class:clock_inverter": 2.75562,
	"finish__design__instance__count__class:sequential_cell": 152,
	"finish__design__instance__area__class:sequential_cell": 44.4107,
	"finish__design__instance__count__class:multi_input_combinational_cell": 496,
	"finish__design__instance__area__class:multi_input_combinational_cell": 57.9263,
	"finish__design__instance__count": 2752,
	"finish__design__instance__area": 285.651,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 446.026,
	"finish__timing__hold__ws": 36.6028,
	"finish__clock__skew__setup": 4.33599,
	"finish__clock__skew__hold": 11.9391,
	"finish__timing__drv__max_slew_limit": 0.797178,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.57618,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000462911,
	"finish__power__switching__total": 0.000183249,
	"finish__power__leakage__total": 1.05771e-07,
	"finish__power__total": 0.000646265,
	"finish__design__io": 308,
	"finish__design__die__area": 446.308,
	"finish__design__core__area": 285.651,
	"finish__design__instance__count": 1377,
	"finish__design__instance__area": 158.776,
	"finish__design__instance__count__stdcell": 1377,
	"finish__design__instance__area__stdcell": 158.776,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.555839,
	"finish__design__instance__utilization__stdcell": 0.555839,
	"finish__design__rows": 62,
	"finish__design__rows:asap7sc7p5t": 62,
	"finish__design__sites": 19592,
	"finish__design__sites:asap7sc7p5t": 19592,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}