#Add other command line options here
+libext+.v
+incdir+rtl+sim
+incdir+${NYSA}/verilog
#Point to the Xilinx Unisims dir
+incdir+/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src
+integer-width+32
+define+SIMULATION=1


${NYSA}/verilog/sim/wishbone/interconnect/example_2port_interconnect/wishbone_interconnect.v
${NYSA}/verilog/wishbone/master/wishbone_master.v


#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/STARTUP_SPARTAN6.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/BUFG.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/ODDR2.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/PLL_BASE.v
#/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/PLL_ADV.v

rtl/generic/blk_mem.v
rtl/generic/cross_clock_enable.v
rtl/generic/debounce.v
rtl/generic/ppfifo.v

rtl/command/sata_command_layer.v

rtl/transport/sata_transport_layer.v

rtl/link/scrambler.v
rtl/link/crc.v
rtl/link/cont_controller.v
rtl/link/sata_link_layer_write.v
rtl/link/sata_link_layer_read.v
rtl/link/sata_link_layer.v

rtl/phy/sata_phy_layer.v
rtl/phy/oob_controller.v

rtl/sata_stack.v

sim/test_in.v
sim/test_out.v

sim/faux_sata_hd.v
sim/faux_sata_hd_phy.v
sim/faux_sata_hd_transport.v
sim/faux_sata_hd_command_layer.v
sim/simple_tb.v
