0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sim_1/new/uart_tb.v,1701278579,verilog,,,,uart_tb,,uvm,,,,,,
C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sources_1/new/uart_rx.v,1701277655,verilog,,,,uart_rx,,uvm,,,,,,
C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/UART/UART.srcs/sources_1/new/uart_tx.v,1701277267,systemVerilog,,,,uart_tx,,uvm,,,,,,
