{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 17:12:55 2011 " "Info: Processing started: Thu Sep 15 17:12:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cycloneIII_3c120_niosII_standard -c cycloneIII_3c120_niosII_standard " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cycloneIII_3c120_niosII_standard -c cycloneIII_3c120_niosII_standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_mac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 tse_mac " "Info: Found entity 1: tse_mac" {  } { { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpllpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpllpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpllpll " "Info: Found entity 1: altpllpll" {  } { { "altpllpll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altpllpll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altplltse_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altplltse_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplltse_pll " "Info: Found entity 1: altplltse_pll" {  } { { "altplltse_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altplltse_tx_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altplltse_tx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplltse_tx_pll " "Info: Found entity 1: altplltse_tx_pll" {  } { { "altplltse_tx_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_tx_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cycloneiii_3c120_niosii_standard.v 1 1 " "Warning: Using design file cycloneiii_3c120_niosii_standard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cycloneIII_3c120_niosII_standard " "Info: Found entity 1: cycloneIII_3c120_niosII_standard" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cycloneIII_3c120_niosII_standard " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 cycloneiii_3c120_niosii_standard_sopc.v(12517) " "Warning (10229): Verilog HDL Expression warning at cycloneiii_3c120_niosii_standard_sopc.v(12517): truncated literal to match 27 bits" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12517 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 cycloneiii_3c120_niosii_standard_sopc.v(12669) " "Warning (10229): Verilog HDL Expression warning at cycloneiii_3c120_niosii_standard_sopc.v(12669): truncated literal to match 27 bits" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12669 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cycloneiii_3c120_niosii_standard_sopc.v 66 66 " "Warning: Using design file cycloneiii_3c120_niosii_standard_sopc.v, which is not specified as a design file for the current project, but contains definitions for 66 design units and 66 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_pio_s1_arbitrator " "Info: Found entity 1: button_pio_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_jtag_debug_module_arbitrator " "Info: Found entity 2: cpu_jtag_debug_module_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 308 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 3: button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 760 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 4: high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 808 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 5: jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 856 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 6: sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 904 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_data_master_arbitrator " "Info: Found entity 7: cpu_data_master_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 952 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_instruction_master_arbitrator " "Info: Found entity 8: cpu_instruction_master_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 1435 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module " "Info: Found entity 9: rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 1658 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module " "Info: Found entity 10: rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 3567 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module " "Info: Found entity 11: rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 5476 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_ddr_clock_bridge_s1_arbitrator " "Info: Found entity 12: cpu_ddr_clock_bridge_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 7385 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_ddr_clock_bridge_m1_arbitrator " "Info: Found entity 13: cpu_ddr_clock_bridge_m1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 8083 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_ddr_clock_bridge_bridge_arbitrator " "Info: Found entity 14: cpu_ddr_clock_bridge_bridge_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 8310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cycloneIII_3c120_niosII_standard_sopc_clock_0_in_arbitrator " "Info: Found entity 15: cycloneIII_3c120_niosII_standard_sopc_clock_0_in_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 8326 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cycloneIII_3c120_niosII_standard_sopc_clock_0_out_arbitrator " "Info: Found entity 16: cycloneIII_3c120_niosII_standard_sopc_clock_0_out_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 8633 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cycloneIII_3c120_niosII_standard_sopc_clock_1_in_arbitrator " "Info: Found entity 17: cycloneIII_3c120_niosII_standard_sopc_clock_1_in_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 8839 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cycloneIII_3c120_niosII_standard_sopc_clock_1_out_arbitrator " "Info: Found entity 18: cycloneIII_3c120_niosII_standard_sopc_clock_1_out_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 9146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cycloneIII_3c120_niosII_standard_sopc_clock_2_in_arbitrator " "Info: Found entity 19: cycloneIII_3c120_niosII_standard_sopc_clock_2_in_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 9352 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cycloneIII_3c120_niosII_standard_sopc_clock_2_out_arbitrator " "Info: Found entity 20: cycloneIII_3c120_niosII_standard_sopc_clock_2_out_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 9659 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module " "Info: Found entity 21: rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 9865 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 ddr2_sdram_s1_arbitrator " "Info: Found entity 22: ddr2_sdram_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 11166 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch_module " "Info: Found entity 23: cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 11522 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 descriptor_memory_s1_arbitrator " "Info: Found entity 24: descriptor_memory_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 11570 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 flash_tristate_bridge_avalon_slave_arbitrator " "Info: Found entity 25: flash_tristate_bridge_avalon_slave_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12327 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 flash_tristate_bridge_bridge_arbitrator " "Info: Found entity 26: flash_tristate_bridge_bridge_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 13055 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 high_res_timer_s1_arbitrator " "Info: Found entity 27: high_res_timer_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 13071 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 28: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 13353 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 led_pio_s1_arbitrator " "Info: Found entity 29: led_pio_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 13665 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 performance_counter_control_slave_arbitrator " "Info: Found entity 30: performance_counter_control_slave_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 13939 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module " "Info: Found entity 31: rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 14232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module " "Info: Found entity 32: rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 14507 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 pipeline_bridge_before_tristate_bridge_s1_arbitrator " "Info: Found entity 33: pipeline_bridge_before_tristate_bridge_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 14782 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 pipeline_bridge_before_tristate_bridge_m1_arbitrator " "Info: Found entity 34: pipeline_bridge_before_tristate_bridge_m1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 15325 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 pipeline_bridge_before_tristate_bridge_bridge_arbitrator " "Info: Found entity 35: pipeline_bridge_before_tristate_bridge_bridge_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 15730 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 pll_s1_arbitrator " "Info: Found entity 36: pll_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 15746 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 sgdma_rx_csr_arbitrator " "Info: Found entity 37: sgdma_rx_csr_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 16029 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 sgdma_rx_in_arbitrator " "Info: Found entity 38: sgdma_rx_in_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 16323 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 sgdma_rx_descriptor_read_arbitrator " "Info: Found entity 39: sgdma_rx_descriptor_read_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 16403 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 sgdma_rx_descriptor_write_arbitrator " "Info: Found entity 40: sgdma_rx_descriptor_write_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 16581 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 sgdma_rx_m_write_arbitrator " "Info: Found entity 41: sgdma_rx_m_write_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 16724 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 sgdma_tx_csr_arbitrator " "Info: Found entity 42: sgdma_tx_csr_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 16893 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 sgdma_tx_descriptor_read_arbitrator " "Info: Found entity 43: sgdma_tx_descriptor_read_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 17187 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 sgdma_tx_descriptor_write_arbitrator " "Info: Found entity 44: sgdma_tx_descriptor_write_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 17365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 sgdma_tx_m_read_arbitrator " "Info: Found entity 45: sgdma_tx_m_read_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 17508 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 sgdma_tx_out_arbitrator " "Info: Found entity 46: sgdma_tx_out_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 17690 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module " "Info: Found entity 47: rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 17734 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 slow_peripheral_bridge_s1_arbitrator " "Info: Found entity 48: slow_peripheral_bridge_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 19073 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 slow_peripheral_bridge_m1_arbitrator " "Info: Found entity 49: slow_peripheral_bridge_m1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 19416 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 slow_peripheral_bridge_bridge_arbitrator " "Info: Found entity 50: slow_peripheral_bridge_bridge_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 19850 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 sys_clk_timer_s1_arbitrator " "Info: Found entity 51: sys_clk_timer_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 19866 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 sysid_control_slave_arbitrator " "Info: Found entity 52: sysid_control_slave_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 20148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 tse_mac_control_port_arbitrator " "Info: Found entity 53: tse_mac_control_port_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 20404 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 tse_mac_transmit_arbitrator " "Info: Found entity 54: tse_mac_transmit_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 20694 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 tse_mac_receive_arbitrator " "Info: Found entity 55: tse_mac_receive_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 20774 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 tse_pll_s1_arbitrator " "Info: Found entity 56: tse_pll_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 20818 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "57 tse_tx_pll_s1_arbitrator " "Info: Found entity 57: tse_tx_pll_s1_arbitrator" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21101 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "58 cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module " "Info: Found entity 58: cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21384 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "59 cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module " "Info: Found entity 59: cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21432 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "60 cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module " "Info: Found entity 60: cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21480 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "61 cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module " "Info: Found entity 61: cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21528 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "62 cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module " "Info: Found entity 62: cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21576 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "63 cycloneIII_3c120_niosII_standard_sopc " "Info: Found entity 63: cycloneIII_3c120_niosII_standard_sopc" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21624 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "64 ext_flash_lane0_module " "Info: Found entity 64: ext_flash_lane0_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24274 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "65 ext_flash_lane1_module " "Info: Found entity 65: ext_flash_lane1_module" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24366 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "66 ext_flash " "Info: Found entity 66: ext_flash" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\"" {  } { { "cycloneiii_3c120_niosii_standard.v" "cycloneIII_3c120_niosII_standard_sopc_instance" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|button_pio_s1_arbitrator:the_button_pio_s1 " "Info: Elaborating entity \"button_pio_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|button_pio_s1_arbitrator:the_button_pio_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_button_pio_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "button_pio.v 1 1 " "Warning: Using design file button_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_pio " "Info: Found entity 1: button_pio" {  } { { "button_pio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/button_pio.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|button_pio:the_button_pio " "Info: Elaborating entity \"button_pio\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|button_pio:the_button_pio\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_button_pio" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22439 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cpu_jtag_debug_module" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cpu_data_master" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22561 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 1156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 1281 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 1290 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_data_master_arbitrator:the_cpu_data_master\|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 1299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cpu_instruction_master" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22596 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 28 28 " "Info: Found 28 design units, including 28 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Info: Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 152 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Info: Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Info: Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 281 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Info: Found entity 6: cpu_dc_tag_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 344 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Info: Found entity 7: cpu_dc_data_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 407 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_dc_victim_module " "Info: Found entity 8: cpu_dc_victim_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 473 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_debug " "Info: Found entity 9: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 538 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 666 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_ocimem " "Info: Found entity 11: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 759 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_avalon_reg " "Info: Found entity 12: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 905 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_break " "Info: Found entity 13: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 999 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_xbrk " "Info: Found entity 14: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 1293 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dbrk " "Info: Found entity 15: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 1553 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_itrace " "Info: Found entity 16: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 1741 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_td_mode " "Info: Found entity 17: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2040 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_dtrace " "Info: Found entity 18: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2107 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_compute_tm_count " "Info: Found entity 19: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2201 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifowp_inc " "Info: Found entity 20: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2272 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_fifocount_inc " "Info: Found entity 21: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2314 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifo " "Info: Found entity 22: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2360 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_pib " "Info: Found entity 23: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2865 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 24: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci_im " "Info: Found entity 25: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3022 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_nios2_performance_monitors " "Info: Found entity 26: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3159 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_oci " "Info: Found entity 27: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3175 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu " "Info: Found entity 28: cpu" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3678 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2008) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2008): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2008 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2010) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2010): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2010 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2166) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2166): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(3085) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(3085): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3085 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cpu" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 6012 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7037 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Info: Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Info: Parameter \"widthad_b\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jd1 " "Info: Found entity 1: altsyncram_3jd1" {  } { { "db/altsyncram_3jd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_3jd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jd1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_3jd1:auto_generated " "Info: Elaborating entity \"altsyncram_3jd1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_3jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 123 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Info: Parameter \"width_a\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Info: Parameter \"width_b\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 123 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Info: Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_l9g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_l9g1:auto_generated " "Info: Elaborating entity \"altsyncram_l9g1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Info: Elaborating entity \"cpu_bht_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7307 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 189 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Info: Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 189 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2of1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2of1 " "Info: Found entity 1: altsyncram_2of1" {  } { { "db/altsyncram_2of1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_2of1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2of1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_2of1:auto_generated " "Info: Elaborating entity \"altsyncram_2of1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_2of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7453 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 252 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 252 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_26f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26f1 " "Info: Found entity 1: altsyncram_26f1" {  } { { "db/altsyncram_26f1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_26f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26f1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_26f1:auto_generated " "Info: Elaborating entity \"altsyncram_26f1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_26f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 315 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 315 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_36f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36f1 " "Info: Found entity 1: altsyncram_36f1" {  } { { "db/altsyncram_36f1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_36f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36f1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_36f1:auto_generated " "Info: Elaborating entity \"altsyncram_36f1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_36f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Info: Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.v" "cpu_dc_tag" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7907 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 378 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 378 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_dc_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_dc_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 378 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_clf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clf1 " "Info: Found entity 1: altsyncram_clf1" {  } { { "db/altsyncram_clf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_clf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_clf1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_clf1:auto_generated " "Info: Elaborating entity \"altsyncram_clf1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_clf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Info: Elaborating entity \"cpu_dc_data_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.v" "cpu_dc_data" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7961 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 444 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Info: Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Info: Parameter \"widthad_b\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 444 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pif1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pif1 " "Info: Found entity 1: altsyncram_pif1" {  } { { "db/altsyncram_pif1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_pif1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pif1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_pif1:auto_generated " "Info: Elaborating entity \"altsyncram_pif1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_pif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_victim_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim " "Info: Elaborating entity \"cpu_dc_victim_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\"" {  } { { "cpu.v" "cpu_dc_victim" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 7977 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 510 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Info: Parameter \"numwords_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Info: Parameter \"widthad_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 510 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2d1 " "Info: Found entity 1: altsyncram_i2d1" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_i2d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2d1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i2d1:auto_generated " "Info: Elaborating entity \"altsyncram_i2d1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info: Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_mult_cell.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info: Elaborating entity \"cpu_mult_cell\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 9854 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_mult_cell.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_mult_cell.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_mult_cell.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_dfr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_dfr2 " "Info: Found entity 1: mult_add_dfr2" {  } { { "db/mult_add_dfr2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/mult_add_dfr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_dfr2 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated " "Info: Elaborating entity \"mult_add_dfr2\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_br81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_br81 " "Info: Found entity 1: ded_mult_br81" {  } { { "db/ded_mult_br81.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ded_mult_br81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_br81 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1 " "Info: Elaborating entity \"ded_mult_br81\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\"" {  } { { "db/mult_add_dfr2.tdf" "ded_mult1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/mult_add_dfr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_dfr2:auto_generated\|ded_mult_br81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_br81.tdf" "pre_result" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ded_mult_br81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_mult_cell.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_mult_cell.v" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_mult_cell.v" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ffr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ffr2 " "Info: Found entity 1: mult_add_ffr2" {  } { { "db/mult_add_ffr2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/mult_add_ffr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ffr2 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ffr2:auto_generated " "Info: Elaborating entity \"mult_add_ffr2\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ffr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3386 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3406 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 872 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 720 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 720 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 720 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6472.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6472 " "Info: Found entity 1: altsyncram_6472" {  } { { "db/altsyncram_6472.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_6472.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6472 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6472:auto_generated " "Info: Elaborating entity \"altsyncram_6472\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_6472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3457 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3480 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3507 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3548 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3563 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3582 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2487 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2497 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2507 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info: Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info: Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2516 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3592 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n802.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n802 " "Info: Found entity 1: altsyncram_n802" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n802 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated " "Info: Elaborating entity \"altsyncram_n802\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3656 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ddr_clock_bridge_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1 " "Info: Elaborating entity \"cpu_ddr_clock_bridge_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cpu_ddr_clock_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1\|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1\|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 7803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1\|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1\|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 7847 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1\|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1 " "Info: Elaborating entity \"rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1\|rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "rdv_fifo_for_sgdma_tx_m_read_to_cpu_ddr_clock_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 7871 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ddr_clock_bridge_m1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1 " "Info: Elaborating entity \"cpu_ddr_clock_bridge_m1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cpu_ddr_clock_bridge_m1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22709 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_ddr_clock_bridge.v 3 3 " "Warning: Using design file cpu_ddr_clock_bridge.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ddr_clock_bridge_downstream_fifo " "Info: Found entity 1: cpu_ddr_clock_bridge_downstream_fifo" {  } { { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ddr_clock_bridge_upstream_fifo " "Info: Found entity 2: cpu_ddr_clock_bridge_upstream_fifo" {  } { { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 87 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_ddr_clock_bridge " "Info: Found entity 3: cpu_ddr_clock_bridge" {  } { { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ddr_clock_bridge cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge " "Info: Elaborating entity \"cpu_ddr_clock_bridge\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cpu_ddr_clock_bridge" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ddr_clock_bridge_downstream_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo " "Info: Elaborating entity \"cpu_ddr_clock_bridge_downstream_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\"" {  } { { "cpu_ddr_clock_bridge.v" "the_downstream_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "cpu_ddr_clock_bridge.v" "downstream_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Info: Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 86 " "Info: Parameter \"lpm_width\" = \"86\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Info: Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1tf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_1tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1tf1 " "Info: Found entity 1: dcfifo_1tf1" {  } { { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1tf1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated " "Info: Elaborating entity \"dcfifo_1tf1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f47.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f47 " "Info: Found entity 1: a_graycounter_f47" {  } { { "db/a_graycounter_f47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_f47.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f47 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|a_graycounter_f47:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_f47\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|a_graycounter_f47:rdptr_g1p\"" {  } { { "db/dcfifo_1tf1.tdf" "rdptr_g1p" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bic " "Info: Found entity 1: a_graycounter_bic" {  } { { "db/a_graycounter_bic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_bic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|a_graycounter_bic:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_bic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|a_graycounter_bic:wrptr_g1p\"" {  } { { "db/dcfifo_1tf1.tdf" "wrptr_g1p" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_aic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_aic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_aic " "Info: Found entity 1: a_graycounter_aic" {  } { { "db/a_graycounter_aic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_aic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_aic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|a_graycounter_aic:wrptr_gp " "Info: Elaborating entity \"a_graycounter_aic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|a_graycounter_aic:wrptr_gp\"" {  } { { "db/dcfifo_1tf1.tdf" "wrptr_gp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ni31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ni31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ni31 " "Info: Found entity 1: altsyncram_ni31" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ni31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram " "Info: Elaborating entity \"altsyncram_ni31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\"" {  } { { "db/dcfifo_1tf1.tdf" "fifo_ram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dkd " "Info: Found entity 1: alt_synch_pipe_dkd" {  } { { "db/alt_synch_pipe_dkd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_dkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dkd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_dkd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\"" {  } { { "db/dcfifo_1tf1.tdf" "rs_dgwp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Info: Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_cd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\|dffpipe_cd9:dffpipe12 " "Info: Elaborating entity \"dffpipe_cd9\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_dkd:rs_dgwp\|dffpipe_cd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_dkd.tdf" "dffpipe12" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_dkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ekd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ekd " "Info: Found entity 1: alt_synch_pipe_ekd" {  } { { "db/alt_synch_pipe_ekd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_ekd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ekd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_ekd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\"" {  } { { "db/dcfifo_1tf1.tdf" "ws_dgrp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Info: Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\|dffpipe_dd9:dffpipe15 " "Info: Elaborating entity \"dffpipe_dd9\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|alt_synch_pipe_ekd:ws_dgrp\|dffpipe_dd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_ekd.tdf" "dffpipe15" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_ekd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_v46.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_v46 " "Info: Found entity 1: cmpr_v46" {  } { { "db/cmpr_v46.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_v46.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_v46 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|cmpr_v46:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_v46\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|cmpr_v46:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_1tf1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a18.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a18 " "Info: Found entity 1: mux_a18" {  } { { "db/mux_a18.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/mux_a18.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a18 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_a18\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_1tf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ddr_clock_bridge_upstream_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo " "Info: Elaborating entity \"cpu_ddr_clock_bridge_upstream_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\"" {  } { { "cpu_ddr_clock_bridge.v" "the_upstream_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "cpu_ddr_clock_bridge.v" "upstream_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 127 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info: Parameter \"lpm_width\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 127 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u1g1 " "Info: Found entity 1: dcfifo_u1g1" {  } { { "db/dcfifo_u1g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u1g1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated " "Info: Elaborating entity \"dcfifo_u1g1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jfb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jfb " "Info: Found entity 1: a_gray2bin_jfb" {  } { { "db/a_gray2bin_jfb.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_gray2bin_jfb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jfb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_jfb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_gray2bin_jfb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_u1g1.tdf" "wrptr_g_gray2bin" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i47.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i47 " "Info: Found entity 1: a_graycounter_i47" {  } { { "db/a_graycounter_i47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_i47.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i47 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_i47:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_i47\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_i47:rdptr_g1p\"" {  } { { "db/dcfifo_u1g1.tdf" "rdptr_g1p" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eic " "Info: Found entity 1: a_graycounter_eic" {  } { { "db/a_graycounter_eic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_eic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_eic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\"" {  } { { "db/dcfifo_u1g1.tdf" "wrptr_g1p" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dic " "Info: Found entity 1: a_graycounter_dic" {  } { { "db/a_graycounter_dic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_dic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp " "Info: Elaborating entity \"a_graycounter_dic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\"" {  } { { "db/dcfifo_u1g1.tdf" "wrptr_gp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_di31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_di31 " "Info: Found entity 1: altsyncram_di31" {  } { { "db/altsyncram_di31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_di31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_di31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram " "Info: Elaborating entity \"altsyncram_di31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\"" {  } { { "db/dcfifo_u1g1.tdf" "fifo_ram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Info: Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\"" {  } { { "db/dcfifo_u1g1.tdf" "rs_dgwp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe15 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe15" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_brp " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_brp\"" {  } { { "db/dcfifo_u1g1.tdf" "ws_brp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Info: Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\"" {  } { { "db/dcfifo_u1g1.tdf" "ws_dgrp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_gd9:dffpipe19 " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_gd9:dffpipe19\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe19" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_156.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_156 " "Info: Found entity 1: cmpr_156" {  } { { "db/cmpr_156.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_156.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_156 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_156\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u1g1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_056.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_056 " "Info: Found entity 1: cmpr_056" {  } { { "db/cmpr_056.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_056.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_056 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_056:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_056\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|cmpr_056:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u1g1.tdf" "rdempty_eq_comp1_msb" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 87 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_0_in_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_0_in " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_0_in_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_0_in\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_0_in" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22768 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_0_out_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_0_out " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_0_out_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_0_out\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_0_out" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22789 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v 5 5 " "Warning: Using design file cycloneiii_3c120_niosii_standard_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse " "Info: Found entity 1: cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM " "Info: Found entity 2: cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cycloneIII_3c120_niosII_standard_sopc_clock_0_master_FSM " "Info: Found entity 3: cycloneIII_3c120_niosII_standard_sopc_clock_0_master_FSM" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe " "Info: Found entity 4: cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cycloneIII_3c120_niosII_standard_sopc_clock_0 " "Info: Found entity 5: cycloneIII_3c120_niosII_standard_sopc_clock_0" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(98) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(98): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(107) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(107): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(116) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(116): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(245) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(245): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(254) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(254): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(263) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(263): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(272) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(272): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_0.v(281) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_0.v(281): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_0 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0 " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_0\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_0" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22815 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "read_done_edge_to_pulse" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "slave_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_0_master_FSM cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_0_master_FSM\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_master_FSM:master_FSM\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "master_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_0.v" "endofpacket_bit_pipe" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_0.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_1_in_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_1_in " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_1_in_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_1_in\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_1_in" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22846 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_1_out_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_1_out " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_1_out_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_1_out\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_1_out" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22867 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v 5 5 " "Warning: Using design file cycloneiii_3c120_niosii_standard_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse " "Info: Found entity 1: cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM " "Info: Found entity 2: cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cycloneIII_3c120_niosII_standard_sopc_clock_1_master_FSM " "Info: Found entity 3: cycloneIII_3c120_niosII_standard_sopc_clock_1_master_FSM" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe " "Info: Found entity 4: cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cycloneIII_3c120_niosII_standard_sopc_clock_1 " "Info: Found entity 5: cycloneIII_3c120_niosII_standard_sopc_clock_1" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(98) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(98): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(107) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(107): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(116) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(116): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(245) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(245): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(254) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(254): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(263) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(263): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(272) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(272): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_1.v(281) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_1.v(281): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1 " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22893 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "read_done_edge_to_pulse" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "slave_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_1_master_FSM cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_master_FSM:master_FSM " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_1_master_FSM\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_master_FSM:master_FSM\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "master_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_1.v" "endofpacket_bit_pipe" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_1.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_2_in_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_2_in " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_2_in_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2_in_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_2_in\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_2_in" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22924 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_2_out_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_2_out " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_2_out_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2_out_arbitrator:the_cycloneIII_3c120_niosII_standard_sopc_clock_2_out\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_2_out" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22945 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v 5 5 " "Warning: Using design file cycloneiii_3c120_niosii_standard_sopc_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse " "Info: Found entity 1: cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM " "Info: Found entity 2: cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cycloneIII_3c120_niosII_standard_sopc_clock_2_master_FSM " "Info: Found entity 3: cycloneIII_3c120_niosII_standard_sopc_clock_2_master_FSM" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 205 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe " "Info: Found entity 4: cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 374 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cycloneIII_3c120_niosII_standard_sopc_clock_2 " "Info: Found entity 5: cycloneIII_3c120_niosII_standard_sopc_clock_2" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(98) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(98): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(107) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(107): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(116) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(116): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 116 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(245) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(245): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(254) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(254): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 254 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(263) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(263): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 263 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(272) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(272): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 272 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cycloneiii_3c120_niosii_standard_sopc_clock_2.v(281) " "Warning (10037): Verilog HDL or VHDL warning at cycloneiii_3c120_niosii_standard_sopc_clock_2.v(281): conditional expression evaluates to a constant" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 281 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_2 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2 " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_2\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_cycloneIII_3c120_niosII_standard_sopc_clock_2" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22971 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "read_done_edge_to_pulse" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM:slave_FSM " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM:slave_FSM\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "slave_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_2_master_FSM cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_master_FSM:master_FSM " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_2_master_FSM\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_master_FSM:master_FSM\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "master_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc_clock_2.v" "endofpacket_bit_pipe" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc_clock_2.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1 " "Info: Elaborating entity \"ddr2_sdram_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_ddr2_sdram_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23003 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1\|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram_s1_arbitrator:the_ddr2_sdram_s1\|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr2_sdram_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 11383 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "cycloneIII_3c120_niosII_standard_sopc_reset_clk_125_domain_synch" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23021 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram.v 1 1 " "Warning: Using design file ddr2_sdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram " "Info: Found entity 1: ddr2_sdram" {  } { { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram " "Info: Elaborating entity \"ddr2_sdram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_ddr2_sdram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram_controller_phy.v 1 1 " "Warning: Using design file ddr2_sdram_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram_controller_phy " "Info: Found entity 1: ddr2_sdram_controller_phy" {  } { { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_controller_phy cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst " "Info: Elaborating entity \"ddr2_sdram_controller_phy\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\"" {  } { { "ddr2_sdram.v" "ddr2_sdram_controller_phy_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram_alt_ddrx_controller_wrapper.v 1 1 " "Warning: Using design file ddr2_sdram_alt_ddrx_controller_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram_alt_ddrx_controller_wrapper " "Info: Found entity 1: ddr2_sdram_alt_ddrx_controller_wrapper" {  } { { "ddr2_sdram_alt_ddrx_controller_wrapper.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_alt_ddrx_controller_wrapper.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_alt_ddrx_controller_wrapper cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst " "Info: Elaborating entity \"ddr2_sdram_alt_ddrx_controller_wrapper\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\"" {  } { { "ddr2_sdram_controller_phy.v" "ddr2_sdram_alt_ddrx_controller_wrapper_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 316 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_controller.v(70) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(70): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_controller.v(71) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(71): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_controller.v(72) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(72): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_controller.v(73) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(73): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_controller.v(74) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(74): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_controller.v(75) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(75): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_controller.v(76) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(76): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_controller.v(77) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(77): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_controller.v(78) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(78): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_controller.v(79) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(79): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_controller.v(80) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(80): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_controller.v(81) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(81): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_controller.v(82) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(82): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_controller.v(83) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(83): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_controller.v(84) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(84): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_controller.v(97) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_controller.v(97): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_controller.v 1 1 " "Warning: Using design file alt_ddrx_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_controller " "Info: Found entity 1: alt_ddrx_controller" {  } { { "alt_ddrx_controller.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_controller cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst " "Info: Elaborating entity \"alt_ddrx_controller\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\"" {  } { { "ddr2_sdram_alt_ddrx_controller_wrapper.v" "alt_ddrx_controller_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_alt_ddrx_controller_wrapper.v" 331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_clock_and_reset.v 2 2 " "Warning: Using design file alt_ddrx_clock_and_reset.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_clock_and_reset " "Info: Found entity 1: alt_ddrx_clock_and_reset" {  } { { "alt_ddrx_clock_and_reset.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_clock_and_reset.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alt_ddrx_reset_sync " "Info: Found entity 2: alt_ddrx_reset_sync" {  } { { "alt_ddrx_clock_and_reset.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_clock_and_reset.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_clock_and_reset cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst " "Info: Elaborating entity \"alt_ddrx_clock_and_reset\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\"" {  } { { "alt_ddrx_controller.v" "clock_and_reset_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 460 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_reset_sync cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst " "Info: Elaborating entity \"alt_ddrx_reset_sync\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\"" {  } { { "alt_ddrx_clock_and_reset.v" "reset_sync_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_clock_and_reset.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_reset_sync cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:half_reset_sync_inst " "Info: Elaborating entity \"alt_ddrx_reset_sync\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:half_reset_sync_inst\"" {  } { { "alt_ddrx_clock_and_reset.v" "half_reset_sync_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_clock_and_reset.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_input_if.v 1 1 " "Warning: Using design file alt_ddrx_input_if.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_input_if " "Info: Found entity 1: alt_ddrx_input_if" {  } { { "alt_ddrx_input_if.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_input_if.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_input_if cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst " "Info: Elaborating entity \"alt_ddrx_input_if\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\"" {  } { { "alt_ddrx_controller.v" "input_if_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_wdata_fifo.v 1 1 " "Warning: Using design file alt_ddrx_wdata_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_wdata_fifo " "Info: Found entity 1: alt_ddrx_wdata_fifo" {  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_wdata_fifo.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_wdata_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst " "Info: Elaborating entity \"alt_ddrx_wdata_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\"" {  } { { "alt_ddrx_input_if.v" "wdata_fifo_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_input_if.v" 344 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "wdata_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_wdata_fifo.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_wdata_fifo.v" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 240 " "Info: Parameter \"almost_full_value\" = \"240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_wdata_fifo.v" 105 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ma61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ma61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ma61 " "Info: Found entity 1: scfifo_ma61" {  } { { "db/scfifo_ma61.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_ma61.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ma61 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated " "Info: Elaborating entity \"scfifo_ma61\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_k131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k131 " "Info: Found entity 1: a_dpfifo_k131" {  } { { "db/a_dpfifo_k131.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_k131.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k131 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo " "Info: Elaborating entity \"a_dpfifo_k131\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\"" {  } { { "db/scfifo_ma61.tdf" "dpfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_ma61.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u0e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u0e1 " "Info: Found entity 1: altsyncram_u0e1" {  } { { "db/altsyncram_u0e1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_u0e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u0e1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_u0e1:FIFOram " "Info: Elaborating entity \"altsyncram_u0e1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_u0e1:FIFOram\"" {  } { { "db/a_dpfifo_k131.tdf" "FIFOram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_k131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cr8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cr8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cr8 " "Info: Found entity 1: cmpr_cr8" {  } { { "db/cmpr_cr8.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_cr8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cr8 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cmpr_cr8:almost_full_comparer " "Info: Elaborating entity \"cmpr_cr8\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cmpr_cr8:almost_full_comparer\"" {  } { { "db/a_dpfifo_k131.tdf" "almost_full_comparer" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_k131.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cr8 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cmpr_cr8:two_comparison " "Info: Elaborating entity \"cmpr_cr8\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cmpr_cr8:two_comparison\"" {  } { { "db/a_dpfifo_k131.tdf" "two_comparison" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_k131.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pmb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pmb " "Info: Found entity 1: cntr_pmb" {  } { { "db/cntr_pmb.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_pmb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pmb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_pmb:rd_ptr_msb " "Info: Elaborating entity \"cntr_pmb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_pmb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k131.tdf" "rd_ptr_msb" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_k131.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6n7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6n7 " "Info: Found entity 1: cntr_6n7" {  } { { "db/cntr_6n7.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_6n7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6n7 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_6n7:usedw_counter " "Info: Elaborating entity \"cntr_6n7\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_6n7:usedw_counter\"" {  } { { "db/a_dpfifo_k131.tdf" "usedw_counter" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_k131.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qmb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qmb " "Info: Found entity 1: cntr_qmb" {  } { { "db/cntr_qmb.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_qmb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qmb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_qmb:wr_ptr " "Info: Elaborating entity \"cntr_qmb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_fifo\|scfifo_ma61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_qmb:wr_ptr\"" {  } { { "db/a_dpfifo_k131.tdf" "wr_ptr" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_k131.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "wdata_be_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_wdata_fifo.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\"" {  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_wdata_fifo.v" 133 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alt_ddrx_wdata_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_wdata_fifo.v" 133 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i231.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_i231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i231 " "Info: Found entity 1: scfifo_i231" {  } { { "db/scfifo_i231.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_i231.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i231 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated " "Info: Elaborating entity \"scfifo_i231\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rd21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_rd21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rd21 " "Info: Found entity 1: a_dpfifo_rd21" {  } { { "db/a_dpfifo_rd21.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_rd21.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rd21 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo " "Info: Elaborating entity \"a_dpfifo_rd21\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\"" {  } { { "db/scfifo_i231.tdf" "dpfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_i231.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_std1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_std1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_std1 " "Info: Found entity 1: altsyncram_std1" {  } { { "db/altsyncram_std1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_std1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_std1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|altsyncram_std1:FIFOram " "Info: Elaborating entity \"altsyncram_std1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|altsyncram_std1:FIFOram\"" {  } { { "db/a_dpfifo_rd21.tdf" "FIFOram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_rd21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_cmd_gen.v 1 1 " "Warning: Using design file alt_ddrx_cmd_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_gen " "Info: Found entity 1: alt_ddrx_cmd_gen" {  } { { "alt_ddrx_cmd_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_cmd_gen.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cmd_gen cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst " "Info: Elaborating entity \"alt_ddrx_cmd_gen\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "alt_ddrx_input_if.v" "cmd_gen_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_input_if.v" 398 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_cmd_queue.v 1 1 " "Warning: Using design file alt_ddrx_cmd_queue.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cmd_queue " "Info: Found entity 1: alt_ddrx_cmd_queue" {  } { { "alt_ddrx_cmd_queue.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_cmd_queue.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cmd_queue cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_queue:cmd_queue_inst " "Info: Elaborating entity \"alt_ddrx_cmd_queue\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_queue:cmd_queue_inst\"" {  } { { "alt_ddrx_input_if.v" "cmd_queue_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_input_if.v" 506 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_avalon_if.v 1 1 " "Warning: Using design file alt_ddrx_avalon_if.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_avalon_if " "Info: Found entity 1: alt_ddrx_avalon_if" {  } { { "alt_ddrx_avalon_if.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_avalon_if.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_avalon_if cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_avalon_if:avalon_if_inst " "Info: Elaborating entity \"alt_ddrx_avalon_if\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_avalon_if:avalon_if_inst\"" {  } { { "alt_ddrx_input_if.v" "avalon_if_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_input_if.v" 604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_bank_timer_wrapper.v 1 1 " "Warning: Using design file alt_ddrx_bank_timer_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_wrapper " "Info: Found entity 1: alt_ddrx_bank_timer_wrapper" {  } { { "alt_ddrx_bank_timer_wrapper.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer_wrapper cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer_wrapper\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\"" {  } { { "alt_ddrx_controller.v" "bank_timer_wrapper_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 755 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_bank_timer.v 1 1 " "Warning: Using design file alt_ddrx_bank_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer " "Info: Found entity 1: alt_ddrx_bank_timer" {  } { { "alt_ddrx_bank_timer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "bank_timer_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_wrapper.v" 1188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_bank_timer_info.v 1 1 " "Warning: Using design file alt_ddrx_bank_timer_info.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bank_timer_info " "Info: Found entity 1: alt_ddrx_bank_timer_info" {  } { { "alt_ddrx_bank_timer_info.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_info.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bank_timer_info cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|alt_ddrx_bank_timer_info:bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst " "Info: Elaborating entity \"alt_ddrx_bank_timer_info\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bank_timer:bank_timer_inst\|alt_ddrx_bank_timer_info:bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst\"" {  } { { "alt_ddrx_bank_timer.v" "bank_timer_info_per_chip\[0\].bank_timer_info_per_bank\[0\].bank_timer_info_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer.v" 1050 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_rank_monitor.v 1 1 " "Warning: Using design file alt_ddrx_rank_monitor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_rank_monitor " "Info: Found entity 1: alt_ddrx_rank_monitor" {  } { { "alt_ddrx_rank_monitor.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_rank_monitor.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_rank_monitor cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst " "Info: Elaborating entity \"alt_ddrx_rank_monitor\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "rank_monitor_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_wrapper.v" 1340 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_cache.v 1 1 " "Warning: Using design file alt_ddrx_cache.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_cache " "Info: Found entity 1: alt_ddrx_cache" {  } { { "alt_ddrx_cache.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_cache.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_cache cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_cache:cache_inst " "Info: Elaborating entity \"alt_ddrx_cache\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_cache:cache_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "cache_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_wrapper.v" 1392 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_bypass.v 1 1 " "Warning: Using design file alt_ddrx_bypass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_bypass " "Info: Found entity 1: alt_ddrx_bypass" {  } { { "alt_ddrx_bypass.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bypass.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_bypass cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bypass:bypass_inst " "Info: Elaborating entity \"alt_ddrx_bypass\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_bypass:bypass_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "bypass_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_wrapper.v" 1554 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_timing_param.v 1 1 " "Warning: Using design file alt_ddrx_timing_param.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_timing_param " "Info: Found entity 1: alt_ddrx_timing_param" {  } { { "alt_ddrx_timing_param.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_timing_param.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_timing_param cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst " "Info: Elaborating entity \"alt_ddrx_timing_param\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\"" {  } { { "alt_ddrx_bank_timer_wrapper.v" "timing_param_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_wrapper.v" 1778 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fetch FETCH alt_ddrx_state_machine.v(240) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_state_machine.v(240): object \"fetch\" differs only in case from object \"FETCH\" in the same scope" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_state_machine.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_state_machine.v(626) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_state_machine.v(626): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_state_machine.v" 626 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_state_machine.v 1 1 " "Warning: Using design file alt_ddrx_state_machine.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_state_machine " "Info: Found entity 1: alt_ddrx_state_machine" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_state_machine.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_state_machine cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst " "Info: Elaborating entity \"alt_ddrx_state_machine\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\"" {  } { { "alt_ddrx_controller.v" "state_machine_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 925 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_ddrx_state_machine.v(2303) " "Info (10264): Verilog HDL Case Statement information at alt_ddrx_state_machine.v(2303): all case item expressions in this case statement are onehot" {  } { { "alt_ddrx_state_machine.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_state_machine.v" 2303 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_addr_cmd.v 1 1 " "Warning: Using design file alt_ddrx_addr_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_addr_cmd " "Info: Found entity 1: alt_ddrx_addr_cmd" {  } { { "alt_ddrx_addr_cmd.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_addr_cmd.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_addr_cmd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_addr_cmd:addr_cmd_inst " "Info: Elaborating entity \"alt_ddrx_addr_cmd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_addr_cmd:addr_cmd_inst\"" {  } { { "alt_ddrx_controller.v" "addr_cmd_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_afi_block.v 1 1 " "Warning: Using design file alt_ddrx_afi_block.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_afi_block " "Info: Found entity 1: alt_ddrx_afi_block" {  } { { "alt_ddrx_afi_block.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_afi_block.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_afi_block cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_afi_block:afi_block_inst " "Info: Elaborating entity \"alt_ddrx_afi_block\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_afi_block:afi_block_inst\"" {  } { { "alt_ddrx_controller.v" "afi_block_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 1002 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(209) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_odt_gen.v(209): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 209 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_ddrx_odt_gen.v(388) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_odt_gen.v(388): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 388 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_odt_gen.v 1 1 " "Warning: Using design file alt_ddrx_odt_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_odt_gen " "Info: Found entity 1: alt_ddrx_odt_gen" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_odt_gen cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst " "Info: Elaborating entity \"alt_ddrx_odt_gen\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\"" {  } { { "alt_ddrx_controller.v" "odt_gen_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 1027 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct_odt_h alt_ddrx_odt_gen.v(79) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(79): object \"correct_odt_h\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_write_r alt_ddrx_odt_gen.v(85) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(85): object \"do_write_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "do_read_r alt_ddrx_odt_gen.v(86) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(86): object \"do_read_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_chip_r alt_ddrx_odt_gen.v(87) " "Warning (10036): Verilog HDL or VHDL warning at alt_ddrx_odt_gen.v(87): object \"to_chip_r\" assigned a value but never read" {  } { { "alt_ddrx_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_ddr2_odt_gen.v 1 1 " "Warning: Using design file alt_ddrx_ddr2_odt_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ddr2_odt_gen " "Info: Found entity 1: alt_ddrx_ddr2_odt_gen" {  } { { "alt_ddrx_ddr2_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_ddr2_odt_gen.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_ddr2_odt_gen cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst " "Info: Elaborating entity \"alt_ddrx_ddr2_odt_gen\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\"" {  } { { "alt_ddrx_odt_gen.v" "F\[0\].odt_gen_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_odt_gen.v" 478 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "combi_odt_h 0 alt_ddrx_ddr2_odt_gen.v(70) " "Warning (10030): Net \"combi_odt_h\" at alt_ddrx_ddr2_odt_gen.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "alt_ddrx_ddr2_odt_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_ddr2_odt_gen.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_ecc.v 1 1 " "Warning: Using design file alt_ddrx_ecc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_ecc " "Info: Found entity 1: alt_ddrx_ecc" {  } { { "alt_ddrx_ecc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_ecc.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_ecc cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_ecc:ecc_inst " "Info: Elaborating entity \"alt_ddrx_ecc\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_ecc:ecc_inst\"" {  } { { "alt_ddrx_controller.v" "ecc_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 1098 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CAS_WR_LAT mem_cas_wr_lat alt_ddrx_csr.v(65) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(65): object \"MEM_CAS_WR_LAT\" differs only in case from object \"mem_cas_wr_lat\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADD_LAT mem_add_lat alt_ddrx_csr.v(66) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(66): object \"MEM_ADD_LAT\" differs only in case from object \"mem_add_lat\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TCL mem_tcl alt_ddrx_csr.v(67) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(67): object \"MEM_TCL\" differs only in case from object \"mem_tcl\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRRD mem_trrd alt_ddrx_csr.v(68) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(68): object \"MEM_TRRD\" differs only in case from object \"mem_trrd\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TFAW mem_tfaw alt_ddrx_csr.v(69) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(69): object \"MEM_TFAW\" differs only in case from object \"mem_tfaw\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRFC mem_trfc alt_ddrx_csr.v(70) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(70): object \"MEM_TRFC\" differs only in case from object \"mem_trfc\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TREFI mem_trefi alt_ddrx_csr.v(71) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(71): object \"MEM_TREFI\" differs only in case from object \"mem_trefi\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRCD mem_trcd alt_ddrx_csr.v(72) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(72): object \"MEM_TRCD\" differs only in case from object \"mem_trcd\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRP mem_trp alt_ddrx_csr.v(73) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(73): object \"MEM_TRP\" differs only in case from object \"mem_trp\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWR mem_twr alt_ddrx_csr.v(74) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(74): object \"MEM_TWR\" differs only in case from object \"mem_twr\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TWTR mem_twtr alt_ddrx_csr.v(75) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(75): object \"MEM_TWTR\" differs only in case from object \"mem_twtr\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRTP mem_trtp alt_ddrx_csr.v(76) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(76): object \"MEM_TRTP\" differs only in case from object \"mem_trtp\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRAS mem_tras alt_ddrx_csr.v(77) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(77): object \"MEM_TRAS\" differs only in case from object \"mem_tras\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_TRC mem_trc alt_ddrx_csr.v(78) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(78): object \"MEM_TRC\" differs only in case from object \"mem_trc\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_AUTO_PD_CYCLES mem_auto_pd_cycles alt_ddrx_csr.v(79) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(79): object \"MEM_AUTO_PD_CYCLES\" differs only in case from object \"mem_auto_pd_cycles\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ORDER addr_order alt_ddrx_csr.v(82) " "Info (10281): Verilog HDL Declaration information at alt_ddrx_csr.v(82): object \"ADDR_ORDER\" differs only in case from object \"addr_order\" in the same scope" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alt_ddrx_csr.v 1 1 " "Warning: Using design file alt_ddrx_csr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alt_ddrx_csr " "Info: Found entity 1: alt_ddrx_csr" {  } { { "alt_ddrx_csr.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_csr.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_ddrx_csr cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_csr:csr_inst " "Info: Elaborating entity \"alt_ddrx_csr\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_csr:csr_inst\"" {  } { { "alt_ddrx_controller.v" "csr_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_controller.v" 1210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram_phy.v 1 1 " "Warning: Using design file ddr2_sdram_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram_phy " "Info: Found entity 1: ddr2_sdram_phy" {  } { { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst " "Info: Elaborating entity \"ddr2_sdram_phy\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\"" {  } { { "ddr2_sdram_controller_phy.v" "ddr2_sdram_phy_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram_phy_alt_mem_phy.v 12 12 " "Warning: Using design file ddr2_sdram_phy_alt_mem_phy.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram_phy_alt_mem_phy " "Info: Found entity 1: ddr2_sdram_phy_alt_mem_phy" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_sdram_phy_alt_mem_phy_clk_reset " "Info: Found entity 2: ddr2_sdram_phy_alt_mem_phy_clk_reset" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_sdram_phy_alt_mem_phy_ac " "Info: Found entity 3: ddr2_sdram_phy_alt_mem_phy_ac" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_sdram_phy_alt_mem_phy_addr_cmd " "Info: Found entity 4: ddr2_sdram_phy_alt_mem_phy_addr_cmd" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_sdram_phy_alt_mem_phy_dp_io " "Info: Found entity 5: ddr2_sdram_phy_alt_mem_phy_dp_io" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_sdram_phy_alt_mem_phy_read_dp " "Info: Found entity 6: ddr2_sdram_phy_alt_mem_phy_read_dp" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_sdram_phy_alt_mem_phy_write_dp_fr " "Info: Found entity 7: ddr2_sdram_phy_alt_mem_phy_write_dp_fr" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_sdram_phy_alt_mem_phy_rdata_valid " "Info: Found entity 8: ddr2_sdram_phy_alt_mem_phy_rdata_valid" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_sdram_phy_alt_mem_phy_mux " "Info: Found entity 9: ddr2_sdram_phy_alt_mem_phy_mux" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_sdram_phy_alt_mem_phy_mimic " "Info: Found entity 10: ddr2_sdram_phy_alt_mem_phy_mimic" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_sdram_phy_alt_mem_phy_mimic_debug " "Info: Found entity 11: ddr2_sdram_phy_alt_mem_phy_mimic_debug" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_sdram_phy_alt_mem_phy_reset_pipe " "Info: Found entity 12: ddr2_sdram_phy_alt_mem_phy_reset_pipe" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\"" {  } { { "ddr2_sdram_phy.v" "ddr2_sdram_phy_alt_mem_phy_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_sdram_phy_alt_mem_phy.v(462) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_dp_io cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_dp_io\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "dpio" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 552 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Elaborating entity \"altddio_in\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Info: Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_0fd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_in_0fd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_0fd " "Info: Found entity 1: ddio_in_0fd" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_0fd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated " "Info: Elaborating entity \"ddio_in_0fd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_read_dp cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_read_dp\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "rdp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 581 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Info: Parameter \"numwords_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Info: Parameter \"numwords_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Info: Parameter \"widthad_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_idh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idh1 " "Info: Found entity 1: altsyncram_idh1" {  } { { "db/altsyncram_idh1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_idh1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idh1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_idh1:auto_generated " "Info: Elaborating entity \"altsyncram_idh1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_idh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_write_dp_fr cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 670 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ddr2_sdram_phy_alt_mem_phy.v(3585) " "Warning (10230): Verilog HDL assignment warning at ddr2_sdram_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_addr_cmd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_addr_cmd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 812 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_ac cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_ac\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_sdram_phy_alt_mem_phy.v(1818) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_sdram_phy_alt_mem_phy.v(1819) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_sdram_phy_alt_mem_phy.v(1820) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_sdram_phy_alt_mem_phy.v(1821) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_sdram_phy_alt_mem_phy.v(1828) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_sdram_phy_alt_mem_phy.v(1829) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborating entity \"altddio_out\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Info: Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_egd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_egd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_egd " "Info: Found entity 1: ddio_out_egd" {  } { { "db/ddio_out_egd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_out_egd.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_egd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_egd:auto_generated " "Info: Elaborating entity \"ddio_out_egd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_egd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_ac cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_ac\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_sdram_phy_alt_mem_phy.v(1818) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_sdram_phy_alt_mem_phy.v(1819) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_sdram_phy_alt_mem_phy.v(1820) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_sdram_phy_alt_mem_phy.v(1821) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_sdram_phy_alt_mem_phy.v(1828) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_sdram_phy_alt_mem_phy.v(1829) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborating entity \"altddio_out\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_1jd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_1jd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_1jd " "Info: Found entity 1: ddio_out_1jd" {  } { { "db/ddio_out_1jd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_out_1jd.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_1jd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_1jd:auto_generated " "Info: Elaborating entity \"ddio_out_1jd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_1jd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Warning: Using design file ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram_phy_alt_mem_phy_seq_wrapper " "Info: Found entity 1: ddr2_sdram_phy_alt_mem_phy_seq_wrapper" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_seq_wrapper cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "seq_wrapper" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 900 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram_phy_alt_mem_phy_seq.vhd 25 8 " "Warning: Using design file ddr2_sdram_phy_alt_mem_phy_seq.vhd, which is not specified as a design file for the current project, but contains definitions for 25 design units and 8 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_sdram_phy_alt_mem_phy_constants_pkg " "Info: Found design unit 1: ddr2_sdram_phy_alt_mem_phy_constants_pkg" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_sdram_phy_alt_mem_phy_record_pkg " "Info: Found design unit 2: ddr2_sdram_phy_alt_mem_phy_record_pkg" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_sdram_phy_alt_mem_phy_record_pkg-body " "Info: Found design unit 3: ddr2_sdram_phy_alt_mem_phy_record_pkg-body" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_sdram_phy_alt_mem_phy_addr_cmd_pkg " "Info: Found design unit 4: ddr2_sdram_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_sdram_phy_alt_mem_phy_addr_cmd_pkg-body " "Info: Found design unit 5: ddr2_sdram_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_sdram_phy_alt_mem_phy_iram_addr_pkg " "Info: Found design unit 6: ddr2_sdram_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_sdram_phy_alt_mem_phy_iram_addr_pkg-body " "Info: Found design unit 7: ddr2_sdram_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_sdram_phy_alt_mem_phy_regs_pkg " "Info: Found design unit 8: ddr2_sdram_phy_alt_mem_phy_regs_pkg" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_sdram_phy_alt_mem_phy_regs_pkg-body " "Info: Found design unit 9: ddr2_sdram_phy_alt_mem_phy_regs_pkg-body" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_sdram_phy_alt_mem_phy_mmi-struct " "Info: Found design unit 10: ddr2_sdram_phy_alt_mem_phy_mmi-struct" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_sdram_phy_alt_mem_phy_admin-struct " "Info: Found design unit 11: ddr2_sdram_phy_alt_mem_phy_admin-struct" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_sdram_phy_alt_mem_phy_iram_ram-struct " "Info: Found design unit 12: ddr2_sdram_phy_alt_mem_phy_iram_ram-struct" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 6800 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_sdram_phy_alt_mem_phy_iram-struct " "Info: Found design unit 13: ddr2_sdram_phy_alt_mem_phy_iram-struct" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 6944 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_sdram_phy_alt_mem_phy_dgrb-struct " "Info: Found design unit 14: ddr2_sdram_phy_alt_mem_phy_dgrb-struct" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 7840 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_sdram_phy_alt_mem_phy_dgwb-rtl " "Info: Found design unit 15: ddr2_sdram_phy_alt_mem_phy_dgwb-rtl" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 10973 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_sdram_phy_alt_mem_phy_ctrl-struct " "Info: Found design unit 16: ddr2_sdram_phy_alt_mem_phy_ctrl-struct" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 11623 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_sdram_phy_alt_mem_phy_seq-struct " "Info: Found design unit 17: ddr2_sdram_phy_alt_mem_phy_seq-struct" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 12889 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram_phy_alt_mem_phy_mmi " "Info: Found entity 1: ddr2_sdram_phy_alt_mem_phy_mmi" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_sdram_phy_alt_mem_phy_admin " "Info: Found entity 2: ddr2_sdram_phy_alt_mem_phy_admin" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_sdram_phy_alt_mem_phy_iram_ram " "Info: Found entity 3: ddr2_sdram_phy_alt_mem_phy_iram_ram" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 6783 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_sdram_phy_alt_mem_phy_iram " "Info: Found entity 4: ddr2_sdram_phy_alt_mem_phy_iram" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 6887 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_sdram_phy_alt_mem_phy_dgrb " "Info: Found entity 5: ddr2_sdram_phy_alt_mem_phy_dgrb" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 7734 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_sdram_phy_alt_mem_phy_dgwb " "Info: Found entity 6: ddr2_sdram_phy_alt_mem_phy_dgwb" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 10906 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_sdram_phy_alt_mem_phy_ctrl " "Info: Found entity 7: ddr2_sdram_phy_alt_mem_phy_ctrl" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 11558 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_sdram_phy_alt_mem_phy_seq " "Info: Found entity 8: ddr2_sdram_phy_alt_mem_phy_seq" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 12666 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_seq cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_seq\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_sdram_phy_alt_mem_phy_seq.vhd(14099) " "Warning (10631): VHDL Process Statement warning at ddr2_sdram_phy_alt_mem_phy_seq.vhd(14099): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 14099 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_sdram_phy_alt_mem_phy_seq.vhd(14099) " "Warning (10631): VHDL Process Statement warning at ddr2_sdram_phy_alt_mem_phy_seq.vhd(14099): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 14099 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_admin cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_admin\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\"" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "admin" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 13078 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_dgrb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_dgrb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 13374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_sdram_phy_alt_mem_phy_seq.vhd(9403) " "Warning (10631): VHDL Process Statement warning at ddr2_sdram_phy_alt_mem_phy_seq.vhd(9403): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 9403 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_dgwb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_dgwb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 13436 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_ctrl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_ctrl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 13474 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_rdata_valid cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_rdata_valid\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "rdv_pipe" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 920 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_sdram_phy_alt_mem_phy.v(3772) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ni1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2ni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ni1 " "Info: Found entity 1: altsyncram_2ni1" {  } { { "db/altsyncram_2ni1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_2ni1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ni1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2ni1:auto_generated " "Info: Elaborating entity \"altsyncram_2ni1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_2ni1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_clk_reset cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_clk_reset\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "clk" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ddr2_sdram_phy_alt_mem_phy.v(1222) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ddr2_sdram_phy_alt_mem_phy.v(1223) " "Warning (10036): Verilog HDL or VHDL warning at ddr2_sdram_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr2_sdram_phy_alt_mem_phy_pll.v 1 1 " "Warning: Using design file ddr2_sdram_phy_alt_mem_phy_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_sdram_phy_alt_mem_phy_pll " "Info: Found entity 1: ddr2_sdram_phy_alt_mem_phy_pll" {  } { { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_pll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_pll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "pll" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ddr2_sdram_phy_alt_mem_phy_pll.v" "altpll_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Info: Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3077 " "Info: Parameter \"clk0_multiply_by\" = \"3077\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2500 " "Info: Parameter \"clk1_divide_by\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3077 " "Info: Parameter \"clk1_multiply_by\" = \"3077\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2500 " "Info: Parameter \"clk2_divide_by\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3077 " "Info: Parameter \"clk2_multiply_by\" = \"3077\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1625 " "Info: Parameter \"clk2_phase_shift\" = \"-1625\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2500 " "Info: Parameter \"clk3_divide_by\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 3077 " "Info: Parameter \"clk3_multiply_by\" = \"3077\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2500 " "Info: Parameter \"clk4_divide_by\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3077 " "Info: Parameter \"clk4_multiply_by\" = \"3077\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Info: Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Info: Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Info: Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Info: Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Info: Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Info: Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 101 " "Info: Parameter \"vco_phase_shift_step\" = \"101\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Info: Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_5kl3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_5kl3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_5kl3 " "Info: Found entity 1: altpll_5kl3" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 35 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_5kl3 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated " "Info: Elaborating entity \"altpll_5kl3\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_rfo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_rfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_rfo " "Info: Found entity 1: altpll_dyn_phase_le_rfo" {  } { { "db/altpll_dyn_phase_le_rfo.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_rfo.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_rfo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2 " "Info: Elaborating entity \"altpll_dyn_phase_le_rfo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\"" {  } { { "db/altpll_5kl3.tdf" "altpll_dyn_phase_le2" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_rfo.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_rfo.tdf" 33 2 0 } } { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 48 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } } { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } } { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_sfo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_sfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_sfo " "Info: Found entity 1: altpll_dyn_phase_le_sfo" {  } { { "db/altpll_dyn_phase_le_sfo.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_sfo.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_sfo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4 " "Info: Elaborating entity \"altpll_dyn_phase_le_sfo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\"" {  } { { "db/altpll_5kl3.tdf" "altpll_dyn_phase_le4" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_sfo.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_sfo.tdf" 33 2 0 } } { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 49 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } } { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } } { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_tfo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_tfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_tfo " "Info: Found entity 1: altpll_dyn_phase_le_tfo" {  } { { "db/altpll_dyn_phase_le_tfo.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_tfo.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_tfo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5 " "Info: Elaborating entity \"altpll_dyn_phase_le_tfo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\"" {  } { { "db/altpll_5kl3.tdf" "altpll_dyn_phase_le5" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Warning: Variable or input pin \"datad\" is defined but never used" {  } { { "db/altpll_dyn_phase_le_tfo.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_tfo.tdf" 33 2 0 } } { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 50 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } } { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } } { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Elaborating entity \"altddio_bidir\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Warning: Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1611 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } } { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } } { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Info: Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Info: Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Info: Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_e4h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_e4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_e4h " "Info: Found entity 1: ddio_bidir_e4h" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_bidir_e4h.tdf" 29 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_e4h cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated " "Info: Elaborating entity \"ddio_bidir_e4h\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Elaborating entity \"altddio_bidir\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Warning: Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1642 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } } { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } } { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Info: Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Info: Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Info: Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_idf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_idf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_idf " "Info: Found entity 1: ddio_bidir_idf" {  } { { "db/ddio_bidir_idf.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_bidir_idf.tdf" 29 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_idf cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated " "Info: Elaborating entity \"ddio_bidir_idf\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_reset_pipe cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_reset_pipe cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_reset_pipe\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_sdram_phy_alt_mem_phy_mimic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_mimic:mmc " "Info: Elaborating entity \"ddr2_sdram_phy_alt_mem_phy_mimic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "mmc" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_memory_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1 " "Info: Elaborating entity \"descriptor_memory_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_descriptor_memory_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "descriptor_memory.v 1 1 " "Warning: Using design file descriptor_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_memory " "Info: Found entity 1: descriptor_memory" {  } { { "descriptor_memory.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/descriptor_memory.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_memory cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory " "Info: Elaborating entity \"descriptor_memory\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_descriptor_memory" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "descriptor_memory.v" "the_altsyncram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/descriptor_memory.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "descriptor_memory.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/descriptor_memory.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file descriptor_memory.hex " "Info: Parameter \"init_file\" = \"descriptor_memory.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Info: Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "descriptor_memory.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/descriptor_memory.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lec1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lec1 " "Info: Found entity 1: altsyncram_lec1" {  } { { "db/altsyncram_lec1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lec1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lec1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_lec1:auto_generated " "Info: Elaborating entity \"altsyncram_lec1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|descriptor_memory:the_descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_lec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_tristate_bridge_avalon_slave_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave " "Info: Elaborating entity \"flash_tristate_bridge_avalon_slave_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_flash_tristate_bridge_avalon_slave" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_res_timer_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|high_res_timer_s1_arbitrator:the_high_res_timer_s1 " "Info: Elaborating entity \"high_res_timer_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|high_res_timer_s1_arbitrator:the_high_res_timer_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_high_res_timer_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "high_res_timer.v 1 1 " "Warning: Using design file high_res_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 high_res_timer " "Info: Found entity 1: high_res_timer" {  } { { "high_res_timer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/high_res_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_res_timer cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|high_res_timer:the_high_res_timer " "Info: Elaborating entity \"high_res_timer\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|high_res_timer:the_high_res_timer\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_high_res_timer" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_jtag_uart" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Info: Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Info: Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo " "Info: Elaborating entity \"a_fffifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[7\]" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Info: Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/mux_dqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dqc cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dqc:auto_generated " "Info: Elaborating entity \"mux_dqc\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_dqc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p9f " "Info: Found entity 1: cntr_p9f" {  } { { "db/cntr_p9f.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_p9f.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p9f cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_p9f:auto_generated " "Info: Elaborating entity \"cntr_p9f\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_p9f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Info: Elaborating entity \"a_fefifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vdg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_vdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vdg " "Info: Found entity 1: cmpr_vdg" {  } { { "db/cmpr_vdg.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_vdg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vdg cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_vdg:auto_generated " "Info: Elaborating entity \"cmpr_vdg\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_vdg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 3 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 3 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 777 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|led_pio_s1_arbitrator:the_led_pio_s1 " "Info: Elaborating entity \"led_pio_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|led_pio_s1_arbitrator:the_led_pio_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_led_pio_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "led_pio.v 1 1 " "Warning: Using design file led_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_pio " "Info: Found entity 1: led_pio" {  } { { "led_pio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/led_pio.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|led_pio:the_led_pio " "Info: Elaborating entity \"led_pio\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|led_pio:the_led_pio\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_led_pio" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23307 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "performance_counter_control_slave_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave " "Info: Elaborating entity \"performance_counter_control_slave_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_performance_counter_control_slave" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "performance_counter.v 1 1 " "Warning: Using design file performance_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 performance_counter " "Info: Found entity 1: performance_counter" {  } { { "performance_counter.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/performance_counter.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "performance_counter cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter " "Info: Elaborating entity \"performance_counter\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_performance_counter" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_before_tristate_bridge_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1 " "Info: Elaborating entity \"pipeline_bridge_before_tristate_bridge_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_pipeline_bridge_before_tristate_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "rdv_fifo_for_cpu_data_master_to_pipeline_bridge_before_tristate_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 15083 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_before_tristate_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 15124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_before_tristate_bridge_m1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1 " "Info: Elaborating entity \"pipeline_bridge_before_tristate_bridge_m1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_pipeline_bridge_before_tristate_bridge_m1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pipeline_bridge_before_tristate_bridge.v 4 4 " "Warning: Using design file pipeline_bridge_before_tristate_bridge.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_bridge_before_tristate_bridge_downstream_adapter " "Info: Found entity 1: pipeline_bridge_before_tristate_bridge_downstream_adapter" {  } { { "pipeline_bridge_before_tristate_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pipeline_bridge_before_tristate_bridge.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_bridge_before_tristate_bridge_upstream_adapter " "Info: Found entity 2: pipeline_bridge_before_tristate_bridge_upstream_adapter" {  } { { "pipeline_bridge_before_tristate_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pipeline_bridge_before_tristate_bridge.v" 225 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_bridge_before_tristate_bridge_waitrequest_adapter " "Info: Found entity 3: pipeline_bridge_before_tristate_bridge_waitrequest_adapter" {  } { { "pipeline_bridge_before_tristate_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pipeline_bridge_before_tristate_bridge.v" 373 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_bridge_before_tristate_bridge " "Info: Found entity 4: pipeline_bridge_before_tristate_bridge" {  } { { "pipeline_bridge_before_tristate_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pipeline_bridge_before_tristate_bridge.v" 648 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_before_tristate_bridge cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge " "Info: Elaborating entity \"pipeline_bridge_before_tristate_bridge\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_pipeline_bridge_before_tristate_bridge" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23458 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_before_tristate_bridge_downstream_adapter cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge\|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter " "Info: Elaborating entity \"pipeline_bridge_before_tristate_bridge_downstream_adapter\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge\|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter\"" {  } { { "pipeline_bridge_before_tristate_bridge.v" "the_pipeline_bridge_before_tristate_bridge_downstream_adapter" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pipeline_bridge_before_tristate_bridge.v" 853 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_before_tristate_bridge_upstream_adapter cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge\|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter " "Info: Elaborating entity \"pipeline_bridge_before_tristate_bridge_upstream_adapter\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge\|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter\"" {  } { { "pipeline_bridge_before_tristate_bridge.v" "the_pipeline_bridge_before_tristate_bridge_upstream_adapter" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pipeline_bridge_before_tristate_bridge.v" 892 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_before_tristate_bridge_waitrequest_adapter cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge\|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter " "Info: Elaborating entity \"pipeline_bridge_before_tristate_bridge_waitrequest_adapter\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge\|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter\"" {  } { { "pipeline_bridge_before_tristate_bridge.v" "the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pipeline_bridge_before_tristate_bridge.v" 929 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll_s1_arbitrator:the_pll_s1 " "Info: Elaborating entity \"pll_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll_s1_arbitrator:the_pll_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_pll_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23484 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "pll.v(105) " "Warning (10262): Verilog HDL Event Control warning at pll.v(105): event expression is a constant" {  } { { "pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pll.v" 105 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Warning: Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pll.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pll.v(107) " "Warning (10037): Verilog HDL or VHDL warning at pll.v(107): conditional expression evaluates to a constant" {  } { { "pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pll.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll " "Info: Elaborating entity \"pll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_pll" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllpll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll " "Info: Elaborating entity \"altpllpll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\"" {  } { { "pll.v" "the_pll" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/pll.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.v" "altpll_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altpllpll.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altpllpll.v" 106 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 6 " "Info: Parameter \"clk2_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 20 " "Info: Parameter \"clk3_divide_by\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 20 " "Info: Parameter \"clk4_divide_by\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Info: Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 111111 " "Info: Parameter \"clk4_phase_shift\" = \"111111\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpllpll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altpllpll.v" 106 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_i5v2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_i5v2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_i5v2 " "Info: Found entity 1: altpll_i5v2" {  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_i5v2 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated " "Info: Elaborating entity \"altpll_i5v2\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_csr_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr " "Info: Elaborating entity \"sgdma_rx_csr_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_rx_csr" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_in_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_in_arbitrator:the_sgdma_rx_in " "Info: Elaborating entity \"sgdma_rx_in_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_in_arbitrator:the_sgdma_rx_in\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_rx_in" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23563 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_descriptor_read_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read " "Info: Elaborating entity \"sgdma_rx_descriptor_read_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_rx_descriptor_read" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23582 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_descriptor_write_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write " "Info: Elaborating entity \"sgdma_rx_descriptor_write_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_rx_descriptor_write" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23597 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_m_write_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write " "Info: Elaborating entity \"sgdma_rx_m_write_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_rx_m_write" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23614 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sgdma_rx.v 14 14 " "Warning: Using design file sgdma_rx.v, which is not specified as a design file for the current project, but contains definitions for 14 design units and 14 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_sgdma_rx " "Info: Found entity 1: control_status_slave_which_resides_within_sgdma_rx" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo " "Info: Found entity 2: descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 446 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_sgdma_rx " "Info: Found entity 3: descriptor_read_which_resides_within_sgdma_rx" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 508 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_sgdma_rx " "Info: Found entity 4: descriptor_write_which_resides_within_sgdma_rx" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 819 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 sgdma_rx_chain " "Info: Found entity 5: sgdma_rx_chain" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 948 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 sgdma_rx_command_grabber " "Info: Found entity 6: sgdma_rx_command_grabber" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1157 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx " "Info: Found entity 7: sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1267 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx " "Info: Found entity 8: thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1305 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 byteenable_gen_which_resides_within_sgdma_rx " "Info: Found entity 9: byteenable_gen_which_resides_within_sgdma_rx" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1409 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 sgdma_rx_m_write " "Info: Found entity 10: sgdma_rx_m_write" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1457 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sgdma_rx_command_fifo " "Info: Found entity 11: sgdma_rx_command_fifo" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1799 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 sgdma_rx_desc_address_fifo " "Info: Found entity 12: sgdma_rx_desc_address_fifo" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1861 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 sgdma_rx_status_token_fifo " "Info: Found entity 13: sgdma_rx_status_token_fifo" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1923 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 sgdma_rx " "Info: Found entity 14: sgdma_rx" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1985 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx " "Info: Elaborating entity \"sgdma_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_rx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_chain cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain " "Info: Elaborating entity \"sgdma_rx_chain\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\"" {  } { { "sgdma_rx.v" "the_sgdma_rx_chain" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_sgdma_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx " "Info: Elaborating entity \"control_status_slave_which_resides_within_sgdma_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx\"" {  } { { "sgdma_rx.v" "the_control_status_slave_which_resides_within_sgdma_rx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1088 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_sgdma_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx " "Info: Elaborating entity \"descriptor_read_which_resides_within_sgdma_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\"" {  } { { "sgdma_rx.v" "the_descriptor_read_which_resides_within_sgdma_rx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo " "Info: Elaborating entity \"descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\"" {  } { { "sgdma_rx.v" "the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "sgdma_rx.v" "descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Info: Elaborating entity \"a_fffifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4qc " "Info: Found entity 1: mux_4qc" {  } { { "db/mux_4qc.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/mux_4qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4qc cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_4qc:auto_generated " "Info: Elaborating entity \"mux_4qc\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_4qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_n9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n9f " "Info: Found entity 1: cntr_n9f" {  } { { "db/cntr_n9f.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_n9f.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n9f cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_n9f:auto_generated " "Info: Elaborating entity \"cntr_n9f\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_n9f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Info: Elaborating entity \"a_fefifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tdg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_tdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tdg " "Info: Found entity 1: cmpr_tdg" {  } { { "db/cmpr_tdg.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_tdg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tdg cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_tdg:auto_generated " "Info: Elaborating entity \"cmpr_tdg\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_tdg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 483 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_sgdma_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx " "Info: Elaborating entity \"descriptor_write_which_resides_within_sgdma_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx\"" {  } { { "sgdma_rx.v" "the_descriptor_write_which_resides_within_sgdma_rx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_command_grabber cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber " "Info: Elaborating entity \"sgdma_rx_command_grabber\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\"" {  } { { "sgdma_rx.v" "the_sgdma_rx_command_grabber" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_m_write cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write " "Info: Elaborating entity \"sgdma_rx_m_write\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\"" {  } { { "sgdma_rx.v" "the_sgdma_rx_m_write" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_sgdma_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx " "Info: Elaborating entity \"byteenable_gen_which_resides_within_sgdma_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx\"" {  } { { "sgdma_rx.v" "the_byteenable_gen_which_resides_within_sgdma_rx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1785 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM " "Info: Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM\"" {  } { { "sgdma_rx.v" "the_thirty_two_bit_byteenable_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:lower_sixteen_bit_byteenable_FSM " "Info: Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:lower_sixteen_bit_byteenable_FSM\"" {  } { { "sgdma_rx.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1382 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_command_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo " "Info: Elaborating entity \"sgdma_rx_command_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\"" {  } { { "sgdma_rx.v" "the_sgdma_rx_command_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\"" {  } { { "sgdma_rx.v" "sgdma_rx_command_fifo_command_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\"" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Info: Parameter \"lpm_width\" = \"104\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2c31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_2c31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2c31 " "Info: Found entity 1: scfifo_2c31" {  } { { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2c31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated " "Info: Elaborating entity \"scfifo_2c31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9i31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_9i31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9i31 " "Info: Found entity 1: a_dpfifo_9i31" {  } { { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9i31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo " "Info: Elaborating entity \"a_dpfifo_9i31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\"" {  } { { "db/scfifo_2c31.tdf" "dpfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsd1 " "Info: Found entity 1: altsyncram_qsd1" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsd1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram " "Info: Elaborating entity \"altsyncram_qsd1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\"" {  } { { "db/a_dpfifo_9i31.tdf" "FIFOram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5r8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5r8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5r8 " "Info: Found entity 1: cmpr_5r8" {  } { { "db/cmpr_5r8.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_5r8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5r8 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|cmpr_5r8:almost_full_comparer " "Info: Elaborating entity \"cmpr_5r8\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|cmpr_5r8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9i31.tdf" "almost_full_comparer" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vm7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vm7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vm7 " "Info: Found entity 1: cntr_vm7" {  } { { "db/cntr_vm7.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_vm7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vm7 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|cntr_vm7:usedw_counter " "Info: Elaborating entity \"cntr_vm7\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|cntr_vm7:usedw_counter\"" {  } { { "db/a_dpfifo_9i31.tdf" "usedw_counter" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jmb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jmb " "Info: Found entity 1: cntr_jmb" {  } { { "db/cntr_jmb.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_jmb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jmb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|cntr_jmb:wr_ptr " "Info: Elaborating entity \"cntr_jmb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|cntr_jmb:wr_ptr\"" {  } { { "db/a_dpfifo_9i31.tdf" "wr_ptr" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_desc_address_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo " "Info: Elaborating entity \"sgdma_rx_desc_address_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\"" {  } { { "sgdma_rx.v" "the_sgdma_rx_desc_address_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "sgdma_rx.v" "sgdma_rx_desc_address_fifo_desc_address_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1898 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1898 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1898 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Info: Elaborating entity \"a_fffifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1898 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1898 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1898 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Info: Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/mux_irc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_irc cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_irc:auto_generated " "Info: Elaborating entity \"mux_irc\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_irc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_rx_status_token_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo " "Info: Elaborating entity \"sgdma_rx_status_token_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\"" {  } { { "sgdma_rx.v" "the_sgdma_rx_status_token_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\"" {  } { { "sgdma_rx.v" "sgdma_rx_status_token_fifo_status_token_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1960 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\"" {  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1960 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1960 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ja31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ja31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ja31 " "Info: Found entity 1: scfifo_ja31" {  } { { "db/scfifo_ja31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_ja31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ja31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_ja31:auto_generated " "Info: Elaborating entity \"scfifo_ja31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_ja31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qg31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_qg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qg31 " "Info: Found entity 1: a_dpfifo_qg31" {  } { { "db/a_dpfifo_qg31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_qg31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qg31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_ja31:auto_generated\|a_dpfifo_qg31:dpfifo " "Info: Elaborating entity \"a_dpfifo_qg31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_ja31:auto_generated\|a_dpfifo_qg31:dpfifo\"" {  } { { "db/scfifo_ja31.tdf" "dpfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_ja31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_spd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spd1 " "Info: Found entity 1: altsyncram_spd1" {  } { { "db/altsyncram_spd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_spd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spd1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_ja31:auto_generated\|a_dpfifo_qg31:dpfifo\|altsyncram_spd1:FIFOram " "Info: Elaborating entity \"altsyncram_spd1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo\|scfifo:sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_ja31:auto_generated\|a_dpfifo_qg31:dpfifo\|altsyncram_spd1:FIFOram\"" {  } { { "db/a_dpfifo_qg31.tdf" "FIFOram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_qg31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_csr_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr " "Info: Elaborating entity \"sgdma_tx_csr_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_tx_csr" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23677 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_descriptor_read_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read " "Info: Elaborating entity \"sgdma_tx_descriptor_read_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_tx_descriptor_read" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23696 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_descriptor_write_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write " "Info: Elaborating entity \"sgdma_tx_descriptor_write_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_tx_descriptor_write" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23711 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_m_read_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read " "Info: Elaborating entity \"sgdma_tx_m_read_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_tx_m_read" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23732 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_out_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_out_arbitrator:the_sgdma_tx_out " "Info: Elaborating entity \"sgdma_tx_out_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx_out_arbitrator:the_sgdma_tx_out\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_tx_out" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23746 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sgdma_tx.v 13 13 " "Warning: Using design file sgdma_tx.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_sgdma_tx " "Info: Found entity 1: control_status_slave_which_resides_within_sgdma_tx" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo " "Info: Found entity 2: descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 433 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_sgdma_tx " "Info: Found entity 3: descriptor_read_which_resides_within_sgdma_tx" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 495 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_sgdma_tx " "Info: Found entity 4: descriptor_write_which_resides_within_sgdma_tx" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 806 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 sgdma_tx_chain " "Info: Found entity 5: sgdma_tx_chain" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 935 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 sgdma_tx_command_grabber " "Info: Found entity 6: sgdma_tx_command_grabber" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1143 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 sgdma_tx_m_read " "Info: Found entity 7: sgdma_tx_m_read" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1251 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 sgdma_tx_m_readfifo_m_readfifo " "Info: Found entity 8: sgdma_tx_m_readfifo_m_readfifo" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1581 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 sgdma_tx_m_readfifo " "Info: Found entity 9: sgdma_tx_m_readfifo" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1647 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 sgdma_tx_command_fifo " "Info: Found entity 10: sgdma_tx_command_fifo" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1837 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sgdma_tx_desc_address_fifo " "Info: Found entity 11: sgdma_tx_desc_address_fifo" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1899 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 sgdma_tx_status_token_fifo " "Info: Found entity 12: sgdma_tx_status_token_fifo" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1961 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 sgdma_tx " "Info: Found entity 13: sgdma_tx" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2023 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sgdma_tx.v(1462) " "Warning (10037): Verilog HDL or VHDL warning at sgdma_tx.v(1462): conditional expression evaluates to a constant" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1462 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx " "Info: Elaborating entity \"sgdma_tx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sgdma_tx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_chain cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain " "Info: Elaborating entity \"sgdma_tx_chain\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_chain" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_sgdma_tx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx " "Info: Elaborating entity \"control_status_slave_which_resides_within_sgdma_tx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx\"" {  } { { "sgdma_tx.v" "the_control_status_slave_which_resides_within_sgdma_tx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1074 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_sgdma_tx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx " "Info: Elaborating entity \"descriptor_read_which_resides_within_sgdma_tx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\"" {  } { { "sgdma_tx.v" "the_descriptor_read_which_resides_within_sgdma_tx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo " "Info: Elaborating entity \"descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo\"" {  } { { "sgdma_tx.v" "the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 790 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_sgdma_tx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx " "Info: Elaborating entity \"descriptor_write_which_resides_within_sgdma_tx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx\"" {  } { { "sgdma_tx.v" "the_descriptor_write_which_resides_within_sgdma_tx" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_command_grabber cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber " "Info: Elaborating entity \"sgdma_tx_command_grabber\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_command_grabber" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_m_read cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read " "Info: Elaborating entity \"sgdma_tx_m_read\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_m_read" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sgdma_tx.v(1463) " "Info (10264): Verilog HDL Case Statement information at sgdma_tx.v(1463): all case item expressions in this case statement are onehot" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1463 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_m_readfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo " "Info: Elaborating entity \"sgdma_tx_m_readfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_m_readfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_m_readfifo_m_readfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo " "Info: Elaborating entity \"sgdma_tx_m_readfifo_m_readfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_m_readfifo_m_readfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1728 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "sgdma_tx.v" "sgdma_tx_m_readfifo_m_readfifo_m_readfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1622 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Info: Parameter \"lpm_width\" = \"37\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1622 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_su31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_su31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_su31 " "Info: Found entity 1: scfifo_su31" {  } { { "db/scfifo_su31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_su31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_su31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated " "Info: Elaborating entity \"scfifo_su31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3541.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_3541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3541 " "Info: Found entity 1: a_dpfifo_3541" {  } { { "db/a_dpfifo_3541.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_3541.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3541 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo " "Info: Elaborating entity \"a_dpfifo_3541\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\"" {  } { { "db/scfifo_su31.tdf" "dpfifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_su31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_utd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utd1 " "Info: Found entity 1: altsyncram_utd1" {  } { { "db/altsyncram_utd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_utd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_utd1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|altsyncram_utd1:FIFOram " "Info: Elaborating entity \"altsyncram_utd1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|altsyncram_utd1:FIFOram\"" {  } { { "db/a_dpfifo_3541.tdf" "FIFOram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_3541.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ar8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ar8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ar8 " "Info: Found entity 1: cmpr_ar8" {  } { { "db/cmpr_ar8.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cmpr_ar8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ar8 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cmpr_ar8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ar8\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cmpr_ar8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3541.tdf" "almost_full_comparer" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_3541.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ar8 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cmpr_ar8:two_comparison " "Info: Elaborating entity \"cmpr_ar8\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cmpr_ar8:two_comparison\"" {  } { { "db/a_dpfifo_3541.tdf" "two_comparison" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_3541.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nmb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nmb " "Info: Found entity 1: cntr_nmb" {  } { { "db/cntr_nmb.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_nmb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nmb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cntr_nmb:rd_ptr_msb " "Info: Elaborating entity \"cntr_nmb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cntr_nmb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3541.tdf" "rd_ptr_msb" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_3541.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Info: Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_4n7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cntr_4n7:usedw_counter " "Info: Elaborating entity \"cntr_4n7\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cntr_4n7:usedw_counter\"" {  } { { "db/a_dpfifo_3541.tdf" "usedw_counter" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_3541.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Info: Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/cntr_omb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cntr_omb:wr_ptr " "Info: Elaborating entity \"cntr_omb\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo\|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo\|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_su31:auto_generated\|a_dpfifo_3541:dpfifo\|cntr_omb:wr_ptr\"" {  } { { "db/a_dpfifo_3541.tdf" "wr_ptr" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_3541.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_command_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo " "Info: Elaborating entity \"sgdma_tx_command_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_command_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_desc_address_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo " "Info: Elaborating entity \"sgdma_tx_desc_address_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_desc_address_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2295 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgdma_tx_status_token_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo " "Info: Elaborating entity \"sgdma_tx_status_token_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo\"" {  } { { "sgdma_tx.v" "the_sgdma_tx_status_token_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_peripheral_bridge_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1 " "Info: Elaborating entity \"slow_peripheral_bridge_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_slow_peripheral_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23814 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1\|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1\|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 19292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_peripheral_bridge_m1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1 " "Info: Elaborating entity \"slow_peripheral_bridge_m1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_slow_peripheral_bridge_m1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23899 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "slow_peripheral_bridge.v 3 3 " "Warning: Using design file slow_peripheral_bridge.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 slow_peripheral_bridge_downstream_fifo " "Info: Found entity 1: slow_peripheral_bridge_downstream_fifo" {  } { { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 slow_peripheral_bridge_upstream_fifo " "Info: Found entity 2: slow_peripheral_bridge_upstream_fifo" {  } { { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 87 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 slow_peripheral_bridge " "Info: Found entity 3: slow_peripheral_bridge" {  } { { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_peripheral_bridge cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge " "Info: Elaborating entity \"slow_peripheral_bridge\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_slow_peripheral_bridge" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_peripheral_bridge_downstream_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo " "Info: Elaborating entity \"slow_peripheral_bridge_downstream_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\"" {  } { { "slow_peripheral_bridge.v" "the_downstream_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "slow_peripheral_bridge.v" "downstream_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIII " "Info: Parameter \"intended_device_family\" = \"CYCLONEIII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Info: Parameter \"lpm_width\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0uf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0uf1 " "Info: Found entity 1: dcfifo_0uf1" {  } { { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0uf1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated " "Info: Elaborating entity \"dcfifo_0uf1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g47.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g47 " "Info: Found entity 1: a_graycounter_g47" {  } { { "db/a_graycounter_g47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_g47.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g47 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_g47\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\"" {  } { { "db/dcfifo_0uf1.tdf" "rdptr_g1p" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cic " "Info: Found entity 1: a_graycounter_cic" {  } { { "db/a_graycounter_cic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_cic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_cic:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_cic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_cic:wrptr_g1p\"" {  } { { "db/dcfifo_0uf1.tdf" "wrptr_g1p" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fic " "Info: Found entity 1: a_graycounter_fic" {  } { { "db/a_graycounter_fic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_fic.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fic cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_fic:wrptr_gp " "Info: Elaborating entity \"a_graycounter_fic\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_fic:wrptr_gp\"" {  } { { "db/dcfifo_0uf1.tdf" "wrptr_gp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7i31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7i31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7i31 " "Info: Found entity 1: altsyncram_7i31" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7i31 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram " "Info: Elaborating entity \"altsyncram_7i31\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\"" {  } { { "db/dcfifo_0uf1.tdf" "fifo_ram" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Info: Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_0uf1.tdf" "rs_dgwp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe15" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Info: Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\"" {  } { { "db/dcfifo_0uf1.tdf" "ws_dgrp" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_id9:dffpipe18 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|alt_synch_pipe_ikd:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe18" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_peripheral_bridge_upstream_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo " "Info: Elaborating entity \"slow_peripheral_bridge_upstream_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\"" {  } { { "slow_peripheral_bridge.v" "the_upstream_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Info: Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sys_clk_timer_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23953 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.v 1 1 " "Warning: Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Info: Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sys_clk_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sys_clk_timer:the_sys_clk_timer " "Info: Elaborating entity \"sys_clk_timer\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sys_clk_timer" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23965 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sysid_control_slave" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23985 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sysid:the_sysid\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_sysid" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23993 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_mac_control_port_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac_control_port_arbitrator:the_tse_mac_control_port " "Info: Elaborating entity \"tse_mac_control_port_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac_control_port_arbitrator:the_tse_mac_control_port\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_mac_control_port" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24021 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_mac_transmit_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac_transmit_arbitrator:the_tse_mac_transmit " "Info: Elaborating entity \"tse_mac_transmit_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac_transmit_arbitrator:the_tse_mac_transmit\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_mac_transmit" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24041 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_mac_receive_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac_receive_arbitrator:the_tse_mac_receive " "Info: Elaborating entity \"tse_mac_receive_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac_receive_arbitrator:the_tse_mac_receive\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_mac_receive" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24055 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_mac cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac " "Info: Elaborating entity \"tse_mac\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_mac" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triple_speed_ethernet-library/altera_tse_mac.v 1 1 " "Warning: Using design file triple_speed_ethernet-library/altera_tse_mac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac " "Info: Found entity 1: altera_tse_mac" {  } { { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst " "Info: Elaborating entity \"altera_tse_mac\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\"" {  } { { "tse_mac.v" "altera_tse_mac_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triple_speed_ethernet-library/altera_tse_reset_synchronizer.v 1 1 " "Warning: Using design file triple_speed_ethernet-library/altera_tse_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Info: Found entity 1: altera_tse_reset_synchronizer" {  } { { "altera_tse_reset_synchronizer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_reset_synchronizer.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_0 " "Info: Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "altera_tse_mac.v" "reset_sync_0" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_top_gen_host.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Info: Found entity 1: altera_tse_top_gen_host" {  } { { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_gen_host cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst " "Info: Elaborating entity \"altera_tse_top_gen_host\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\"" {  } { { "altera_tse_mac.v" "top_gen_host_inst" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_timing_adapter32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Info: Found entity 1: altera_tse_timing_adapter32" {  } { { "altera_tse_timing_adapter32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_timing_adapter32.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_timing_adapter32 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_timing_adapter32:U_TIMING_ADAPTER " "Info: Elaborating entity \"altera_tse_timing_adapter32\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_timing_adapter32:U_TIMING_ADAPTER\"" {  } { { "altera_tse_top_gen_host.v" "U_TIMING_ADAPTER" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 449 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Info: Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "altera_tse_timing_adapter_fifo32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_timing_adapter_fifo32 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_timing_adapter32:U_TIMING_ADAPTER\|altera_tse_timing_adapter_fifo32:timing_adapter_fifo " "Info: Elaborating entity \"altera_tse_timing_adapter_fifo32\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_timing_adapter32:U_TIMING_ADAPTER\|altera_tse_timing_adapter_fifo32:timing_adapter_fifo\"" {  } { { "altera_tse_timing_adapter32.v" "timing_adapter_fifo" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_timing_adapter32.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mac_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Info: Found entity 1: altera_tse_mac_control" {  } { { "altera_tse_mac_control.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_control.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL " "Info: Elaborating entity \"altera_tse_mac_control\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "altera_tse_top_gen_host.v" "U_MAC_CONTROL" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 620 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_register_map.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Info: Found entity 1: altera_tse_register_map" {  } { { "altera_tse_register_map.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Info: Elaborating entity \"altera_tse_register_map\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "altera_tse_mac_control.v" "U_REG" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_control.v" 597 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "altera_tse_register_map.v" "U_SYNC_1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 420 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "altera_tse_register_map.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 420 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1 " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_std_synchronizer:U_SYNC_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Info: Parameter \"depth\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_register_map.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 420 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_rx_counter_cntl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Info: Found entity 1: altera_tse_rx_counter_cntl" {  } { { "altera_tse_rx_counter_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_counter_cntl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Info: Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "altera_tse_register_map.v" "U_RXCNT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 1516 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_dpram_16x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Info: Found entity 1: altera_tse_dpram_16x32" {  } { { "altera_tse_dpram_16x32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_16x32.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Info: Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_counter_cntl.v" 758 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_dpram_16x32.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_16x32.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_dpram_16x32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_16x32.v" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Info: Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Info: Parameter \"numwords_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Info: Parameter \"numwords_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Info: Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Info: Parameter \"widthad_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_dpram_16x32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_16x32.v" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5k1 " "Info: Found entity 1: altsyncram_e5k1" {  } { { "db/altsyncram_e5k1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_e5k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5k1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_e5k1:auto_generated " "Info: Elaborating entity \"altsyncram_e5k1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_e5k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_tx_counter_cntl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Info: Found entity 1: altera_tse_tx_counter_cntl" {  } { { "altera_tse_tx_counter_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_counter_cntl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Info: Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "altera_tse_register_map.v" "U_TXCNT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 1538 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_dpram_8x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Info: Found entity 1: altera_tse_dpram_8x32" {  } { { "altera_tse_dpram_8x32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_8x32.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Info: Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_counter_cntl.v" 559 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_dpram_8x32.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_8x32.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_dpram_8x32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_8x32.v" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Info: Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Info: Parameter \"numwords_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Info: Parameter \"numwords_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Info: Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Info: Parameter \"widthad_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Info: Parameter \"widthad_b\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_dpram_8x32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_dpram_8x32.v" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2k1 " "Info: Found entity 1: altsyncram_e2k1" {  } { { "db/altsyncram_e2k1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_e2k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2k1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_e2k1:auto_generated " "Info: Elaborating entity \"altsyncram_e2k1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_e2k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_host_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Info: Found entity 1: altera_tse_host_control" {  } { { "altera_tse_host_control.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_host_control.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Info: Elaborating entity \"altera_tse_host_control\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "altera_tse_mac_control.v" "U_CTRL" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_control.v" 638 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_top_mdio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Info: Found entity 1: altera_tse_top_mdio" {  } { { "altera_tse_top_mdio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_mdio.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO " "Info: Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\"" {  } { { "altera_tse_top_gen_host.v" "U_MDIO" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 659 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Info: Found entity 1: altera_tse_mdio_clk_gen" {  } { { "altera_tse_mdio_clk_gen.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Info: Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "altera_tse_top_mdio.v" "U_CLKGEN" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_mdio.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mdio_cntl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Info: Found entity 1: altera_tse_mdio_cntl" {  } { { "altera_tse_mdio_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio_cntl.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Info: Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "altera_tse_top_mdio.v" "U_CNTL" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_mdio.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mdio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Info: Found entity 1: altera_tse_mdio" {  } { { "altera_tse_mdio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Info: Elaborating entity \"altera_tse_mdio\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "altera_tse_top_mdio.v" "U_MDIO" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_mdio.v" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Info: Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Info: Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "altera_tse_top_gen_host.v" "U_MAC_TOP" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_clk_cntl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Info: Found entity 1: altera_tse_clk_cntl" {  } { { "altera_tse_clk_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_clk_cntl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Info: Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 455 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mii_rx_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Info: Found entity 1: altera_tse_mii_rx_if" {  } { { "altera_tse_mii_rx_if.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mii_rx_if.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Info: Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 468 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mii_tx_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Info: Found entity 1: altera_tse_mii_tx_if" {  } { { "altera_tse_mii_tx_if.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mii_tx_if.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Info: Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 482 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_gmii_io.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Info: Found entity 1: altera_tse_gmii_io" {  } { { "altera_tse_gmii_io.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_gmii_io.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Info: Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_loopback_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Info: Found entity 1: altera_tse_loopback_ff" {  } { { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_loopback_ff cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF " "Info: Elaborating entity \"altera_tse_loopback_ff\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\"" {  } { { "altera_tse_top_w_fifo_10_100_1000.v" "U_LBFF" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_lb_wrt_cntl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Info: Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "altera_tse_lb_wrt_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_lb_wrt_cntl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_wrt_cntl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW " "Info: Elaborating entity \"altera_tse_lb_wrt_cntl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\"" {  } { { "altera_tse_loopback_ff.v" "U_LBW" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_a_fifo_24.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Info: Found entity 1: altera_tse_a_fifo_24" {  } { { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_24 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF " "Info: Elaborating entity \"altera_tse_a_fifo_24\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\"" {  } { { "altera_tse_loopback_ff.v" "U_LBFF" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Info: Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_sdpm_altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM " "Info: Elaborating entity \"altera_tse_sdpm_altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\"" {  } { { "altera_tse_a_fifo_24.v" "U_RAM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_sdpm_altsyncram.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Info: Parameter \"width_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvd1 " "Info: Found entity 1: altsyncram_lvd1" {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lvd1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated " "Info: Elaborating entity \"altsyncram_lvd1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_gray_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Info: Found entity 1: altera_tse_gray_cnt" {  } { { "altera_tse_gray_cnt.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_gray_cnt.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT " "Info: Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\"" {  } { { "altera_tse_a_fifo_24.v" "U_WRT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_lb_read_cntl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Info: Found entity 1: altera_tse_lb_read_cntl" {  } { { "altera_tse_lb_read_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_lb_read_cntl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_read_cntl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR " "Info: Elaborating entity \"altera_tse_lb_read_cntl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR\"" {  } { { "altera_tse_loopback_ff.v" "U_LBR" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_top_w_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Info: Found entity 1: altera_tse_top_w_fifo" {  } { { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Info: Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_top_1geth.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Info: Found entity 1: altera_tse_top_1geth" {  } { { "altera_tse_top_1geth.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_1geth.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Info: Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "altera_tse_top_w_fifo.v" "U_GETH" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 506 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_rx_stat_extract.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Info: Found entity 1: altera_tse_rx_stat_extract" {  } { { "altera_tse_rx_stat_extract.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_stat_extract.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Info: Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "altera_tse_top_1geth.v" "U_RXSTAT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_1geth.v" 367 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mac_rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Info: Found entity 1: altera_tse_mac_rx" {  } { { "altera_tse_mac_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Info: Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "altera_tse_top_1geth.v" "U_RX" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_1geth.v" 432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_hashing.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Info: Found entity 1: altera_tse_hashing" {  } { { "altera_tse_hashing.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_hashing.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_hashing cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH " "Info: Elaborating entity \"altera_tse_hashing\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\"" {  } { { "altera_tse_mac_rx.v" "U_HSH" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 1542 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Info: Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT " "Info: Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\"" {  } { { "altera_tse_hashing.v" "U_LUT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_hashing.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1g1 " "Info: Found entity 1: altsyncram_t1g1" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_t1g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1g1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\|altsyncram_t1g1:auto_generated " "Info: Elaborating entity \"altsyncram_t1g1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_hashing:U_HSH\|altera_tse_altsyncram_dpm_fifo:U_LUT\|altsyncram:altsyncram_component\|altsyncram_t1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_crc328checker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Info: Found entity 1: altera_tse_crc328checker" {  } { { "altera_tse_crc328checker.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_crc328checker.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Info: Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "altera_tse_mac_rx.v" "U_CRC" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 2705 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_crc32galois8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Info: Found entity 1: altera_tse_crc32galois8" {  } { { "altera_tse_crc32galois8.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_crc32galois8.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Info: Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "altera_tse_crc328checker.v" "U_GALS" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_crc328checker.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_altshifttaps.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Info: Found entity 1: altera_tse_altshifttaps" {  } { { "altera_tse_altshifttaps.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altshifttaps.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Info: Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 3128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_tx_stat_extract.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Info: Found entity 1: altera_tse_tx_stat_extract" {  } { { "altera_tse_tx_stat_extract.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_stat_extract.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Info: Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "altera_tse_top_1geth.v" "U_TXSTAT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_1geth.v" 465 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_mac_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Info: Found entity 1: altera_tse_mac_tx" {  } { { "altera_tse_mac_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Info: Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "altera_tse_top_1geth.v" "U_TX" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_1geth.v" 513 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3 " "Info: Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "altera_tse_mac_tx.v" "U_SYNC_3" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3 " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "altera_tse_mac_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 396 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3 " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_std_synchronizer_bundle:U_SYNC_3\" with the following parameter:" {  } { { "altera_tse_mac_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 396 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_crc328generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Info: Found entity 1: altera_tse_crc328generator" {  } { { "altera_tse_crc328generator.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_crc328generator.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Info: Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "altera_tse_mac_tx.v" "U_CRC" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 2128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_crc32ctl8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Info: Found entity 1: altera_tse_crc32ctl8" {  } { { "altera_tse_crc32ctl8.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_crc32ctl8.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Info: Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "altera_tse_crc328generator.v" "U_CTL" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_crc328generator.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_magic_detection.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Info: Found entity 1: altera_tse_magic_detection" {  } { { "altera_tse_magic_detection.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_magic_detection.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Info: Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "altera_tse_top_w_fifo.v" "U_MAGIC" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 544 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_rx_min_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Info: Found entity 1: altera_tse_rx_min_ff" {  } { { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Info: Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "altera_tse_top_w_fifo.v" "U_RXFF" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Info: Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Info: Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "altera_tse_rx_min_ff.v" "RX_DATA" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Info: Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Info: Parameter \"width_a\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Info: Parameter \"width_b\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdg1 " "Info: Found entity 1: altsyncram_jdg1" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_jdg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdg1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated " "Info: Elaborating entity \"altsyncram_jdg1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Info: Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_std_synchronizer_bundle:U_SYNC_1 " "Info: Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "altera_tse_a_fifo_opt_1246.v" "U_SYNC_1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_std_synchronizer_bundle:U_SYNC_1 " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 188 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_std_synchronizer_bundle:U_SYNC_1 " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_std_synchronizer_bundle:U_SYNC_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Info: Parameter \"width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Info: Parameter \"depth\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 188 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_a_fifo_34.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Info: Found entity 1: altera_tse_a_fifo_34" {  } { { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Info: Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "altera_tse_rx_min_ff.v" "RX_STATUS" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Info: Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "altera_tse_a_fifo_34.v" "U_RAM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Info: Parameter \"width_a\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Info: Parameter \"width_b\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f8g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f8g1 " "Info: Found entity 1: altsyncram_f8g1" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f8g1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated " "Info: Elaborating entity \"altsyncram_f8g1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Info: Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "altera_tse_a_fifo_34.v" "U_WRT" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_bin_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Info: Found entity 1: altera_tse_bin_cnt" {  } { { "altera_tse_bin_cnt.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_bin_cnt.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Info: Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "altera_tse_a_fifo_34.v" "U_RD" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_tx_min_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Info: Found entity 1: altera_tse_tx_min_ff" {  } { { "altera_tse_tx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_min_ff.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Info: Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "altera_tse_top_w_fifo.v" "U_TXFF" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 650 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_retransmit_cntl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Info: Found entity 1: altera_tse_retransmit_cntl" {  } { { "altera_tse_retransmit_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_retransmit_cntl.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Info: Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "altera_tse_tx_min_ff.v" "U_RETR" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_min_ff.v" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_lfsr_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Info: Found entity 1: altera_tse_lfsr_10" {  } { { "altera_tse_lfsr_10.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_lfsr_10.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Info: Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "altera_tse_retransmit_cntl.v" "U_LFSR" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_retransmit_cntl.v" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Info: Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "altera_tse_tx_min_ff.v" "U_RTSM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_min_ff.v" 251 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Info: Parameter \"width_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_18g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18g1 " "Info: Found entity 1: altsyncram_18g1" {  } { { "db/altsyncram_18g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_18g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18g1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_18g1:auto_generated " "Info: Elaborating entity \"altsyncram_18g1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_18g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Info: Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "altera_tse_tx_min_ff.v" "TX_DATA" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_min_ff.v" 454 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Info: Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdg1 " "Info: Found entity 1: altsyncram_tdg1" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_tdg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdg1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated " "Info: Elaborating entity \"altsyncram_tdg1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_speed_ethernet-library/altera_tse_a_fifo_13.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Info: Found entity 1: altera_tse_a_fifo_13" {  } { { "altera_tse_a_fifo_13.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_13.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Info: Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "altera_tse_tx_min_ff.v" "TX_STATUS" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_min_ff.v" 477 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Info: Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "altera_tse_a_fifo_13.v" "U_RAM" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_13.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_95g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95g1 " "Info: Found entity 1: altsyncram_95g1" {  } { { "db/altsyncram_95g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_95g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95g1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_95g1:auto_generated " "Info: Elaborating entity \"altsyncram_95g1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_95g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1 " "Info: Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_13.v" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1 " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "altera_tse_a_fifo_13.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_13.v" 132 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1 " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_std_synchronizer_bundle:U_SYNC_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Info: Parameter \"width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Info: Parameter \"depth\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_a_fifo_13.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_13.v" 132 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triple_speed_ethernet-library/altera_tse_rgmii_module.v 1 1 " "Warning: Using design file triple_speed_ethernet-library/altera_tse_rgmii_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Info: Found entity 1: altera_tse_rgmii_module" {  } { { "altera_tse_rgmii_module.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_module.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII " "Info: Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "altera_tse_top_gen_host.v" "U_RGMII" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 867 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triple_speed_ethernet-library/altera_tse_rgmii_in4.v 1 1 " "Warning: Using design file triple_speed_ethernet-library/altera_tse_rgmii_in4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Info: Found entity 1: altera_tse_rgmii_in4" {  } { { "altera_tse_rgmii_in4.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in4.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Info: Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_module.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Info: Elaborating entity \"altddio_in\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "altera_tse_rgmii_in4.v" "altddio_in_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in4.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "altera_tse_rgmii_in4.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in4.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Info: Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Info: Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Info: Parameter \"width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_rgmii_in4.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in4.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_o3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_in_o3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_o3e " "Info: Found entity 1: ddio_in_o3e" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_o3e cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated " "Info: Elaborating entity \"ddio_in_o3e\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triple_speed_ethernet-library/altera_tse_rgmii_in1.v 1 1 " "Warning: Using design file triple_speed_ethernet-library/altera_tse_rgmii_in1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Info: Found entity 1: altera_tse_rgmii_in1" {  } { { "altera_tse_rgmii_in1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in1.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Info: Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_module.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Info: Elaborating entity \"altddio_in\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "altera_tse_rgmii_in1.v" "altddio_in_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "altera_tse_rgmii_in1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Info: Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Info: Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_rgmii_in1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_in1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_l3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_in_l3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_l3e " "Info: Found entity 1: ddio_in_l3e" {  } { { "db/ddio_in_l3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_l3e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_l3e cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated " "Info: Elaborating entity \"ddio_in_l3e\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triple_speed_ethernet-library/altera_tse_rgmii_out4.v 1 1 " "Warning: Using design file triple_speed_ethernet-library/altera_tse_rgmii_out4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Info: Found entity 1: altera_tse_rgmii_out4" {  } { { "altera_tse_rgmii_out4.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out4.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Info: Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_module.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Info: Elaborating entity \"altddio_out\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "altera_tse_rgmii_out4.v" "altddio_out_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out4.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "altera_tse_rgmii_out4.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out4.v" 60 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Info: Parameter \"width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_rgmii_out4.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out4.v" 60 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_oob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_oob " "Info: Found entity 1: ddio_out_oob" {  } { { "db/ddio_out_oob.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_out_oob.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_oob cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_oob:auto_generated " "Info: Elaborating entity \"ddio_out_oob\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_oob:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triple_speed_ethernet-library/altera_tse_rgmii_out1.v 1 1 " "Warning: Using design file triple_speed_ethernet-library/altera_tse_rgmii_out1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Info: Found entity 1: altera_tse_rgmii_out1" {  } { { "altera_tse_rgmii_out1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out1.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Info: Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_module.v" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Info: Elaborating entity \"altddio_out\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "altera_tse_rgmii_out1.v" "altddio_out_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "altera_tse_rgmii_out1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out1.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_tse_rgmii_out1.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rgmii_out1.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_lob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_lob " "Info: Found entity 1: ddio_out_lob" {  } { { "db/ddio_out_lob.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_out_lob.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_lob cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_lob:auto_generated " "Info: Elaborating entity \"ddio_out_lob\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_lob:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_pll_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll_s1_arbitrator:the_tse_pll_s1 " "Info: Elaborating entity \"tse_pll_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll_s1_arbitrator:the_tse_pll_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_pll_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "tse_pll.v(96) " "Warning (10262): Verilog HDL Event Control warning at tse_pll.v(96): event expression is a constant" {  } { { "tse_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_pll.v" 96 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tse_pll.v 1 1 " "Warning: Using design file tse_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tse_pll " "Info: Found entity 1: tse_pll" {  } { { "tse_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_pll.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tse_pll.v(98) " "Warning (10037): Verilog HDL or VHDL warning at tse_pll.v(98): conditional expression evaluates to a constant" {  } { { "tse_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_pll.v" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_pll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll " "Info: Elaborating entity \"tse_pll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_pll" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplltse_pll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll " "Info: Elaborating entity \"altplltse_pll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\"" {  } { { "tse_pll.v" "the_pll" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_pll.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\"" {  } { { "altplltse_pll.v" "altpll_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\"" {  } { { "altplltse_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -2000 " "Info: Parameter \"clk0_phase_shift\" = \"-2000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Info: Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altplltse_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_pll.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_b4a2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_b4a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_b4a2 " "Info: Found entity 1: altpll_b4a2" {  } { { "db/altpll_b4a2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_b4a2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_b4a2 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated " "Info: Elaborating entity \"altpll_b4a2\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_tx_pll_s1_arbitrator cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll_s1_arbitrator:the_tse_tx_pll_s1 " "Info: Elaborating entity \"tse_tx_pll_s1_arbitrator\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll_s1_arbitrator:the_tse_tx_pll_s1\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_tx_pll_s1" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "tse_tx_pll.v(105) " "Warning (10262): Verilog HDL Event Control warning at tse_tx_pll.v(105): event expression is a constant" {  } { { "tse_tx_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_tx_pll.v" 105 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tse_tx_pll.v 1 1 " "Warning: Using design file tse_tx_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tse_tx_pll " "Info: Found entity 1: tse_tx_pll" {  } { { "tse_tx_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_tx_pll.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tse_tx_pll.v(107) " "Warning (10037): Verilog HDL or VHDL warning at tse_tx_pll.v(107): conditional expression evaluates to a constant" {  } { { "tse_tx_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_tx_pll.v" 107 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_tx_pll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll " "Info: Elaborating entity \"tse_tx_pll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "the_tse_tx_pll" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplltse_tx_pll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll " "Info: Elaborating entity \"altplltse_tx_pll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\"" {  } { { "tse_tx_pll.v" "the_pll" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_tx_pll.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\"" {  } { { "altplltse_tx_pll.v" "altpll_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_tx_pll.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\"" {  } { { "altplltse_tx_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_tx_pll.v" 106 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 11111 " "Info: Parameter \"clk1_phase_shift\" = \"11111\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Info: Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Info: Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Info: Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 2222 " "Info: Parameter \"clk3_phase_shift\" = \"2222\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Info: Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altplltse_tx_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/altplltse_tx_pll.v" 106 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_but2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_but2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_but2 " "Info: Found entity 1: altpll_but2" {  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_but2 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated " "Info: Elaborating entity \"altpll_but2\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch " "Info: Elaborating entity \"cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module\" for hierarchy \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch\"" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ddr_o.v 1 1 " "Warning: Using design file ddr_o.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_o " "Info: Found entity 1: ddr_o" {  } { { "ddr_o.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr_o.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_o ddr_o:ddr_o_instance " "Info: Elaborating entity \"ddr_o\" for hierarchy \"ddr_o:ddr_o_instance\"" {  } { { "cycloneiii_3c120_niosii_standard.v" "ddr_o_instance" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 282 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr_o:ddr_o_instance\|altddio_out:altddio_out_component " "Info: Elaborating entity \"altddio_out\" for hierarchy \"ddr_o:ddr_o_instance\|altddio_out:altddio_out_component\"" {  } { { "ddr_o.v" "altddio_out_component" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr_o.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr_o:ddr_o_instance\|altddio_out:altddio_out_component " "Info: Elaborated megafunction instantiation \"ddr_o:ddr_o_instance\|altddio_out:altddio_out_component\"" {  } { { "ddr_o.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr_o.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr_o:ddr_o_instance\|altddio_out:altddio_out_component " "Info: Instantiated megafunction \"ddr_o:ddr_o_instance\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Info: Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Info: Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Info: Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Info: Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Info: Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info: Parameter \"width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ddr_o.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr_o.v" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_31f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ddio_out_31f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_31f " "Info: Found entity 1: ddio_out_31f" {  } { { "db/ddio_out_31f.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_out_31f.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_31f ddr_o:ddr_o_instance\|altddio_out:altddio_out_component\|ddio_out_31f:auto_generated " "Info: Elaborating entity \"ddio_out_31f\" for hierarchy \"ddr_o:ddr_o_instance\|altddio_out:altddio_out_component\|ddio_out_31f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[33\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_jdg1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 161 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 361 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[4\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[5\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[6\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[7\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[8\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[9\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[10\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[11\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[12\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[13\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[14\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[15\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[16\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[17\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[18\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[19\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[20\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[22\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_f8g1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 98 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 767 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[34\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_jdg1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 161 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 361 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[35\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_jdg1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 161 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 361 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[36\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_jdg1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 161 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 361 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[37\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_jdg1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_jdg1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v" 81 0 0 } } { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 161 0 0 } } { "altera_tse_rx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_rx_min_ff.v" 361 0 0 } } { "altera_tse_top_w_fifo.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo.v" 601 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 768 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_di31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_di31.tdf" 41 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 127 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 334 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 41 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 73 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 105 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 137 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[7\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 265 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 297 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[9\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 329 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[12\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 425 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[34\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1129 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[35\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1161 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[36\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1193 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[37\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1225 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[38\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1257 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[39\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1289 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[40\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1321 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[41\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1353 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[42\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1385 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[43\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1417 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[44\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1449 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[45\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1481 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[46\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1513 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[47\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1545 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[48\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1577 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[49\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|altsyncram_7i31:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_7i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_7i31.tdf" 1609 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 61 0 0 } } { "slow_peripheral_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/slow_peripheral_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23927 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 39 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[1\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 71 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[32\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1063 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[33\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1095 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[34\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1127 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[35\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1159 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[36\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1191 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[37\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1223 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[38\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1255 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[39\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1287 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[40\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1319 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[41\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1351 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[42\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1383 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[43\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1415 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[44\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1447 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[45\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1479 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[46\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1511 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[47\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1543 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[48\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1575 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[49\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1607 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[50\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1639 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[51\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1671 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[52\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1703 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[53\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1735 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[54\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1767 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[55\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1799 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[56\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1831 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[57\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1863 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[58\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1895 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[59\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1927 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[60\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1959 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[61\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1991 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[62\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2023 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[63\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2055 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[80\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2599 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[81\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2631 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[82\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2663 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[83\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2695 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[84\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2727 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[85\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2759 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[86\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2791 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[87\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2823 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[88\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2855 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[89\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2887 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[90\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2919 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[91\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2951 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[92\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2983 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[93\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3015 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[94\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3047 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[95\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3079 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[99\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3207 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[100\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3239 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[101\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3271 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[102\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3303 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[103\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3335 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 39 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[1\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 71 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[2\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 103 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[3\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 135 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[4\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 167 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[5\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 199 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[6\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 231 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[7\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 263 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[8\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 295 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[9\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 327 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[10\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 359 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[11\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 391 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[12\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 423 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[13\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 455 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[14\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 487 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[15\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 519 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[16\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 551 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[17\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 583 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[18\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 615 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[19\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 647 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[20\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 679 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[21\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 711 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[22\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 743 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[23\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 775 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[24\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 807 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[25\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 839 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[26\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 871 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[27\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 903 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[28\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 935 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[29\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 967 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[30\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 999 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[31\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1031 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[32\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1063 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[33\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1095 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[80\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2599 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[81\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2631 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[82\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2663 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[83\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2695 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[84\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2727 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[85\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2759 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[86\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2791 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[87\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2823 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[88\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2855 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[89\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2887 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[90\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2919 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[91\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2951 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[92\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2983 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[93\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3015 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[94\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3047 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[95\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3079 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[96\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3111 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[97\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3143 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[99\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3207 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[100\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3239 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[101\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3271 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[102\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3303 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[103\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 3335 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|altsyncram_di31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_di31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_di31.tdf" 41 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 127 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 334 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[4\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 169 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[5\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 201 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[6\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 233 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[7\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 265 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 297 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[9\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 329 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[10\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 361 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[11\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 393 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[12\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 425 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[13\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 457 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[14\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 489 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[15\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 521 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[16\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 553 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[17\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 585 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[18\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 617 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[19\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 649 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[20\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 681 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[21\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 713 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[22\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 745 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[23\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 777 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[24\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 809 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[25\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 841 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[26\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 873 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[27\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_1tf1:auto_generated\|altsyncram_ni31:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_ni31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_ni31.tdf" 905 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 61 0 0 } } { "cpu_ddr_clock_bridge.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu_ddr_clock_bridge.v" 267 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22737 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_n802.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 2984 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3145 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 3613 0 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 10092 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 22626 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_tx_clk_to_the_tse_mac " "Warning: Found clock multiplexer top_tx_clk_to_the_tse_mac" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 172 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_enet_tx_clk_core~synth " "Warning: Found clock multiplexer top_enet_tx_clk_core~synth" {  } {  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_timing_adapter32:U_TIMING_ADAPTER\|altera_tse_timing_adapter_fifo32:timing_adapter_fifo\|mem " "Info: RAM logic \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_timing_adapter32:U_TIMING_ADAPTER\|altera_tse_timing_adapter_fifo32:timing_adapter_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_timing_adapter_fifo32.v" "mem" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v" 59 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[26\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 871 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[27\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 903 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[28\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 935 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[29\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 967 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[30\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 999 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[31\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo\|scfifo:sgdma_tx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1031 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1874 0 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 2282 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23780 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[63\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2055 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[62\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 2023 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[61\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1991 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[60\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1959 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[59\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1927 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[58\] " "Warning (14320): Synthesized away node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo\|scfifo:sgdma_rx_command_fifo_command_fifo\|scfifo_2c31:auto_generated\|a_dpfifo_9i31:dpfifo\|altsyncram_qsd1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_qsd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_qsd1.tdf" 1895 2 0 } } { "db/a_dpfifo_9i31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_dpfifo_9i31.tdf" 43 2 0 } } { "db/scfifo_2c31.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/scfifo_2c31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 1836 0 0 } } { "sgdma_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_rx.v" 2217 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23648 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|Add17 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|Add17\"" {  } { { "cpu.v" "Add17" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 8682 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|lpm_add_sub:Add17 " "Info: Elaborated megafunction instantiation \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|lpm_add_sub:Add17\"" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 8682 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|lpm_add_sub:Add17 " "Info: Instantiated megafunction \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 8682 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Info: Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/add_sub_hui.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "12 speed 64 " "Info: Resynthesizing 12 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 64 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "top_ddr2_ck_n\[1\] " "Warning: Bidir \"top_ddr2_ck_n\[1\]\" has no driver" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 65 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "top_ddr2_ck_p\[1\] " "Warning: Bidir \"top_ddr2_ck_p\[1\]\" has no driver" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12368 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12387 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12386 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12389 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12376 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12388 -1 0 } } { "altera_tse_reset_synchronizer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_reset_synchronizer.v" 55 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 606 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 1678 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 17754 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 3587 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 15179 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 13701 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 14252 -1 0 } } { "altera_tse_mdio_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio_cntl.v" 265 -1 0 } } { "jtag_uart.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/jtag_uart.v" 561 -1 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 60 2 0 } } { "db/dcfifo_0uf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_0uf1.tdf" 64 2 0 } } { "db/a_graycounter_g47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_g47.tdf" 32 2 0 } } { "altera_tse_top_mdio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_mdio.v" 53 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 14527 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 628 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 7946 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 12195 -1 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 5503 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 11164 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 10551 -1 0 } } { "altera_tse_mdio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio.v" 80 -1 0 } } { "altera_tse_mac_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 244 -1 0 } } { "db/a_graycounter_cic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_cic.tdf" 32 2 0 } } { "db/a_graycounter_g47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_g47.tdf" 40 2 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 5903 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 12782 -1 0 } } { "altera_tse_mdio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio.v" 241 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 7542 -1 0 } } { "sgdma_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sgdma_tx.v" 1462 -1 0 } } { "db/a_graycounter_bic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_bic.tdf" 32 2 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 11719 -1 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 66 2 0 } } { "db/dcfifo_u1g1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_u1g1.tdf" 70 2 0 } } { "alt_ddrx_bank_timer_info.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/alt_ddrx_bank_timer_info.v" 113 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "db/a_graycounter_cic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_cic.tdf" 40 2 0 } } { "db/a_graycounter_fic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_fic.tdf" 37 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 58 2 0 } } { "db/dcfifo_1tf1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/dcfifo_1tf1.tdf" 62 2 0 } } { "db/a_graycounter_f47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_f47.tdf" 32 2 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 8507 -1 0 } } { "altera_tse_timing_adapter_fifo32.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v" 60 -1 0 } } { "db/a_graycounter_aic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_aic.tdf" 33 2 0 } } { "db/a_graycounter_i47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_i47.tdf" 32 2 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 9282 -1 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 5935 -1 0 } } { "altera_tse_mdio_cntl.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio_cntl.v" 52 -1 0 } } { "altera_tse_a_fifo_13.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_13.v" 231 -1 0 } } { "altera_tse_mac_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 167 -1 0 } } { "db/a_graycounter_eic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_eic.tdf" 32 2 0 } } { "db/a_graycounter_dic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_dic.tdf" 37 2 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 11822 -1 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 9431 -1 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 5496 -1 0 } } { "db/a_graycounter_i47.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_i47.tdf" 42 2 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 982 -1 0 } } { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 5866 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 8393 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 8378 -1 0 } } { "altera_tse_mac_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 139 -1 0 } } { "altera_tse_tx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_min_ff.v" 111 -1 0 } } { "altera_tse_mac_tx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_tx.v" 177 -1 0 } } { "db/a_graycounter_eic.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/a_graycounter_eic.tdf" 42 2 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 11843 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 12603 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 8343 -1 0 } } { "altera_tse_a_fifo_34.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_34.v" 175 -1 0 } } { "altera_tse_tx_min_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_tx_min_ff.v" 498 -1 0 } } { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 352 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3048 -1 0 } } { "altera_tse_register_map.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 872 -1 0 } } { "altera_tse_register_map.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 1796 -1 0 } } { "altera_tse_register_map.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 1759 -1 0 } } { "altera_tse_register_map.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_register_map.v" 1180 -1 0 } } { "altera_tse_mdio.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mdio.v" 105 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 3898 -1 0 } } { "altera_tse_mac_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 163 -1 0 } } { "sys_clk_timer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sys_clk_timer.v" 166 -1 0 } } { "high_res_timer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/high_res_timer.v" 166 -1 0 } } { "sys_clk_timer.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/sys_clk_timer.v" 175 -1 0 } } { "ddr2_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_seq.vhd" 8338 -1 0 } } { "altera_tse_a_fifo_opt_1246.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v" 398 -1 0 } } { "altera_tse_mac_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 354 -1 0 } } { "altera_tse_mac_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 336 -1 0 } } { "altera_tse_lfsr_10.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_lfsr_10.v" 53 -1 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 198 -1 0 } } { "altera_tse_mac_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 1751 -1 0 } } { "altera_tse_mac_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 338 -1 0 } } { "altera_tse_mac_rx.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac_rx.v" 281 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "2118 " "Info: Not allowed to move 2118 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "11 " "Info: Not allowed to move at least 11 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "77 " "Info: Not allowed to move at least 77 registers because they feed output pins directly" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "364 " "Info: Not allowed to move at least 364 registers because they are fed by registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "525 " "Info: Not allowed to move at least 525 registers because they feed registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "26 " "Info: Not allowed to move at least 26 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "977 " "Info: Not allowed to move at least 977 registers due to user assignments" {  } {  } 0 0 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_TIMING_ASSIGNMENTS_DETAILS" "138 " "Info: Not allowed to move at least 138 registers due to timing assignments" {  } {  } 0 0 "Not allowed to move at least %1!d! registers due to timing assignments" 0 0 "" 0 -1}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "6 " "Info: The Quartus II software applied gate-level register retiming to 6 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[0\] 126 64 4678 " "Info: The Quartus II software applied gate-level register retiming to clock \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[0\]\": created 126 new registers, removed 64 registers, left 4678 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[2\] 50 23 634 " "Info: The Quartus II software applied gate-level register retiming to clock \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[2\]\": created 50 new registers, removed 23 registers, left 634 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] 22 10 1128 " "Info: The Quartus II software applied gate-level register retiming to clock \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\]\": created 22 new registers, removed 10 registers, left 1128 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "top_tx_clk_to_the_tse_mac 4 0 653 " "Info: The Quartus II software applied gate-level register retiming to clock \"top_tx_clk_to_the_tse_mac\": created 4 new registers, removed 0 registers, left 653 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|clk\[0\] 12 0 906 " "Info: The Quartus II software applied gate-level register retiming to clock \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|clk\[0\]\": created 12 new registers, removed 0 registers, left 906 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] 3 1 101 " "Info: The Quartus II software applied gate-level register retiming to clock \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\]\": created 3 new registers, removed 1 registers, left 101 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1}  } {  } 0 0 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated\|tri_buf1a\[0\] " "Warning: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_idf:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_idf.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_bidir_idf.tdf" 45 11 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|tri_buf1a\[0\] " "Warning: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_bidir_e4h.tdf" 51 11 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1173 1173 " "Info: 1173 registers lost all their fanouts during netlist optimizations. The first 1173 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[32\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[33\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[64\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[64\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[96\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[96\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[65\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[65\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[97\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[97\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[66\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[66\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[67\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[68\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[69\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[70\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[71\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[72\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[73\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[74\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[75\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[76\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[77\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[78\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[79\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[80\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[81\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[82\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[83\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[84\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[85\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[86\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[87\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[88\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[89\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[90\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[91\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[92\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[93\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[94\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[95\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[208\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[208\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[209\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[209\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[210\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[210\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[211\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[211\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[212\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[212\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[213\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[213\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[214\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[214\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[215\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[215\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[216\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[216\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[217\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[217\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[218\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[218\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[219\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[219\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[220\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[220\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[221\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[221\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[222\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[222\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[223\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[223\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[32\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[33\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[34\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[35\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[36\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[37\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[38\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[39\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[40\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[41\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[42\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[43\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[44\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[45\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[46\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[47\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[48\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[49\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[50\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[51\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[52\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[53\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[54\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[55\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[56\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[57\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[58\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[59\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[60\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[61\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[62\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[63\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[64\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[64\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[96\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[96\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[65\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[65\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[97\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[97\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[208\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[208\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[209\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[209\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[210\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[210\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[211\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[211\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[212\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[212\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[213\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[213\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[214\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[214\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[215\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[215\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[216\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[216\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[217\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[217\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[218\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[218\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[219\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[219\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[220\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[220\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[221\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[221\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[222\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[222\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[223\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[223\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt\[0\].odt_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt\[0\].odt_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:cs_n\[0\].cs_n_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:cs_n\[0\].cs_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:cke\[0\].cke_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:cke\[0\].cke_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[1\].ba_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[1\].ba_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[12\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[12\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[11\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[11\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[10\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[10\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[9\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[9\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[8\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[8\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[7\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[7\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[6\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[6\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[5\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[5\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[4\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[4\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[3\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[3\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[2\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[2\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[1\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[1\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|ac_2x_deg_choice " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_sdram_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|ac_2x_deg_choice\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|dec_read_lat_sync_r " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|dec_read_lat_sync_r\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|self_rfsh_chip\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|self_rfsh_chip\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|more_than_4_rd_to_wr_bc " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|more_than_4_rd_to_wr_bc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|less_than_4_rd_to_wr_bc " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_timing_param:timing_param_inst\|less_than_4_rd_to_wr_bc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_std_synchronizer:U_SYNC_12\|dreg\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_std_synchronizer:U_SYNC_12\|dreg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_std_synchronizer:U_SYNC_12\|dreg\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_std_synchronizer:U_SYNC_12\|dreg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_std_synchronizer:U_SYNC_12\|din_s1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_std_synchronizer:U_SYNC_12\|din_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_row_width\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|seq_rdata_valid_lat_inc_1t " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe\|seq_rdata_valid_lat_inc_1t\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|rx_sop32 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|rx_sop32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|frm_type32\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|broad_add_reg " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|broad_add_reg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_bcast " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_bcast\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|unicast_add_reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_ucast " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_ucast\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|multicast_add_reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_mcast " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_mcast\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_vlan " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_vlan\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_stat_data_s\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_stat_data_s\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_stat_data_s\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|rx_stat_data_s\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|payload_length\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|act_cmd_monitor_per_chip\[0\].act_tfaw_shift_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_wdata_fifo:wdata_fifo_inst\|scfifo:wdata_be_fifo\|scfifo_i231:auto_generated\|a_dpfifo_rd21:dpfifo\|cntr_6n7:usedw_counter\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|cnt_res_vlan_wait " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|cnt_res_vlan_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ac_nt_almts_checked " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ac_nt_almts_checked\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_bwp\|dffe18a\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_bwp\|dffe18a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_brp\|dffe18a\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_brp\|dffe18a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo\|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_address_fifo_data\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo\|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_address_fifo_data\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_bank_width\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|int_col_and_bank_width\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_bwp\|dffe18a\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_bwp\|dffe18a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_brp\|dffe18a\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge\|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|dffpipe_ed9:ws_brp\|dffe18a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|d1_reasons_to_wait " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|d1_reasons_to_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_arb_share_counter " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|last_cycle_cpu_instruction_master_granted_slave_pipeline_bridge_before_tristate_bridge_s1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|last_cycle_cpu_instruction_master_granted_slave_pipeline_bridge_before_tristate_bridge_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|last_cycle_cpu_data_master_granted_slave_pipeline_bridge_before_tristate_bridge_s1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|last_cycle_cpu_data_master_granted_slave_pipeline_bridge_before_tristate_bridge_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_saved_chosen_master_vector\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_reg_firsttransfer " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_write_pipe\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|do_read_pipe\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_bank_from_csr\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_bank_from_csr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_bank_from_csr\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_bank_from_csr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_bank_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_col_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_col_from_csr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|buf_row_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_input_if:input_if_inst\|alt_ddrx_cmd_gen:cmd_gen_inst\|max_row_from_csr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_ihi " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_btp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_was " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_tr_due " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|\\ac_mux:ctrl_broadcast_r.command.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_init_dram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_init_dram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prog_cal_mr " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prog_cal_mr " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_ihi " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_ihi " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_btp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_btp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_was " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_was " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_customer_mr_setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_customer_mr_setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_tr_due " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_prev_stage.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_tr_due " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|int_ctrl_current_stage.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.idle~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.idle~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.admin~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.admin~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgwb~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgwb~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgrb~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.dgrb~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.proc~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.proc~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.setup~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.iram~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_active_block.iram~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_idle~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_idle~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_phy_initialise~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_init_dram~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_ihi~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_btp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_write_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_read_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_reset~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rrp_seek~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_rdv~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_poa~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_poa~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_was~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_was~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.ctrl_current_stage.cmd_tr_due~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_reset~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_reset~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_phy_initialise~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_phy_initialise~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_init_dram~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_init_dram~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_init_dram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prog_cal_mr~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prog_cal_mr~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prog_cal_mr " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_ihi~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_ihi~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_ihi " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_cal~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_cal~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_cal " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_cal\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_btp~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_btp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_btp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_mtp~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_write_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_read_mtp~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_read_mtp~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_reset~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_reset~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_sweep~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_sweep~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_seek~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rrp_seek~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rdv~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_rdv~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_was~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_was~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_was " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_rd_lat~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_rd_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_wr_lat~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_adv_wr_lat~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_poa~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_poa~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking_setup~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking_setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking_setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_prep_customer_mr_setup~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_tracking~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_tracking\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_operational~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_operational~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_operational " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_operational\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_non_operational~reg0 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|ctrl_mmi.master_state_r.s_non_operational~reg0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_non_operational " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.master_state_r.s_non_operational\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_tr_due " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|\\master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_wait_admin " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_wait_admin\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_btp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgwb:dgwb\|sig_dgwb_last_state.s_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\ac_block:sig_addr_cmd_last_state.s_ac_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\ac_block:sig_addr_cmd_last_state.s_ac_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_init " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_init\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_next_phase " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_next_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_cdvw_wait " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_cdvw_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_complete " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:sig_trk_last_state.s_trk_complete\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_next_phase " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_next_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_test_phase " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_test_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_for_idle_dimm\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_reset_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_rewind_phase " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_rewind_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_cdvw_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_iram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\rsc_block:sig_rsc_last_state.s_rsc_wait_iram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_next_phase " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_next_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_for_idle_dimm " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_for_idle_dimm\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_flush_datapath " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_flush_datapath\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_test_dq " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_test_dq\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_rewind_phase " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_rewind_phase\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_cdvw_wait " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_cdvw_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_iram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_wait_iram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_wait_admin " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_wait_admin\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_reset_cdvw " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_reset_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_test_phases " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_test_phases\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_seek_cdvw " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_seek_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_rdata_valid_align " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_rdata_valid_align\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_poa_cal " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_dgrb_last_state.s_poa_cal\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_ihi " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_btp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_was " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_tr_due " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|ctrl_rec.command.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_seek_cdvw " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|sig_rsc_req.s_rsc_seek_cdvw\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|curr_cmd.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|ctrl_dgrb_r.command.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|ctrl_dgrb_r.command.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|state~4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|state~5 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|state~6 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~5 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~6 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~7 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~15 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~16 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~17 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~18 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\|state~8 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\|state~9 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\|state~8 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\|state~9 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\|state~8 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\|state~9 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~18 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~19 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~20 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~21 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\|state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|state~4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|state~5 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|state~6 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|state~4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|state~5 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|state~6 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|state~4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|state~5 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|state~6 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_mimic:mmc\|mimic_state~9 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_mimic:mmc\|mimic_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_mimic:mmc\|mimic_state~10 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_mimic:mmc\|mimic_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~8 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~9 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~13 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~14 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~15 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~16 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~17 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~18 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~20 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~21 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~22 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~23 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~24 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~25 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~26 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~27 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~28 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~29 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~30 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~31 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~32 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~33 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~34 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~35 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~36 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~37 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~37\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~38 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~39 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~40 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~41 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~41\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~42 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~43 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~44 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_state_machine:state_machine_inst\|state~44\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~9 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~10 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~11 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~12 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~13 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~14 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~15 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~16 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~18 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~19 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~20 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~21 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~22 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~23 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~24 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~25 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~26 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~27 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~28 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~29 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~30 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~31 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~32 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~33 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~34 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~35 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~36 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~37 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~37\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~38 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst\|alt_ddrx_rank_monitor:rank_monitor_inst\|rdwr_state~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.admin " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.admin\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgwb " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgwb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgrb " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.dgrb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.proc " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.proc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.iram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_active_block.iram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_idle " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_phy_initialise\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_init_dram " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_init_dram\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_ihi\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_btp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_btp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_write_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_read_mtp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rrp_seek\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rdv " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_rdv\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_poa " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_poa\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_was " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_was\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_tr_due " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_ctrl:ctrl\|v_ctrl_mmi.ctrl_current_stage.cmd_tr_due\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.calculating " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.calculating\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.00 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.01 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_odt_gen:odt_gen_inst\|alt_ddrx_ddr2_odt_gen:F\[0\].odt_gen_inst\|offset_code.01\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM\|slave_state.100 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_0:the_cycloneIII_3c120_niosII_standard_sopc_clock_0\|cycloneIII_3c120_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM\|slave_state.100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM\|slave_state.100 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_1:the_cycloneIII_3c120_niosII_standard_sopc_clock_1\|cycloneIII_3c120_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM\|slave_state.100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM:slave_FSM\|slave_state.100 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_clock_2:the_cycloneIII_3c120_niosII_standard_sopc_clock_2\|cycloneIII_3c120_niosII_standard_sopc_clock_2_slave_FSM:slave_FSM\|slave_state.100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|m_write_address\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|read_command_data_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_m_write:the_sgdma_rx_m_write\|write_command_data_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber\|read_command_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber\|write_command_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[95\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[94\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[93\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[92\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[91\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[90\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_reg\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[95\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[94\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[93\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[92\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[91\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[90\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[58\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[59\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[60\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[61\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[62\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[63\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[127\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[127\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[126\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[126\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[125\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[125\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[124\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[124\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[123\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[123\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[122\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|sgdma_rx_chain:the_sgdma_rx_chain\|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx\|desc_assembler\[122\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[90\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[91\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[92\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[93\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[94\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[95\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[122\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[122\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[123\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[123\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[124\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[124\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[125\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[125\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[126\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[126\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[127\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_chain:the_sgdma_tx_chain\|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx\|desc_assembler\[127\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|sgdma_tx_m_read:the_sgdma_tx_m_read\|m_read_address\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[32\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[33\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[34\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[35\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[36\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[37\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[38\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[39\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[40\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[41\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[42\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[43\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[44\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[45\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[46\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[47\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[48\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[49\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[50\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[51\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[52\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[53\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[54\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[55\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[56\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[57\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[58\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[59\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[60\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[61\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[62\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[63\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_0\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[32\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[33\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[34\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[35\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[36\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[37\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[38\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[39\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[40\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[41\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[42\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[43\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[44\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[45\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[46\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[47\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[48\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[49\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[50\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[51\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[52\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[53\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[54\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[55\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[56\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[57\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[58\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[59\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[60\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[61\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[62\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[63\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|performance_counter:the_performance_counter\|event_counter_1\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|d_readdata_d1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[27\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[28\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[29\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[30\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[31\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[22\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[23\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[24\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[25\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[26\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[15\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[14\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[16\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[12\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[13\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[11\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[21\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[20\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[19\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[18\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[17\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[9\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|i_readdata_d1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|master_waitrequest_delayed " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|master_waitrequest_delayed\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|downstream_rdempty_delayed_n " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|downstream_rdempty_delayed_n\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|upstream_write_almost_full_delayed " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|upstream_write_almost_full_delayed\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|rdemp_eq_comp_lsb_aeb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|rdemp_eq_comp_msb_aeb\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a2 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a3 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_0uf1:auto_generated\|a_graycounter_g47:rdptr_g1p\|counter5a4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[5\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_dic:wrptr_gp\|counter13a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|wrfull_eq_comp_lsb_mux_reg " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|wrfull_eq_comp_lsb_mux_reg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|wrfull_eq_comp_msb_mux_reg " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|wrfull_eq_comp_msb_mux_reg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a2 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a3 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a1 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a6 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a4 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a5 " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|slow_peripheral_bridge:the_slow_peripheral_bridge\|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_u1g1:auto_generated\|a_graycounter_eic:wrptr_g1p\|counter8a5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[2\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[4\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[6\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[7\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[8\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[10\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].ba\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].ba\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].ba\[1\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].ba\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].cas_n " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|ddr2_sdram_phy_alt_mem_phy_admin:admin\|addr_cmd\[0\].cas_n\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|rd_ram_wr_addr\[3\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp\|rd_ram_wr_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_saved_chosen_master_vector\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1\|pipeline_bridge_before_tristate_bridge_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[0\] " "Info: Register \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\|combout " "Info (17048): Logic cell \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_rfo.tdf" "le_comb6" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_rfo.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\|combout " "Info (17048): Logic cell \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_sfo.tdf" "le_comb7" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_sfo.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\|combout " "Info (17048): Logic cell \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_tfo.tdf" "le_comb8" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_dyn_phase_le_tfo.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[0\] " "Info (17048): Logic cell \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_5kl3.tdf" "remap_decoy_le3a\[0\]" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 52 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[1\] " "Info (17048): Logic cell \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_5kl3.tdf" "remap_decoy_le3a\[1\]" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 52 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[2\] " "Info (17048): Logic cell \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_5kl3.tdf" "remap_decoy_le3a\[2\]" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 52 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "Warning: PLL \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 38 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } } { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } } { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 61 clocks " "Info: Found 61 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.998 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Info:   12.998 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_rise " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_rise " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_1 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_2 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_3 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_4 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_5 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_6 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_6" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_7 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_8 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_9 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_10 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_11 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_12 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_12" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_13 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_13" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_14 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_14" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_15 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_15" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_16 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_16" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_17 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_17" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_18 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_18" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_19 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_19" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_20 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_20" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_21 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_21" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_22 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_22" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_23 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_23" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_24 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_24" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_25 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_26 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_26" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_27 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_27" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_28 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_28" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_29 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_29" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_30 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_30" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_31 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_32 " "Info:    6.499 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_32" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_top_ddr2_ck_p\[0\]_mimic_launch_clock " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_top_ddr2_ck_p\[0\]_mimic_launch_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   10.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   16.666 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:  400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:  400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:    8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 top_clkin_50 " "Info:   20.000 top_clkin_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 top_clkin_125 " "Info:    8.000 top_clkin_125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 top_rx_clk_to_the_tse_mac " "Info:    8.000 top_rx_clk_to_the_tse_mac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 4 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 4 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 2197 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2197 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:36 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:36" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.map.smsg " "Info: Generated suppressed messages file D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1 " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\|le_comb6 " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2\|le_comb6\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\|le_comb7 " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4\|le_comb7\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\|le_comb8 " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5\|le_comb8\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|pll1 " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[0\] " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[1\] " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[2\] " "Info: Adding node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "Warning: PLL \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 38 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ddr2_sdram_phy_alt_mem_phy_pll.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1536 0 0 } } { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 987 0 0 } } { "ddr2_sdram_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy.v" 206 0 0 } } { "ddr2_sdram_controller_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_controller_phy.v" 376 0 0 } } { "ddr2_sdram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram.v" 211 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 23078 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20618 " "Info: Implemented 20618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Info: Implemented 72 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Info: Implemented 55 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19534 " "Info: Implemented 19534 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "881 " "Info: Implemented 881 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Info: Implemented 4 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 367 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 367 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Info: Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 17:16:42 2011 " "Info: Processing ended: Thu Sep 15 17:16:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:47 " "Info: Elapsed time: 00:03:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Info: Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
