
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d8 <.init>:
  4017d8:	stp	x29, x30, [sp, #-16]!
  4017dc:	mov	x29, sp
  4017e0:	bl	402904 <ferror@plt+0xca4>
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret

Disassembly of section .plt:

00000000004017f0 <mbrtowc@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 41d000 <ferror@plt+0x1b3a0>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <mbrtowc@plt>:
  401810:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <fwrite_unlocked@plt>:
  401840:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <strtoul@plt>:
  401850:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <strlen@plt>:
  401860:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <exit@plt>:
  401870:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <error@plt>:
  401880:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <getuid@plt>:
  401890:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <__cxa_atexit@plt>:
  4018a0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <setvbuf@plt>:
  4018b0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <lseek@plt>:
  4018c0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <__fpending@plt>:
  4018d0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <stpcpy@plt>:
  4018e0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <fileno@plt>:
  4018f0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <fclose@plt>:
  401900:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <getpid@plt>:
  401910:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <nl_langinfo@plt>:
  401920:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <fopen@plt>:
  401930:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <malloc@plt>:
  401940:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <open@plt>:
  401950:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <getppid@plt>:
  401960:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <strncmp@plt>:
  401970:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <bindtextdomain@plt>:
  401980:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <__libc_start_main@plt>:
  401990:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <__printf_chk@plt>:
  4019a0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <memset@plt>:
  4019b0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <fdopen@plt>:
  4019c0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <gettimeofday@plt>:
  4019d0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <__strtoul_internal@plt>:
  4019e0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <calloc@plt>:
  4019f0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <realloc@plt>:
  401a00:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <strrchr@plt>:
  401a20:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <posix_fadvise@plt>:
  401a50:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <mbsinit@plt>:
  401a60:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <fread_unlocked@plt>:
  401a70:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <memcmp@plt>:
  401a80:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <textdomain@plt>:
  401a90:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <getopt_long@plt>:
  401aa0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <__fprintf_chk@plt>:
  401ab0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <__ctype_b_loc@plt>:
  401ad0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <fseeko@plt>:
  401ae0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <fread@plt>:
  401af0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <free@plt>:
  401b00:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <__ctype_get_mb_cur_max@plt>:
  401b10:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <getgid@plt>:
  401b20:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <freopen@plt>:
  401b30:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <fwrite@plt>:
  401b50:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <__read_chk@plt>:
  401b60:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <fcntl@plt>:
  401b70:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <ftello@plt>:
  401b80:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <fflush@plt>:
  401b90:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <__explicit_bzero_chk@plt>:
  401ba0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <memchr@plt>:
  401bb0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <__fxstat@plt>:
  401bc0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <dcgettext@plt>:
  401bd0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <fputs_unlocked@plt>:
  401be0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <__freading@plt>:
  401bf0:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <dup2@plt>:
  401c00:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <iswprint@plt>:
  401c10:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <__assert_fail@plt>:
  401c20:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__errno_location@plt>:
  401c30:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <__uflow@plt>:
  401c40:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 41e000 <ferror@plt+0x1c3a0>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	stp	x29, x30, [sp, #-288]!
  401c74:	mov	x29, sp
  401c78:	stp	x21, x22, [sp, #32]
  401c7c:	mov	w21, w0
  401c80:	adrp	x22, 40a000 <ferror@plt+0x83a0>
  401c84:	ldr	x0, [x1]
  401c88:	stp	x19, x20, [sp, #16]
  401c8c:	mov	x20, x1
  401c90:	stp	x23, x24, [sp, #48]
  401c94:	adrp	x19, 40a000 <ferror@plt+0x83a0>
  401c98:	add	x19, x19, #0x9a0
  401c9c:	stp	x25, x26, [sp, #64]
  401ca0:	mov	x26, #0xffffffffffffffff    	// #-1
  401ca4:	adrp	x25, 40b000 <ferror@plt+0x93a0>
  401ca8:	add	x25, x25, #0xb18
  401cac:	stp	x27, x28, [sp, #80]
  401cb0:	add	x22, x22, #0xf70
  401cb4:	str	wzr, [sp, #104]
  401cb8:	adrp	x27, 40a000 <ferror@plt+0x83a0>
  401cbc:	str	xzr, [sp, #112]
  401cc0:	add	x27, x27, #0xee0
  401cc4:	str	wzr, [sp, #120]
  401cc8:	mov	w23, #0x0                   	// #0
  401ccc:	stp	x26, xzr, [sp, #128]
  401cd0:	mov	w28, #0xa                   	// #10
  401cd4:	adrp	x24, 41e000 <ferror@plt+0x1c3a0>
  401cd8:	str	xzr, [sp, #152]
  401cdc:	bl	4031d8 <ferror@plt+0x1578>
  401ce0:	mov	x1, x25
  401ce4:	mov	w0, #0x6                   	// #6
  401ce8:	bl	401c50 <setlocale@plt>
  401cec:	mov	x0, x19
  401cf0:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  401cf4:	add	x1, x1, #0xea8
  401cf8:	bl	401980 <bindtextdomain@plt>
  401cfc:	mov	x0, x19
  401d00:	adrp	x19, 40b000 <ferror@plt+0x93a0>
  401d04:	add	x19, x19, #0xa0
  401d08:	add	x19, x19, #0x70
  401d0c:	bl	401a90 <textdomain@plt>
  401d10:	adrp	x0, 402000 <ferror@plt+0x3a0>
  401d14:	add	x0, x0, #0xd20
  401d18:	bl	40a950 <ferror@plt+0x8cf0>
  401d1c:	nop
  401d20:	mov	x3, x19
  401d24:	mov	x2, x22
  401d28:	mov	x1, x20
  401d2c:	mov	w0, w21
  401d30:	mov	x4, #0x0                   	// #0
  401d34:	bl	401aa0 <getopt_long@plt>
  401d38:	cmn	w0, #0x1
  401d3c:	b.eq	401ea4 <ferror@plt+0x244>  // b.none
  401d40:	cmp	w0, #0x6e
  401d44:	b.eq	401fe8 <ferror@plt+0x388>  // b.none
  401d48:	b.le	401d84 <ferror@plt+0x124>
  401d4c:	cmp	w0, #0x7a
  401d50:	b.eq	401fe0 <ferror@plt+0x380>  // b.none
  401d54:	b.gt	401f8c <ferror@plt+0x32c>
  401d58:	cmp	w0, #0x6f
  401d5c:	b.ne	401f7c <ferror@plt+0x31c>  // b.any
  401d60:	ldr	x0, [sp, #136]
  401d64:	ldr	x1, [x24, #704]
  401d68:	str	x1, [sp, #136]
  401d6c:	cbz	x0, 401d20 <ferror@plt+0xc0>
  401d70:	bl	401ac0 <strcmp@plt>
  401d74:	ldr	x1, [sp, #136]
  401d78:	cbnz	w0, 402894 <ferror@plt+0xc34>
  401d7c:	str	x1, [sp, #136]
  401d80:	b	401d20 <ferror@plt+0xc0>
  401d84:	cmp	w0, #0x65
  401d88:	b.eq	401fd4 <ferror@plt+0x374>  // b.none
  401d8c:	b.le	401f3c <ferror@plt+0x2dc>
  401d90:	cmp	w0, #0x69
  401d94:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401d98:	ldr	x5, [x24, #704]
  401d9c:	mov	w1, #0x2d                  	// #45
  401da0:	str	x5, [sp, #128]
  401da4:	mov	x0, x5
  401da8:	bl	401b40 <strchr@plt>
  401dac:	cmp	x0, #0x0
  401db0:	ldr	w2, [sp, #120]
  401db4:	cset	w7, eq  // eq = none
  401db8:	ldr	x5, [sp, #128]
  401dbc:	cbnz	w2, 402884 <ferror@plt+0xc24>
  401dc0:	str	w7, [sp, #144]
  401dc4:	cbz	x0, 402258 <ferror@plt+0x5f8>
  401dc8:	strb	wzr, [x0]
  401dcc:	mov	x6, x0
  401dd0:	mov	x1, x27
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	ldr	x5, [x24, #704]
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	stp	x5, x6, [sp, #120]
  401de4:	bl	401bd0 <dcgettext@plt>
  401de8:	mov	x4, x0
  401dec:	ldr	x5, [sp, #120]
  401df0:	mov	x3, x25
  401df4:	mov	x2, #0xffffffffffffffff    	// #-1
  401df8:	mov	x1, #0x0                   	// #0
  401dfc:	mov	x0, x5
  401e00:	mov	w5, #0x0                   	// #0
  401e04:	bl	4084d8 <ferror@plt+0x6878>
  401e08:	ldr	x6, [sp, #128]
  401e0c:	mov	w1, #0x2d                  	// #45
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	strb	w1, [x6], #1
  401e18:	mov	x1, x27
  401e1c:	stp	x6, x0, [sp, #120]
  401e20:	mov	x0, #0x0                   	// #0
  401e24:	bl	401bd0 <dcgettext@plt>
  401e28:	ldr	x6, [sp, #120]
  401e2c:	mov	x4, x0
  401e30:	mov	x2, #0xffffffffffffffff    	// #-1
  401e34:	mov	x1, #0x0                   	// #0
  401e38:	mov	x0, x6
  401e3c:	mov	x3, x25
  401e40:	mov	w5, #0x0                   	// #0
  401e44:	bl	4084d8 <ferror@plt+0x6878>
  401e48:	ldr	x2, [sp, #128]
  401e4c:	mov	x1, x0
  401e50:	ldr	w7, [sp, #144]
  401e54:	mov	x6, x27
  401e58:	sub	x0, x0, x2
  401e5c:	str	x1, [sp, #152]
  401e60:	cmn	x0, #0x1
  401e64:	cset	w0, eq  // eq = none
  401e68:	cmp	x2, x1
  401e6c:	cset	w1, hi  // hi = pmore
  401e70:	eor	w0, w0, w1
  401e74:	orr	w7, w7, w0
  401e78:	cbnz	w7, 402294 <ferror@plt+0x634>
  401e7c:	mov	w0, #0x1                   	// #1
  401e80:	mov	x3, x19
  401e84:	mov	x2, x22
  401e88:	mov	x1, x20
  401e8c:	mov	x4, #0x0                   	// #0
  401e90:	str	w0, [sp, #120]
  401e94:	mov	w0, w21
  401e98:	bl	401aa0 <getopt_long@plt>
  401e9c:	cmn	w0, #0x1
  401ea0:	b.ne	401d40 <ferror@plt+0xe0>  // b.any
  401ea4:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  401ea8:	ldr	w1, [sp, #104]
  401eac:	ldr	w19, [x0, #712]
  401eb0:	cmp	w1, #0x0
  401eb4:	ldr	w1, [sp, #120]
  401eb8:	sub	w21, w21, w19
  401ebc:	sbfiz	x22, x19, #3, #32
  401ec0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401ec4:	add	x19, x20, w19, sxtw #3
  401ec8:	b.ne	40276c <ferror@plt+0xb0c>  // b.any
  401ecc:	ldr	w0, [sp, #120]
  401ed0:	cbz	w0, 402068 <ferror@plt+0x408>
  401ed4:	cmp	w21, #0x0
  401ed8:	b.gt	4027ec <ferror@plt+0xb8c>
  401edc:	ldr	x0, [sp, #152]
  401ee0:	mov	x19, #0x0                   	// #0
  401ee4:	add	x22, x0, #0x1
  401ee8:	ldr	x0, [sp, #128]
  401eec:	sub	x22, x22, x0
  401ef0:	cbz	w23, 402188 <ferror@plt+0x528>
  401ef4:	ldr	x0, [sp, #112]
  401ef8:	mov	x1, #0xffffffffffffffff    	// #-1
  401efc:	bl	406648 <ferror@plt+0x49e8>
  401f00:	mov	x24, x0
  401f04:	cbnz	x0, 40234c <ferror@plt+0x6ec>
  401f08:	bl	401c30 <__errno_location@plt>
  401f0c:	mov	x3, x0
  401f10:	ldr	x2, [sp, #112]
  401f14:	mov	w1, #0x3                   	// #3
  401f18:	ldr	w19, [x3]
  401f1c:	mov	w0, #0x0                   	// #0
  401f20:	bl	405bb8 <ferror@plt+0x3f58>
  401f24:	mov	x3, x0
  401f28:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  401f2c:	mov	w1, w19
  401f30:	add	x2, x2, #0xfb8
  401f34:	mov	w0, #0x1                   	// #1
  401f38:	bl	401880 <error@plt>
  401f3c:	cmn	w0, #0x3
  401f40:	b.ne	401fc4 <ferror@plt+0x364>  // b.any
  401f44:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  401f48:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  401f4c:	adrp	x4, 40a000 <ferror@plt+0x83a0>
  401f50:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  401f54:	ldr	x3, [x1, #576]
  401f58:	add	x4, x4, #0xf60
  401f5c:	ldr	x0, [x0, #720]
  401f60:	add	x2, x2, #0xdf0
  401f64:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  401f68:	add	x1, x1, #0xa18
  401f6c:	mov	x5, #0x0                   	// #0
  401f70:	bl	407e40 <ferror@plt+0x61e0>
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401870 <exit@plt>
  401f7c:	cmp	w0, #0x72
  401f80:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401f84:	mov	w23, #0x1                   	// #1
  401f88:	b	401d20 <ferror@plt+0xc0>
  401f8c:	cmp	w0, #0x100
  401f90:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401f94:	ldr	x0, [sp, #112]
  401f98:	cbz	x0, 40205c <ferror@plt+0x3fc>
  401f9c:	ldr	x1, [x24, #704]
  401fa0:	add	x2, x24, #0x2c0
  401fa4:	ldr	x0, [sp, #112]
  401fa8:	str	x2, [sp, #144]
  401fac:	bl	401ac0 <strcmp@plt>
  401fb0:	cbnz	w0, 4028a4 <ferror@plt+0xc44>
  401fb4:	ldr	x0, [sp, #144]
  401fb8:	ldr	x0, [x0]
  401fbc:	str	x0, [sp, #112]
  401fc0:	b	401d20 <ferror@plt+0xc0>
  401fc4:	cmn	w0, #0x2
  401fc8:	b.ne	402790 <ferror@plt+0xb30>  // b.any
  401fcc:	mov	w0, #0x0                   	// #0
  401fd0:	bl	4029c0 <ferror@plt+0xd60>
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	str	w0, [sp, #104]
  401fdc:	b	401d20 <ferror@plt+0xc0>
  401fe0:	mov	w28, #0x0                   	// #0
  401fe4:	b	401d20 <ferror@plt+0xc0>
  401fe8:	ldr	x0, [x24, #704]
  401fec:	add	x5, x24, #0x2c0
  401ff0:	add	x3, sp, #0xa0
  401ff4:	mov	x4, #0x0                   	// #0
  401ff8:	mov	w2, #0xa                   	// #10
  401ffc:	mov	x1, #0x0                   	// #0
  402000:	str	x5, [sp, #144]
  402004:	bl	408600 <ferror@plt+0x69a0>
  402008:	cbnz	w0, 40201c <ferror@plt+0x3bc>
  40200c:	ldr	x0, [sp, #160]
  402010:	cmp	x26, x0
  402014:	csel	x26, x26, x0, ls  // ls = plast
  402018:	b	401d20 <ferror@plt+0xc0>
  40201c:	cmp	w0, #0x1
  402020:	b.eq	401d20 <ferror@plt+0xc0>  // b.none
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0xf00
  402034:	bl	401bd0 <dcgettext@plt>
  402038:	mov	x19, x0
  40203c:	ldr	x0, [sp, #144]
  402040:	ldr	x0, [x0]
  402044:	bl	4064c0 <ferror@plt+0x4860>
  402048:	mov	x3, x0
  40204c:	mov	x2, x19
  402050:	mov	w1, #0x0                   	// #0
  402054:	mov	w0, #0x1                   	// #1
  402058:	bl	401880 <error@plt>
  40205c:	add	x0, x24, #0x2c0
  402060:	str	x0, [sp, #144]
  402064:	b	401fb4 <ferror@plt+0x354>
  402068:	ldr	w0, [sp, #104]
  40206c:	cmp	w21, #0x1
  402070:	cset	w1, gt
  402074:	eor	w0, w0, #0x1
  402078:	tst	w1, w0
  40207c:	b.ne	40282c <ferror@plt+0xbcc>  // b.any
  402080:	ldr	w0, [sp, #104]
  402084:	cbnz	w0, 4022e0 <ferror@plt+0x680>
  402088:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  40208c:	cmp	w21, #0x1
  402090:	ldr	x19, [x0, #728]
  402094:	b.ne	402560 <ferror@plt+0x900>  // b.any
  402098:	ldr	x24, [x20, x22]
  40209c:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  4020a0:	add	x1, x1, #0xfa8
  4020a4:	mov	x0, x24
  4020a8:	bl	401ac0 <strcmp@plt>
  4020ac:	cbz	w0, 402560 <ferror@plt+0x900>
  4020b0:	cbnz	x26, 402724 <ferror@plt+0xac4>
  4020b4:	mov	x0, x19
  4020b8:	mov	w1, #0x2                   	// #2
  4020bc:	bl	402e08 <ferror@plt+0x11a8>
  4020c0:	cbnz	w23, 40275c <ferror@plt+0xafc>
  4020c4:	ldr	x0, [sp, #112]
  4020c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4020cc:	bl	406648 <ferror@plt+0x49e8>
  4020d0:	mov	x24, x0
  4020d4:	cbz	x0, 401f08 <ferror@plt+0x2a8>
  4020d8:	cmp	x26, #0x400
  4020dc:	mov	x4, #0x0                   	// #0
  4020e0:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  4020e4:	mov	x19, #0x400                 	// #1024
  4020e8:	csel	x19, x26, x19, ls  // ls = plast
  4020ec:	mov	x1, #0x18                  	// #24
  4020f0:	ldr	x21, [x2, #728]
  4020f4:	mov	x0, x19
  4020f8:	str	x4, [sp, #104]
  4020fc:	bl	4082b8 <ferror@plt+0x6658>
  402100:	ldr	x4, [sp, #104]
  402104:	mov	x20, x0
  402108:	mov	x27, #0x0                   	// #0
  40210c:	mov	x25, #0x18                  	// #24
  402110:	cmp	x26, x27
  402114:	b.eq	402454 <ferror@plt+0x7f4>  // b.none
  402118:	mul	x22, x27, x25
  40211c:	mov	w2, w28
  402120:	mov	x1, x21
  402124:	add	x0, x20, x22
  402128:	bl	4030a0 <ferror@plt+0x1440>
  40212c:	mov	x4, x0
  402130:	cbz	x0, 4024b0 <ferror@plt+0x850>
  402134:	add	x27, x27, #0x1
  402138:	cmp	x27, x19
  40213c:	b.cc	402110 <ferror@plt+0x4b0>  // b.lo, b.ul, b.last
  402140:	add	x19, x19, #0x400
  402144:	str	x4, [sp, #104]
  402148:	umulh	x0, x19, x25
  40214c:	mul	x1, x19, x25
  402150:	cmp	x0, #0x0
  402154:	cset	x0, ne  // ne = any
  402158:	tbnz	x1, #63, 402860 <ferror@plt+0xc00>
  40215c:	cbnz	x0, 402860 <ferror@plt+0xc00>
  402160:	mov	x0, x20
  402164:	bl	4081d8 <ferror@plt+0x6578>
  402168:	mov	x20, x0
  40216c:	add	x0, x22, #0x18
  402170:	add	x0, x20, x0
  402174:	mov	x2, #0x6000                	// #24576
  402178:	mov	w1, #0x0                   	// #0
  40217c:	bl	4019b0 <memset@plt>
  402180:	ldr	x4, [sp, #104]
  402184:	b	402110 <ferror@plt+0x4b0>
  402188:	cmp	x26, x22
  40218c:	mov	x1, x22
  402190:	csel	x26, x26, x22, ls  // ls = plast
  402194:	mov	x0, x26
  402198:	bl	4068d8 <ferror@plt+0x4c78>
  40219c:	mov	x1, x0
  4021a0:	ldr	x0, [sp, #112]
  4021a4:	bl	406648 <ferror@plt+0x49e8>
  4021a8:	mov	x24, x0
  4021ac:	cbz	x0, 401f08 <ferror@plt+0x2a8>
  4021b0:	ldr	w1, [sp, #104]
  4021b4:	ldr	w2, [sp, #120]
  4021b8:	orr	w21, w1, w2
  4021bc:	cbz	w21, 402400 <ferror@plt+0x7a0>
  4021c0:	mov	x2, x22
  4021c4:	mov	x1, x26
  4021c8:	bl	406908 <ferror@plt+0x4ca8>
  4021cc:	mov	x23, x0
  4021d0:	ldr	x0, [sp, #136]
  4021d4:	cbz	x0, 4021f4 <ferror@plt+0x594>
  4021d8:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  4021dc:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  4021e0:	ldr	x0, [sp, #136]
  4021e4:	add	x1, x1, #0x30
  4021e8:	ldr	x2, [x2, #720]
  4021ec:	bl	402e40 <ferror@plt+0x11e0>
  4021f0:	cbz	x0, 402444 <ferror@plt+0x7e4>
  4021f4:	ldr	w0, [sp, #120]
  4021f8:	cbnz	w0, 40268c <ferror@plt+0xa2c>
  4021fc:	mov	x21, #0x0                   	// #0
  402200:	adrp	x22, 41e000 <ferror@plt+0x1c3a0>
  402204:	b	40220c <ferror@plt+0x5ac>
  402208:	add	x21, x21, #0x1
  40220c:	cmp	x21, x26
  402210:	b.eq	4023e0 <ferror@plt+0x780>  // b.none
  402214:	ldr	x0, [x23, x21, lsl #3]
  402218:	mov	x1, #0x1                   	// #1
  40221c:	ldr	x3, [x22, #720]
  402220:	add	x2, x19, x0, lsl #3
  402224:	ldr	x0, [x19, x0, lsl #3]
  402228:	ldr	x20, [x2, #8]
  40222c:	sub	x20, x20, x0
  402230:	mov	x2, x20
  402234:	bl	401840 <fwrite_unlocked@plt>
  402238:	cmp	x20, x0
  40223c:	b.eq	402208 <ferror@plt+0x5a8>  // b.none
  402240:	bl	401c30 <__errno_location@plt>
  402244:	mov	x3, x0
  402248:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  40224c:	mov	w2, #0x5                   	// #5
  402250:	add	x1, x1, #0x8
  402254:	b	402428 <ferror@plt+0x7c8>
  402258:	adrp	x6, 40a000 <ferror@plt+0x83a0>
  40225c:	add	x6, x6, #0xee0
  402260:	mov	x1, x6
  402264:	mov	w2, #0x5                   	// #5
  402268:	stp	x6, x5, [sp, #104]
  40226c:	bl	401bd0 <dcgettext@plt>
  402270:	ldr	x5, [sp, #112]
  402274:	mov	x4, x0
  402278:	mov	x3, x25
  40227c:	mov	x2, #0xffffffffffffffff    	// #-1
  402280:	mov	x0, x5
  402284:	mov	x1, #0x0                   	// #0
  402288:	mov	w5, #0x0                   	// #0
  40228c:	bl	4084d8 <ferror@plt+0x6878>
  402290:	ldr	x6, [sp, #104]
  402294:	str	x6, [sp, #104]
  402298:	bl	401c30 <__errno_location@plt>
  40229c:	mov	x3, x0
  4022a0:	ldr	x6, [sp, #104]
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	ldr	w20, [x3]
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	mov	x1, x6
  4022b4:	bl	401bd0 <dcgettext@plt>
  4022b8:	mov	x19, x0
  4022bc:	ldr	x0, [x24, #704]
  4022c0:	bl	4064c0 <ferror@plt+0x4860>
  4022c4:	mov	x4, x0
  4022c8:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  4022cc:	mov	x3, x19
  4022d0:	mov	w1, w20
  4022d4:	add	x2, x2, #0xef8
  4022d8:	mov	w0, #0x1                   	// #1
  4022dc:	bl	401880 <error@plt>
  4022e0:	sxtw	x20, w21
  4022e4:	mov	x24, #0x0                   	// #0
  4022e8:	mov	x22, x20
  4022ec:	mov	x25, x20
  4022f0:	b	402304 <ferror@plt+0x6a4>
  4022f4:	ldr	x0, [x19, x24, lsl #3]
  4022f8:	add	x24, x24, #0x1
  4022fc:	bl	401860 <strlen@plt>
  402300:	add	x25, x25, x0
  402304:	cmp	w21, w24
  402308:	b.gt	4022f4 <ferror@plt+0x694>
  40230c:	mov	x0, x25
  402310:	mov	x25, #0x0                   	// #0
  402314:	bl	4081a8 <ferror@plt+0x6548>
  402318:	mov	x24, x0
  40231c:	b	40233c <ferror@plt+0x6dc>
  402320:	ldr	x1, [x19, x25, lsl #3]
  402324:	mov	x0, x24
  402328:	bl	4018e0 <stpcpy@plt>
  40232c:	str	x24, [x19, x25, lsl #3]
  402330:	mov	x24, x0
  402334:	add	x25, x25, #0x1
  402338:	strb	w28, [x24], #1
  40233c:	cmp	w21, w25
  402340:	b.gt	402320 <ferror@plt+0x6c0>
  402344:	str	x24, [x19, x20, lsl #3]
  402348:	b	401ef0 <ferror@plt+0x290>
  40234c:	ldr	w0, [sp, #104]
  402350:	cmp	w0, #0x0
  402354:	ldr	w0, [sp, #120]
  402358:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  40235c:	b.eq	40284c <ferror@plt+0xbec>  // b.none
  402360:	ldr	x0, [sp, #136]
  402364:	cbz	x0, 402384 <ferror@plt+0x724>
  402368:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  40236c:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  402370:	ldr	x0, [sp, #136]
  402374:	add	x1, x1, #0x30
  402378:	ldr	x2, [x2, #720]
  40237c:	bl	402e40 <ferror@plt+0x11e0>
  402380:	cbz	x0, 402444 <ferror@plt+0x7e4>
  402384:	cbz	x26, 4023e0 <ferror@plt+0x780>
  402388:	cbz	x22, 402798 <ferror@plt+0xb38>
  40238c:	ldr	w0, [sp, #120]
  402390:	cbz	w0, 4026cc <ferror@plt+0xa6c>
  402394:	ldr	x1, [sp, #128]
  402398:	adrp	x20, 40b000 <ferror@plt+0x93a0>
  40239c:	ldr	x0, [sp, #152]
  4023a0:	add	x20, x20, #0x0
  4023a4:	mov	x19, #0x0                   	// #0
  4023a8:	sub	x21, x0, x1
  4023ac:	mov	x1, x21
  4023b0:	mov	x0, x24
  4023b4:	bl	406690 <ferror@plt+0x4a30>
  4023b8:	ldr	x1, [sp, #128]
  4023bc:	mov	w3, w28
  4023c0:	add	x2, x1, x0
  4023c4:	mov	x1, x20
  4023c8:	mov	w0, #0x1                   	// #1
  4023cc:	bl	4019a0 <__printf_chk@plt>
  4023d0:	tbnz	w0, #31, 402240 <ferror@plt+0x5e0>
  4023d4:	add	x19, x19, #0x1
  4023d8:	cmp	x19, x26
  4023dc:	b.ne	4023ac <ferror@plt+0x74c>  // b.any
  4023e0:	mov	w0, #0x0                   	// #0
  4023e4:	ldp	x19, x20, [sp, #16]
  4023e8:	ldp	x21, x22, [sp, #32]
  4023ec:	ldp	x23, x24, [sp, #48]
  4023f0:	ldp	x25, x26, [sp, #64]
  4023f4:	ldp	x27, x28, [sp, #80]
  4023f8:	ldp	x29, x30, [sp], #288
  4023fc:	ret
  402400:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  402404:	mov	x20, #0x0                   	// #0
  402408:	ldr	x0, [x0, #728]
  40240c:	bl	408f68 <ferror@plt+0x7308>
  402410:	cbz	w0, 4024e0 <ferror@plt+0x880>
  402414:	bl	401c30 <__errno_location@plt>
  402418:	mov	x3, x0
  40241c:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402420:	add	x1, x1, #0xfc0
  402424:	mov	w2, #0x5                   	// #5
  402428:	ldr	w19, [x3]
  40242c:	mov	x0, #0x0                   	// #0
  402430:	bl	401bd0 <dcgettext@plt>
  402434:	mov	x2, x0
  402438:	mov	w1, w19
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401880 <error@plt>
  402444:	bl	401c30 <__errno_location@plt>
  402448:	mov	x3, x0
  40244c:	ldr	x2, [sp, #136]
  402450:	b	401f14 <ferror@plt+0x2b4>
  402454:	cbz	x4, 4024b0 <ferror@plt+0x850>
  402458:	add	x19, sp, #0xa0
  40245c:	mov	x22, #0x18                  	// #24
  402460:	mov	x0, x19
  402464:	bl	403090 <ferror@plt+0x1430>
  402468:	b	402470 <ferror@plt+0x810>
  40246c:	cbz	x25, 402764 <ferror@plt+0xb04>
  402470:	mov	x1, x27
  402474:	mov	x0, x24
  402478:	bl	406690 <ferror@plt+0x4a30>
  40247c:	cmp	x26, x0
  402480:	madd	x0, x0, x22, x20
  402484:	mov	x25, x27
  402488:	mov	w2, w28
  40248c:	mov	x1, x21
  402490:	add	x27, x27, #0x1
  402494:	csel	x0, x0, x19, hi  // hi = pmore
  402498:	bl	4030a0 <ferror@plt+0x1440>
  40249c:	cbnz	x0, 40246c <ferror@plt+0x80c>
  4024a0:	cbz	x25, 402864 <ferror@plt+0xc04>
  4024a4:	mov	x27, x25
  4024a8:	mov	x0, x19
  4024ac:	bl	4031d0 <ferror@plt+0x1570>
  4024b0:	ldr	w0, [x21]
  4024b4:	tbnz	w0, #5, 402414 <ferror@plt+0x7b4>
  4024b8:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  4024bc:	cmp	x26, x27
  4024c0:	csel	x26, x26, x27, ls  // ls = plast
  4024c4:	ldr	x0, [x0, #728]
  4024c8:	bl	408f68 <ferror@plt+0x7308>
  4024cc:	cbnz	w0, 402414 <ferror@plt+0x7b4>
  4024d0:	mov	x22, x26
  4024d4:	mov	x19, #0x0                   	// #0
  4024d8:	cbnz	w23, 402360 <ferror@plt+0x700>
  4024dc:	mov	w21, #0x1                   	// #1
  4024e0:	mov	x0, x24
  4024e4:	mov	x2, x22
  4024e8:	mov	x1, x26
  4024ec:	bl	406908 <ferror@plt+0x4ca8>
  4024f0:	mov	x23, x0
  4024f4:	ldr	x0, [sp, #136]
  4024f8:	cbz	x0, 402518 <ferror@plt+0x8b8>
  4024fc:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  402500:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  402504:	ldr	x0, [sp, #136]
  402508:	add	x1, x1, #0x30
  40250c:	ldr	x2, [x2, #720]
  402510:	bl	402e40 <ferror@plt+0x11e0>
  402514:	cbz	x0, 402444 <ferror@plt+0x7e4>
  402518:	mov	x24, #0x0                   	// #0
  40251c:	cbz	w21, 4021f4 <ferror@plt+0x594>
  402520:	mov	x25, #0x18                  	// #24
  402524:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  402528:	b	402554 <ferror@plt+0x8f4>
  40252c:	ldr	x19, [x23, x24, lsl #3]
  402530:	mov	x1, #0x1                   	// #1
  402534:	ldr	x3, [x21, #720]
  402538:	madd	x19, x19, x25, x20
  40253c:	ldp	x2, x0, [x19, #8]
  402540:	bl	401840 <fwrite_unlocked@plt>
  402544:	ldr	x1, [x19, #8]
  402548:	cmp	x0, x1
  40254c:	b.ne	402240 <ferror@plt+0x5e0>  // b.any
  402550:	add	x24, x24, #0x1
  402554:	cmp	x22, x24
  402558:	b.ne	40252c <ferror@plt+0x8cc>  // b.any
  40255c:	b	4023e0 <ferror@plt+0x780>
  402560:	mov	x0, x19
  402564:	mov	w1, #0x2                   	// #2
  402568:	bl	402e08 <ferror@plt+0x11a8>
  40256c:	eor	w0, w23, #0x1
  402570:	cmn	x26, #0x1
  402574:	csel	w0, w0, wzr, ne  // ne = any
  402578:	cbz	w0, 40275c <ferror@plt+0xafc>
  40257c:	cbz	x26, 4020c4 <ferror@plt+0x464>
  402580:	add	x19, sp, #0xa0
  402584:	mov	w1, #0x0                   	// #0
  402588:	mov	x2, x19
  40258c:	mov	w0, #0x0                   	// #0
  402590:	bl	401bc0 <__fxstat@plt>
  402594:	cbnz	w0, 4020c4 <ferror@plt+0x464>
  402598:	ldr	w1, [sp, #176]
  40259c:	mov	w2, #0xd000                	// #53248
  4025a0:	and	w1, w1, w2
  4025a4:	cmp	w1, #0x8, lsl #12
  4025a8:	b.ne	4020c4 <ferror@plt+0x464>  // b.any
  4025ac:	mov	w2, #0x1                   	// #1
  4025b0:	mov	x1, #0x0                   	// #0
  4025b4:	ldr	x20, [sp, #208]
  4025b8:	bl	4018c0 <lseek@plt>
  4025bc:	tbnz	x0, #63, 4020c4 <ferror@plt+0x464>
  4025c0:	sub	x0, x20, x0
  4025c4:	cmp	x0, #0x800, lsl #12
  4025c8:	b.gt	4020c4 <ferror@plt+0x464>
  4025cc:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  4025d0:	mov	x1, x19
  4025d4:	ldr	x0, [x0, #728]
  4025d8:	bl	4074c8 <ferror@plt+0x5868>
  4025dc:	mov	x24, x0
  4025e0:	cbz	x0, 402414 <ferror@plt+0x7b4>
  4025e4:	ldr	x20, [sp, #160]
  4025e8:	cbz	x20, 40260c <ferror@plt+0x9ac>
  4025ec:	add	x0, x0, x20
  4025f0:	ldurb	w0, [x0, #-1]
  4025f4:	cmp	w0, w28
  4025f8:	b.eq	40260c <ferror@plt+0x9ac>  // b.none
  4025fc:	add	x0, x20, #0x1
  402600:	str	x0, [sp, #160]
  402604:	strb	w28, [x24, x20]
  402608:	ldr	x20, [sp, #160]
  40260c:	add	x20, x24, x20
  402610:	mov	x0, x24
  402614:	mov	x22, #0x0                   	// #0
  402618:	b	402630 <ferror@plt+0x9d0>
  40261c:	sub	x2, x20, x0
  402620:	mov	w1, w28
  402624:	mov	x22, x19
  402628:	bl	401bb0 <memchr@plt>
  40262c:	add	x0, x0, #0x1
  402630:	cmp	x20, x0
  402634:	add	x19, x22, #0x1
  402638:	b.hi	40261c <ferror@plt+0x9bc>  // b.pmore
  40263c:	cmp	xzr, x19, lsr #61
  402640:	lsl	x0, x19, #3
  402644:	cset	x1, ne  // ne = any
  402648:	tbnz	x19, #60, 402860 <ferror@plt+0xc00>
  40264c:	cbnz	x1, 402860 <ferror@plt+0xc00>
  402650:	bl	4081a8 <ferror@plt+0x6548>
  402654:	mov	x19, x0
  402658:	mov	x25, x0
  40265c:	add	x21, x0, x22, lsl #3
  402660:	str	x24, [x0]
  402664:	b	402680 <ferror@plt+0xa20>
  402668:	sub	x2, x20, x24
  40266c:	mov	x0, x24
  402670:	mov	w1, w28
  402674:	bl	401bb0 <memchr@plt>
  402678:	add	x24, x0, #0x1
  40267c:	str	x24, [x25, #8]!
  402680:	cmp	x21, x25
  402684:	b.ne	402668 <ferror@plt+0xa08>  // b.any
  402688:	b	401ef0 <ferror@plt+0x290>
  40268c:	adrp	x20, 40b000 <ferror@plt+0x93a0>
  402690:	mov	x19, #0x0                   	// #0
  402694:	add	x20, x20, #0x0
  402698:	b	4026c0 <ferror@plt+0xa60>
  40269c:	ldr	x4, [sp, #128]
  4026a0:	mov	w3, w28
  4026a4:	ldr	x2, [x23, x19, lsl #3]
  4026a8:	mov	x1, x20
  4026ac:	mov	w0, #0x1                   	// #1
  4026b0:	add	x2, x4, x2
  4026b4:	bl	4019a0 <__printf_chk@plt>
  4026b8:	tbnz	w0, #31, 402240 <ferror@plt+0x5e0>
  4026bc:	add	x19, x19, #0x1
  4026c0:	cmp	x19, x26
  4026c4:	b.ne	40269c <ferror@plt+0xa3c>  // b.any
  4026c8:	b	4023e0 <ferror@plt+0x780>
  4026cc:	sub	x23, x22, #0x1
  4026d0:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  4026d4:	mov	x21, #0x0                   	// #0
  4026d8:	add	x22, x2, #0x2d0
  4026dc:	b	4026ec <ferror@plt+0xa8c>
  4026e0:	add	x21, x21, #0x1
  4026e4:	cmp	x21, x26
  4026e8:	b.eq	4023e0 <ferror@plt+0x780>  // b.none
  4026ec:	mov	x1, x23
  4026f0:	mov	x0, x24
  4026f4:	bl	406690 <ferror@plt+0x4a30>
  4026f8:	add	x2, x19, x0, lsl #3
  4026fc:	ldr	x3, [x22]
  402700:	mov	x1, #0x1                   	// #1
  402704:	ldr	x0, [x19, x0, lsl #3]
  402708:	ldr	x20, [x2, #8]
  40270c:	sub	x20, x20, x0
  402710:	mov	x2, x20
  402714:	bl	401840 <fwrite_unlocked@plt>
  402718:	cmp	x20, x0
  40271c:	b.eq	4026e0 <ferror@plt+0xa80>  // b.none
  402720:	b	402240 <ferror@plt+0x5e0>
  402724:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402728:	mov	x2, x19
  40272c:	mov	x0, x24
  402730:	add	x1, x1, #0xfb0
  402734:	bl	402e40 <ferror@plt+0x11e0>
  402738:	cbz	x0, 4027bc <ferror@plt+0xb5c>
  40273c:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  402740:	mov	w1, #0x2                   	// #2
  402744:	ldr	x0, [x0, #728]
  402748:	bl	402e08 <ferror@plt+0x11a8>
  40274c:	eor	w0, w23, #0x1
  402750:	cmn	x26, #0x1
  402754:	csel	w0, w0, wzr, ne  // ne = any
  402758:	cbnz	w0, 402580 <ferror@plt+0x920>
  40275c:	add	x19, sp, #0xa0
  402760:	b	4025cc <ferror@plt+0x96c>
  402764:	mov	x25, #0x1                   	// #1
  402768:	b	4024a4 <ferror@plt+0x844>
  40276c:	mov	w2, #0x5                   	// #5
  402770:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402774:	mov	x0, #0x0                   	// #0
  402778:	add	x1, x1, #0xf80
  40277c:	bl	401bd0 <dcgettext@plt>
  402780:	mov	x2, x0
  402784:	mov	w1, #0x0                   	// #0
  402788:	mov	w0, #0x0                   	// #0
  40278c:	bl	401880 <error@plt>
  402790:	mov	w0, #0x1                   	// #1
  402794:	bl	4029c0 <ferror@plt+0xd60>
  402798:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  40279c:	add	x1, x1, #0xfe8
  4027a0:	mov	w2, #0x5                   	// #5
  4027a4:	mov	x0, #0x0                   	// #0
  4027a8:	bl	401bd0 <dcgettext@plt>
  4027ac:	mov	w1, #0x0                   	// #0
  4027b0:	mov	x2, x0
  4027b4:	mov	w0, #0x1                   	// #1
  4027b8:	bl	401880 <error@plt>
  4027bc:	bl	401c30 <__errno_location@plt>
  4027c0:	ldr	w19, [x0]
  4027c4:	ldr	x2, [x20, x22]
  4027c8:	mov	w1, #0x3                   	// #3
  4027cc:	mov	w0, #0x0                   	// #0
  4027d0:	bl	405bb8 <ferror@plt+0x3f58>
  4027d4:	mov	x3, x0
  4027d8:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  4027dc:	mov	w1, w19
  4027e0:	mov	w0, w21
  4027e4:	add	x2, x2, #0xfb8
  4027e8:	bl	401880 <error@plt>
  4027ec:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	add	x1, x1, #0x18
  4027f8:	mov	x0, #0x0                   	// #0
  4027fc:	bl	401bd0 <dcgettext@plt>
  402800:	mov	x20, x0
  402804:	mov	x0, #0x0                   	// #0
  402808:	ldr	x0, [x19, x0]
  40280c:	bl	4064c0 <ferror@plt+0x4860>
  402810:	mov	x3, x0
  402814:	mov	x2, x20
  402818:	mov	w1, #0x0                   	// #0
  40281c:	mov	w0, #0x0                   	// #0
  402820:	bl	401880 <error@plt>
  402824:	mov	w0, #0x1                   	// #1
  402828:	bl	4029c0 <ferror@plt+0xd60>
  40282c:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  402830:	mov	w2, #0x5                   	// #5
  402834:	add	x1, x1, #0x18
  402838:	mov	x0, #0x0                   	// #0
  40283c:	bl	401bd0 <dcgettext@plt>
  402840:	mov	x20, x0
  402844:	mov	x0, #0x8                   	// #8
  402848:	b	402808 <ferror@plt+0xba8>
  40284c:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  402850:	ldr	x0, [x0, #728]
  402854:	bl	408f68 <ferror@plt+0x7308>
  402858:	cbz	w0, 402360 <ferror@plt+0x700>
  40285c:	b	402414 <ferror@plt+0x7b4>
  402860:	bl	408370 <ferror@plt+0x6710>
  402864:	mov	w2, #0x5                   	// #5
  402868:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  40286c:	add	x1, x1, #0xfd0
  402870:	bl	401bd0 <dcgettext@plt>
  402874:	mov	w1, #0x4b                  	// #75
  402878:	mov	x2, x0
  40287c:	mov	w0, #0x1                   	// #1
  402880:	bl	401880 <error@plt>
  402884:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402888:	mov	w2, #0x5                   	// #5
  40288c:	add	x1, x1, #0xec0
  402890:	b	4027a4 <ferror@plt+0xb44>
  402894:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402898:	mov	w2, #0x5                   	// #5
  40289c:	add	x1, x1, #0xf18
  4028a0:	b	4027a4 <ferror@plt+0xb44>
  4028a4:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	add	x1, x1, #0xf38
  4028b0:	b	4027a4 <ferror@plt+0xb44>
  4028b4:	mov	x29, #0x0                   	// #0
  4028b8:	mov	x30, #0x0                   	// #0
  4028bc:	mov	x5, x0
  4028c0:	ldr	x1, [sp]
  4028c4:	add	x2, sp, #0x8
  4028c8:	mov	x6, sp
  4028cc:	movz	x0, #0x0, lsl #48
  4028d0:	movk	x0, #0x0, lsl #32
  4028d4:	movk	x0, #0x40, lsl #16
  4028d8:	movk	x0, #0x1c70
  4028dc:	movz	x3, #0x0, lsl #48
  4028e0:	movk	x3, #0x0, lsl #32
  4028e4:	movk	x3, #0x40, lsl #16
  4028e8:	movk	x3, #0xa8c8
  4028ec:	movz	x4, #0x0, lsl #48
  4028f0:	movk	x4, #0x0, lsl #32
  4028f4:	movk	x4, #0x40, lsl #16
  4028f8:	movk	x4, #0xa948
  4028fc:	bl	401990 <__libc_start_main@plt>
  402900:	bl	401a40 <abort@plt>
  402904:	adrp	x0, 41d000 <ferror@plt+0x1b3a0>
  402908:	ldr	x0, [x0, #4064]
  40290c:	cbz	x0, 402914 <ferror@plt+0xcb4>
  402910:	b	401a30 <__gmon_start__@plt>
  402914:	ret
  402918:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  40291c:	add	x0, x0, #0x2a8
  402920:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  402924:	add	x1, x1, #0x2a8
  402928:	cmp	x1, x0
  40292c:	b.eq	402944 <ferror@plt+0xce4>  // b.none
  402930:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402934:	ldr	x1, [x1, #2424]
  402938:	cbz	x1, 402944 <ferror@plt+0xce4>
  40293c:	mov	x16, x1
  402940:	br	x16
  402944:	ret
  402948:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  40294c:	add	x0, x0, #0x2a8
  402950:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  402954:	add	x1, x1, #0x2a8
  402958:	sub	x1, x1, x0
  40295c:	lsr	x2, x1, #63
  402960:	add	x1, x2, x1, asr #3
  402964:	cmp	xzr, x1, asr #1
  402968:	asr	x1, x1, #1
  40296c:	b.eq	402984 <ferror@plt+0xd24>  // b.none
  402970:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  402974:	ldr	x2, [x2, #2432]
  402978:	cbz	x2, 402984 <ferror@plt+0xd24>
  40297c:	mov	x16, x2
  402980:	br	x16
  402984:	ret
  402988:	stp	x29, x30, [sp, #-32]!
  40298c:	mov	x29, sp
  402990:	str	x19, [sp, #16]
  402994:	adrp	x19, 41e000 <ferror@plt+0x1c3a0>
  402998:	ldrb	w0, [x19, #744]
  40299c:	cbnz	w0, 4029ac <ferror@plt+0xd4c>
  4029a0:	bl	402918 <ferror@plt+0xcb8>
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	strb	w0, [x19, #744]
  4029ac:	ldr	x19, [sp, #16]
  4029b0:	ldp	x29, x30, [sp], #32
  4029b4:	ret
  4029b8:	b	402948 <ferror@plt+0xce8>
  4029bc:	nop
  4029c0:	stp	x29, x30, [sp, #-176]!
  4029c4:	mov	x29, sp
  4029c8:	stp	x19, x20, [sp, #16]
  4029cc:	mov	w19, w0
  4029d0:	stp	x21, x22, [sp, #32]
  4029d4:	str	x23, [sp, #48]
  4029d8:	cbz	w0, 402a18 <ferror@plt+0xdb8>
  4029dc:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  4029e8:	add	x1, x1, #0xa30
  4029ec:	ldr	x20, [x0, #696]
  4029f0:	mov	x0, #0x0                   	// #0
  4029f4:	bl	401bd0 <dcgettext@plt>
  4029f8:	mov	x2, x0
  4029fc:	adrp	x3, 41e000 <ferror@plt+0x1c3a0>
  402a00:	mov	x0, x20
  402a04:	mov	w1, #0x1                   	// #1
  402a08:	ldr	x3, [x3, #768]
  402a0c:	bl	401ab0 <__fprintf_chk@plt>
  402a10:	mov	w0, w19
  402a14:	bl	401870 <exit@plt>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402a20:	mov	x0, #0x0                   	// #0
  402a24:	add	x1, x1, #0xa58
  402a28:	bl	401bd0 <dcgettext@plt>
  402a2c:	adrp	x20, 41e000 <ferror@plt+0x1c3a0>
  402a30:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  402a34:	mov	x1, x0
  402a38:	mov	w0, #0x1                   	// #1
  402a3c:	adrp	x22, 40a000 <ferror@plt+0x83a0>
  402a40:	ldr	x4, [x2, #768]
  402a44:	add	x21, sp, #0x40
  402a48:	add	x22, x22, #0xa18
  402a4c:	mov	x3, x4
  402a50:	mov	x2, x4
  402a54:	bl	4019a0 <__printf_chk@plt>
  402a58:	mov	w2, #0x5                   	// #5
  402a5c:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	add	x1, x1, #0xab8
  402a68:	bl	401bd0 <dcgettext@plt>
  402a6c:	ldr	x1, [x20, #720]
  402a70:	bl	401be0 <fputs_unlocked@plt>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	add	x1, x1, #0xb00
  402a84:	bl	401bd0 <dcgettext@plt>
  402a88:	ldr	x1, [x20, #720]
  402a8c:	bl	401be0 <fputs_unlocked@plt>
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402a98:	mov	x0, #0x0                   	// #0
  402a9c:	add	x1, x1, #0xb38
  402aa0:	bl	401bd0 <dcgettext@plt>
  402aa4:	ldr	x1, [x20, #720]
  402aa8:	bl	401be0 <fputs_unlocked@plt>
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402ab4:	mov	x0, #0x0                   	// #0
  402ab8:	add	x1, x1, #0xb88
  402abc:	bl	401bd0 <dcgettext@plt>
  402ac0:	ldr	x1, [x20, #720]
  402ac4:	bl	401be0 <fputs_unlocked@plt>
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402ad0:	mov	x0, #0x0                   	// #0
  402ad4:	add	x1, x1, #0xd08
  402ad8:	bl	401bd0 <dcgettext@plt>
  402adc:	ldr	x1, [x20, #720]
  402ae0:	bl	401be0 <fputs_unlocked@plt>
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402aec:	mov	x0, #0x0                   	// #0
  402af0:	add	x1, x1, #0xd48
  402af4:	bl	401bd0 <dcgettext@plt>
  402af8:	ldr	x1, [x20, #720]
  402afc:	bl	401be0 <fputs_unlocked@plt>
  402b00:	mov	w2, #0x5                   	// #5
  402b04:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402b08:	mov	x0, #0x0                   	// #0
  402b0c:	add	x1, x1, #0xd78
  402b10:	bl	401bd0 <dcgettext@plt>
  402b14:	ldr	x1, [x20, #720]
  402b18:	bl	401be0 <fputs_unlocked@plt>
  402b1c:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  402b20:	add	x2, x2, #0xa0
  402b24:	ldp	x4, x5, [x2, #16]
  402b28:	stp	x4, x5, [sp, #80]
  402b2c:	ldp	x1, x0, [x2]
  402b30:	stp	x1, x0, [sp, #64]
  402b34:	ldp	x4, x5, [x2, #32]
  402b38:	stp	x4, x5, [sp, #96]
  402b3c:	ldp	x4, x5, [x2, #48]
  402b40:	stp	x4, x5, [sp, #112]
  402b44:	ldp	x4, x5, [x2, #64]
  402b48:	stp	x4, x5, [sp, #128]
  402b4c:	ldp	x4, x5, [x2, #80]
  402b50:	stp	x4, x5, [sp, #144]
  402b54:	ldp	x2, x3, [x2, #96]
  402b58:	stp	x2, x3, [sp, #160]
  402b5c:	cbnz	x1, 402c30 <ferror@plt+0xfd0>
  402b60:	ldr	x23, [x21, #8]
  402b64:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	add	x1, x1, #0xdb0
  402b70:	mov	x0, #0x0                   	// #0
  402b74:	cbz	x23, 402c40 <ferror@plt+0xfe0>
  402b78:	bl	401bd0 <dcgettext@plt>
  402b7c:	adrp	x21, 40a000 <ferror@plt+0x83a0>
  402b80:	add	x21, x21, #0xdc8
  402b84:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  402b88:	mov	x3, x21
  402b8c:	add	x2, x2, #0xdf0
  402b90:	mov	x1, x0
  402b94:	mov	w0, #0x1                   	// #1
  402b98:	bl	4019a0 <__printf_chk@plt>
  402b9c:	mov	x1, #0x0                   	// #0
  402ba0:	mov	w0, #0x5                   	// #5
  402ba4:	bl	401c50 <setlocale@plt>
  402ba8:	cbz	x0, 402bc0 <ferror@plt+0xf60>
  402bac:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402bb0:	mov	x2, #0x3                   	// #3
  402bb4:	add	x1, x1, #0xe00
  402bb8:	bl	401970 <strncmp@plt>
  402bbc:	cbnz	w0, 402cdc <ferror@plt+0x107c>
  402bc0:	mov	w2, #0x5                   	// #5
  402bc4:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402bc8:	mov	x0, #0x0                   	// #0
  402bcc:	add	x1, x1, #0xe50
  402bd0:	bl	401bd0 <dcgettext@plt>
  402bd4:	mov	x1, x0
  402bd8:	mov	x3, x22
  402bdc:	mov	x2, x21
  402be0:	mov	w0, #0x1                   	// #1
  402be4:	bl	4019a0 <__printf_chk@plt>
  402be8:	mov	w2, #0x5                   	// #5
  402bec:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402bf0:	mov	x0, #0x0                   	// #0
  402bf4:	add	x1, x1, #0xe70
  402bf8:	bl	401bd0 <dcgettext@plt>
  402bfc:	mov	x1, x0
  402c00:	cmp	x23, x22
  402c04:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  402c08:	adrp	x3, 40a000 <ferror@plt+0x83a0>
  402c0c:	add	x2, x2, #0xb18
  402c10:	add	x3, x3, #0xa20
  402c14:	csel	x3, x3, x2, eq  // eq = none
  402c18:	mov	x2, x23
  402c1c:	mov	w0, #0x1                   	// #1
  402c20:	bl	4019a0 <__printf_chk@plt>
  402c24:	b	402a10 <ferror@plt+0xdb0>
  402c28:	ldr	x1, [x21, #16]!
  402c2c:	cbz	x1, 402b60 <ferror@plt+0xf00>
  402c30:	mov	x0, x22
  402c34:	bl	401ac0 <strcmp@plt>
  402c38:	cbnz	w0, 402c28 <ferror@plt+0xfc8>
  402c3c:	b	402b60 <ferror@plt+0xf00>
  402c40:	bl	401bd0 <dcgettext@plt>
  402c44:	adrp	x21, 40a000 <ferror@plt+0x83a0>
  402c48:	add	x21, x21, #0xdc8
  402c4c:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  402c50:	mov	x3, x21
  402c54:	add	x2, x2, #0xdf0
  402c58:	mov	x1, x0
  402c5c:	mov	w0, #0x1                   	// #1
  402c60:	bl	4019a0 <__printf_chk@plt>
  402c64:	mov	x1, #0x0                   	// #0
  402c68:	mov	w0, #0x5                   	// #5
  402c6c:	bl	401c50 <setlocale@plt>
  402c70:	cbz	x0, 402c88 <ferror@plt+0x1028>
  402c74:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402c78:	mov	x2, #0x3                   	// #3
  402c7c:	add	x1, x1, #0xe00
  402c80:	bl	401970 <strncmp@plt>
  402c84:	cbnz	w0, 402cd8 <ferror@plt+0x1078>
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	add	x1, x1, #0xe50
  402c98:	bl	401bd0 <dcgettext@plt>
  402c9c:	mov	x1, x0
  402ca0:	mov	x3, x22
  402ca4:	mov	x2, x21
  402ca8:	mov	w0, #0x1                   	// #1
  402cac:	bl	4019a0 <__printf_chk@plt>
  402cb0:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	add	x1, x1, #0xe70
  402cbc:	mov	x0, #0x0                   	// #0
  402cc0:	bl	401bd0 <dcgettext@plt>
  402cc4:	mov	x23, x22
  402cc8:	adrp	x3, 40a000 <ferror@plt+0x83a0>
  402ccc:	mov	x1, x0
  402cd0:	add	x3, x3, #0xa20
  402cd4:	b	402c18 <ferror@plt+0xfb8>
  402cd8:	mov	x23, x22
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	adrp	x1, 40a000 <ferror@plt+0x83a0>
  402ce4:	mov	x0, #0x0                   	// #0
  402ce8:	add	x1, x1, #0xe08
  402cec:	bl	401bd0 <dcgettext@plt>
  402cf0:	ldr	x1, [x20, #720]
  402cf4:	bl	401be0 <fputs_unlocked@plt>
  402cf8:	b	402bc0 <ferror@plt+0xf60>
  402cfc:	nop
  402d00:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  402d04:	str	x0, [x1, #752]
  402d08:	ret
  402d0c:	nop
  402d10:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  402d14:	strb	w0, [x1, #760]
  402d18:	ret
  402d1c:	nop
  402d20:	stp	x29, x30, [sp, #-48]!
  402d24:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  402d28:	mov	x29, sp
  402d2c:	ldr	x0, [x0, #720]
  402d30:	bl	409158 <ferror@plt+0x74f8>
  402d34:	cbz	w0, 402d6c <ferror@plt+0x110c>
  402d38:	stp	x19, x20, [sp, #16]
  402d3c:	adrp	x20, 41e000 <ferror@plt+0x1c3a0>
  402d40:	add	x0, x20, #0x2f0
  402d44:	str	x21, [sp, #32]
  402d48:	ldrb	w21, [x0, #8]
  402d4c:	bl	401c30 <__errno_location@plt>
  402d50:	mov	x19, x0
  402d54:	cbz	w21, 402d84 <ferror@plt+0x1124>
  402d58:	ldr	w0, [x0]
  402d5c:	cmp	w0, #0x20
  402d60:	b.ne	402d84 <ferror@plt+0x1124>  // b.any
  402d64:	ldp	x19, x20, [sp, #16]
  402d68:	ldr	x21, [sp, #32]
  402d6c:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  402d70:	ldr	x0, [x0, #696]
  402d74:	bl	409158 <ferror@plt+0x74f8>
  402d78:	cbnz	w0, 402dd8 <ferror@plt+0x1178>
  402d7c:	ldp	x29, x30, [sp], #48
  402d80:	ret
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  402d8c:	mov	x0, #0x0                   	// #0
  402d90:	add	x1, x1, #0x8
  402d94:	bl	401bd0 <dcgettext@plt>
  402d98:	ldr	x2, [x20, #752]
  402d9c:	mov	x20, x0
  402da0:	cbz	x2, 402de4 <ferror@plt+0x1184>
  402da4:	ldr	w19, [x19]
  402da8:	mov	x0, x2
  402dac:	bl	405898 <ferror@plt+0x3c38>
  402db0:	mov	x3, x0
  402db4:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  402db8:	mov	w1, w19
  402dbc:	mov	x4, x20
  402dc0:	add	x2, x2, #0xef8
  402dc4:	mov	w0, #0x0                   	// #0
  402dc8:	bl	401880 <error@plt>
  402dcc:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  402dd0:	ldr	w0, [x0, #584]
  402dd4:	bl	401830 <_exit@plt>
  402dd8:	stp	x19, x20, [sp, #16]
  402ddc:	str	x21, [sp, #32]
  402de0:	b	402dcc <ferror@plt+0x116c>
  402de4:	ldr	w1, [x19]
  402de8:	mov	x3, x0
  402dec:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  402df0:	mov	w0, #0x0                   	// #0
  402df4:	add	x2, x2, #0xfb8
  402df8:	bl	401880 <error@plt>
  402dfc:	b	402dcc <ferror@plt+0x116c>
  402e00:	b	401a50 <posix_fadvise@plt>
  402e04:	nop
  402e08:	cbz	x0, 402e38 <ferror@plt+0x11d8>
  402e0c:	stp	x29, x30, [sp, #-32]!
  402e10:	mov	x29, sp
  402e14:	str	x19, [sp, #16]
  402e18:	mov	w19, w1
  402e1c:	bl	4018f0 <fileno@plt>
  402e20:	mov	w3, w19
  402e24:	mov	x2, #0x0                   	// #0
  402e28:	ldr	x19, [sp, #16]
  402e2c:	mov	x1, #0x0                   	// #0
  402e30:	ldp	x29, x30, [sp], #32
  402e34:	b	401a50 <posix_fadvise@plt>
  402e38:	ret
  402e3c:	nop
  402e40:	stp	x29, x30, [sp, #-80]!
  402e44:	mov	x29, sp
  402e48:	stp	x19, x20, [sp, #16]
  402e4c:	mov	x20, x2
  402e50:	stp	x21, x22, [sp, #32]
  402e54:	stp	x23, x24, [sp, #48]
  402e58:	mov	x24, x1
  402e5c:	mov	x23, x0
  402e60:	mov	x0, x2
  402e64:	stp	x25, x26, [sp, #64]
  402e68:	bl	4018f0 <fileno@plt>
  402e6c:	mov	w19, w0
  402e70:	bl	401c30 <__errno_location@plt>
  402e74:	cmp	w19, #0x1
  402e78:	mov	x21, x0
  402e7c:	b.eq	402fa0 <ferror@plt+0x1340>  // b.none
  402e80:	cmp	w19, #0x2
  402e84:	b.eq	403008 <ferror@plt+0x13a8>  // b.none
  402e88:	cbz	w19, 402fb0 <ferror@plt+0x1350>
  402e8c:	mov	w1, #0x2                   	// #2
  402e90:	mov	w0, w1
  402e94:	bl	401c00 <dup2@plt>
  402e98:	cmp	w0, #0x2
  402e9c:	cset	w25, ne  // ne = any
  402ea0:	mov	w1, #0x1                   	// #1
  402ea4:	mov	w0, w1
  402ea8:	bl	401c00 <dup2@plt>
  402eac:	cmp	w0, #0x1
  402eb0:	mov	w26, w0
  402eb4:	cset	w22, ne  // ne = any
  402eb8:	mov	w1, #0x0                   	// #0
  402ebc:	mov	w0, #0x0                   	// #0
  402ec0:	bl	401c00 <dup2@plt>
  402ec4:	cbnz	w0, 402f2c <ferror@plt+0x12cc>
  402ec8:	mov	w19, #0x0                   	// #0
  402ecc:	cmp	w26, #0x1
  402ed0:	b.eq	402f64 <ferror@plt+0x1304>  // b.none
  402ed4:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  402ed8:	mov	w1, #0x0                   	// #0
  402edc:	add	x0, x0, #0x258
  402ee0:	bl	401950 <open@plt>
  402ee4:	mov	w22, w0
  402ee8:	cmp	w0, #0x1
  402eec:	b.eq	402f68 <ferror@plt+0x1308>  // b.none
  402ef0:	tbz	w0, #31, 40306c <ferror@plt+0x140c>
  402ef4:	ldr	w23, [x21]
  402ef8:	mov	x20, #0x0                   	// #0
  402efc:	cbnz	w25, 403080 <ferror@plt+0x1420>
  402f00:	mov	w0, #0x1                   	// #1
  402f04:	bl	401a10 <close@plt>
  402f08:	cbnz	w19, 402fdc <ferror@plt+0x137c>
  402f0c:	cbz	x20, 402fe8 <ferror@plt+0x1388>
  402f10:	mov	x0, x20
  402f14:	ldp	x19, x20, [sp, #16]
  402f18:	ldp	x21, x22, [sp, #32]
  402f1c:	ldp	x23, x24, [sp, #48]
  402f20:	ldp	x25, x26, [sp, #64]
  402f24:	ldp	x29, x30, [sp], #80
  402f28:	ret
  402f2c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  402f30:	mov	w1, #0x0                   	// #0
  402f34:	add	x0, x0, #0x258
  402f38:	bl	401950 <open@plt>
  402f3c:	cbz	w0, 403030 <ferror@plt+0x13d0>
  402f40:	mov	w19, #0x1                   	// #1
  402f44:	tbz	w0, #31, 403050 <ferror@plt+0x13f0>
  402f48:	ldr	w23, [x21]
  402f4c:	mov	x20, #0x0                   	// #0
  402f50:	cbnz	w25, 402f90 <ferror@plt+0x1330>
  402f54:	nop
  402f58:	cbnz	w22, 402f00 <ferror@plt+0x12a0>
  402f5c:	cbz	w19, 402f0c <ferror@plt+0x12ac>
  402f60:	b	402fdc <ferror@plt+0x137c>
  402f64:	mov	w22, #0x0                   	// #0
  402f68:	cbz	w25, 402fbc <ferror@plt+0x135c>
  402f6c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  402f70:	mov	w1, #0x0                   	// #0
  402f74:	add	x0, x0, #0x258
  402f78:	bl	401950 <open@plt>
  402f7c:	cmp	w0, #0x2
  402f80:	b.eq	402fbc <ferror@plt+0x135c>  // b.none
  402f84:	tbz	w0, #31, 403038 <ferror@plt+0x13d8>
  402f88:	ldr	w23, [x21]
  402f8c:	mov	x20, #0x0                   	// #0
  402f90:	mov	w0, #0x2                   	// #2
  402f94:	bl	401a10 <close@plt>
  402f98:	cbz	w22, 402f5c <ferror@plt+0x12fc>
  402f9c:	b	402f00 <ferror@plt+0x12a0>
  402fa0:	mov	w1, #0x0                   	// #0
  402fa4:	mov	w0, #0x0                   	// #0
  402fa8:	bl	401c00 <dup2@plt>
  402fac:	cbnz	w0, 403010 <ferror@plt+0x13b0>
  402fb0:	mov	w25, #0x0                   	// #0
  402fb4:	mov	w22, #0x0                   	// #0
  402fb8:	mov	w19, #0x0                   	// #0
  402fbc:	mov	x2, x20
  402fc0:	mov	x0, x23
  402fc4:	mov	x1, x24
  402fc8:	bl	401b30 <freopen@plt>
  402fcc:	ldr	w23, [x21]
  402fd0:	mov	x20, x0
  402fd4:	cbz	w25, 402f58 <ferror@plt+0x12f8>
  402fd8:	b	402f90 <ferror@plt+0x1330>
  402fdc:	mov	w0, #0x0                   	// #0
  402fe0:	bl	401a10 <close@plt>
  402fe4:	cbnz	x20, 402f10 <ferror@plt+0x12b0>
  402fe8:	str	w23, [x21]
  402fec:	mov	x0, x20
  402ff0:	ldp	x19, x20, [sp, #16]
  402ff4:	ldp	x21, x22, [sp, #32]
  402ff8:	ldp	x23, x24, [sp, #48]
  402ffc:	ldp	x25, x26, [sp, #64]
  403000:	ldp	x29, x30, [sp], #80
  403004:	ret
  403008:	mov	w25, #0x0                   	// #0
  40300c:	b	402ea0 <ferror@plt+0x1240>
  403010:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403014:	mov	w1, #0x0                   	// #0
  403018:	add	x0, x0, #0x258
  40301c:	mov	w25, #0x0                   	// #0
  403020:	mov	w22, #0x0                   	// #0
  403024:	bl	401950 <open@plt>
  403028:	cbnz	w0, 402f40 <ferror@plt+0x12e0>
  40302c:	b	402fbc <ferror@plt+0x135c>
  403030:	mov	w19, #0x1                   	// #1
  403034:	b	402ecc <ferror@plt+0x126c>
  403038:	bl	401a10 <close@plt>
  40303c:	mov	x20, #0x0                   	// #0
  403040:	mov	w0, #0x9                   	// #9
  403044:	mov	w23, w0
  403048:	str	w0, [x21]
  40304c:	b	402f90 <ferror@plt+0x1330>
  403050:	bl	401a10 <close@plt>
  403054:	mov	x20, #0x0                   	// #0
  403058:	mov	w0, #0x9                   	// #9
  40305c:	str	w0, [x21]
  403060:	mov	w23, w0
  403064:	cbz	w25, 402f58 <ferror@plt+0x12f8>
  403068:	b	402f90 <ferror@plt+0x1330>
  40306c:	bl	401a10 <close@plt>
  403070:	mov	w0, #0x9                   	// #9
  403074:	mov	w23, w0
  403078:	str	w0, [x21]
  40307c:	b	402ef8 <ferror@plt+0x1298>
  403080:	mov	w0, #0x2                   	// #2
  403084:	bl	401a10 <close@plt>
  403088:	b	402f00 <ferror@plt+0x12a0>
  40308c:	nop
  403090:	stp	xzr, xzr, [x0]
  403094:	str	xzr, [x0, #16]
  403098:	ret
  40309c:	nop
  4030a0:	stp	x29, x30, [sp, #-80]!
  4030a4:	mov	x29, sp
  4030a8:	stp	x25, x26, [sp, #64]
  4030ac:	mov	x26, x0
  4030b0:	ldr	w0, [x1]
  4030b4:	stp	x23, x24, [sp, #48]
  4030b8:	ldr	x25, [x26]
  4030bc:	ldr	x24, [x26, #16]
  4030c0:	add	x25, x24, x25
  4030c4:	tbnz	w0, #4, 4031a8 <ferror@plt+0x1548>
  4030c8:	and	w23, w2, #0xff
  4030cc:	stp	x19, x20, [sp, #16]
  4030d0:	mov	x20, x1
  4030d4:	mov	x19, x24
  4030d8:	stp	x21, x22, [sp, #32]
  4030dc:	b	403104 <ferror@plt+0x14a4>
  4030e0:	add	x2, x3, #0x1
  4030e4:	str	x2, [x20, #8]
  4030e8:	ldrb	w22, [x3]
  4030ec:	mov	w21, w22
  4030f0:	cmp	x19, x25
  4030f4:	b.eq	403150 <ferror@plt+0x14f0>  // b.none
  4030f8:	strb	w22, [x19], #1
  4030fc:	cmp	w23, w21
  403100:	b.eq	40317c <ferror@plt+0x151c>  // b.none
  403104:	ldp	x3, x4, [x20, #8]
  403108:	cmp	x3, x4
  40310c:	b.cc	4030e0 <ferror@plt+0x1480>  // b.lo, b.ul, b.last
  403110:	mov	x0, x20
  403114:	bl	401c40 <__uflow@plt>
  403118:	mov	w21, w0
  40311c:	cmn	w0, #0x1
  403120:	b.ne	4031bc <ferror@plt+0x155c>  // b.any
  403124:	cmp	x24, x19
  403128:	b.eq	4031a0 <ferror@plt+0x1540>  // b.none
  40312c:	ldr	w0, [x20]
  403130:	tbnz	w0, #5, 4031a0 <ferror@plt+0x1540>
  403134:	ldurb	w0, [x19, #-1]
  403138:	cmp	w0, w23
  40313c:	b.eq	40317c <ferror@plt+0x151c>  // b.none
  403140:	cmp	x19, x25
  403144:	mov	w21, w23
  403148:	b.ne	403178 <ferror@plt+0x1518>  // b.any
  40314c:	mov	w22, w23
  403150:	mov	x0, x24
  403154:	mov	x1, x26
  403158:	ldr	x19, [x26]
  40315c:	bl	408228 <ferror@plt+0x65c8>
  403160:	ldr	x25, [x26]
  403164:	mov	x24, x0
  403168:	add	x19, x0, x19
  40316c:	str	x0, [x26, #16]
  403170:	add	x25, x0, x25
  403174:	b	4030f8 <ferror@plt+0x1498>
  403178:	strb	w23, [x19], #1
  40317c:	sub	x19, x19, x24
  403180:	mov	x0, x26
  403184:	ldp	x21, x22, [sp, #32]
  403188:	str	x19, [x26, #8]
  40318c:	ldp	x19, x20, [sp, #16]
  403190:	ldp	x23, x24, [sp, #48]
  403194:	ldp	x25, x26, [sp, #64]
  403198:	ldp	x29, x30, [sp], #80
  40319c:	ret
  4031a0:	ldp	x19, x20, [sp, #16]
  4031a4:	ldp	x21, x22, [sp, #32]
  4031a8:	mov	x0, #0x0                   	// #0
  4031ac:	ldp	x23, x24, [sp, #48]
  4031b0:	ldp	x25, x26, [sp, #64]
  4031b4:	ldp	x29, x30, [sp], #80
  4031b8:	ret
  4031bc:	and	w22, w0, #0xff
  4031c0:	b	4030f0 <ferror@plt+0x1490>
  4031c4:	nop
  4031c8:	mov	w2, #0xa                   	// #10
  4031cc:	b	4030a0 <ferror@plt+0x1440>
  4031d0:	ldr	x0, [x0, #16]
  4031d4:	b	401b00 <free@plt>
  4031d8:	stp	x29, x30, [sp, #-48]!
  4031dc:	mov	x29, sp
  4031e0:	stp	x19, x20, [sp, #16]
  4031e4:	cbz	x0, 4032bc <ferror@plt+0x165c>
  4031e8:	mov	x19, x0
  4031ec:	mov	w1, #0x2f                  	// #47
  4031f0:	bl	401a20 <strrchr@plt>
  4031f4:	mov	x20, x0
  4031f8:	cbz	x0, 40325c <ferror@plt+0x15fc>
  4031fc:	str	x21, [sp, #32]
  403200:	add	x21, x0, #0x1
  403204:	sub	x0, x21, x19
  403208:	cmp	x0, #0x6
  40320c:	b.le	403278 <ferror@plt+0x1618>
  403210:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  403214:	sub	x0, x20, #0x6
  403218:	add	x1, x1, #0x2a0
  40321c:	mov	x2, #0x7                   	// #7
  403220:	bl	401970 <strncmp@plt>
  403224:	cbnz	w0, 403278 <ferror@plt+0x1618>
  403228:	ldrb	w0, [x20, #1]
  40322c:	cmp	w0, #0x6c
  403230:	b.ne	403298 <ferror@plt+0x1638>  // b.any
  403234:	ldrb	w0, [x21, #1]
  403238:	cmp	w0, #0x74
  40323c:	b.ne	403298 <ferror@plt+0x1638>  // b.any
  403240:	ldrb	w0, [x21, #2]
  403244:	cmp	w0, #0x2d
  403248:	b.ne	403298 <ferror@plt+0x1638>  // b.any
  40324c:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  403250:	add	x19, x20, #0x4
  403254:	ldr	x21, [sp, #32]
  403258:	str	x19, [x0, #736]
  40325c:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  403260:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  403264:	str	x19, [x1, #768]
  403268:	str	x19, [x0, #688]
  40326c:	ldp	x19, x20, [sp, #16]
  403270:	ldp	x29, x30, [sp], #48
  403274:	ret
  403278:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  40327c:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  403280:	ldr	x21, [sp, #32]
  403284:	str	x19, [x1, #768]
  403288:	str	x19, [x0, #688]
  40328c:	ldp	x19, x20, [sp, #16]
  403290:	ldp	x29, x30, [sp], #48
  403294:	ret
  403298:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  40329c:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  4032a0:	mov	x19, x21
  4032a4:	str	x19, [x1, #768]
  4032a8:	str	x19, [x0, #688]
  4032ac:	ldp	x19, x20, [sp, #16]
  4032b0:	ldr	x21, [sp, #32]
  4032b4:	ldp	x29, x30, [sp], #48
  4032b8:	ret
  4032bc:	adrp	x3, 41e000 <ferror@plt+0x1c3a0>
  4032c0:	mov	x2, #0x37                  	// #55
  4032c4:	mov	x1, #0x1                   	// #1
  4032c8:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  4032cc:	ldr	x3, [x3, #696]
  4032d0:	add	x0, x0, #0x268
  4032d4:	str	x21, [sp, #32]
  4032d8:	bl	401b50 <fwrite@plt>
  4032dc:	bl	401a40 <abort@plt>
  4032e0:	stp	x29, x30, [sp, #-48]!
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	mov	x29, sp
  4032ec:	stp	x19, x20, [sp, #16]
  4032f0:	mov	x20, x0
  4032f4:	str	x21, [sp, #32]
  4032f8:	mov	w21, w1
  4032fc:	mov	x1, x0
  403300:	mov	x0, #0x0                   	// #0
  403304:	bl	401bd0 <dcgettext@plt>
  403308:	mov	x19, x0
  40330c:	cmp	x20, x0
  403310:	b.eq	403328 <ferror@plt+0x16c8>  // b.none
  403314:	mov	x0, x19
  403318:	ldp	x19, x20, [sp, #16]
  40331c:	ldr	x21, [sp, #32]
  403320:	ldp	x29, x30, [sp], #48
  403324:	ret
  403328:	bl	40a620 <ferror@plt+0x89c0>
  40332c:	ldrb	w1, [x0]
  403330:	and	w1, w1, #0xffffffdf
  403334:	cmp	w1, #0x55
  403338:	b.ne	40339c <ferror@plt+0x173c>  // b.any
  40333c:	ldrb	w1, [x0, #1]
  403340:	and	w1, w1, #0xffffffdf
  403344:	cmp	w1, #0x54
  403348:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  40334c:	ldrb	w1, [x0, #2]
  403350:	and	w1, w1, #0xffffffdf
  403354:	cmp	w1, #0x46
  403358:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  40335c:	ldrb	w1, [x0, #3]
  403360:	cmp	w1, #0x2d
  403364:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  403368:	ldrb	w1, [x0, #4]
  40336c:	cmp	w1, #0x38
  403370:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  403374:	ldrb	w0, [x0, #5]
  403378:	cbnz	w0, 403418 <ferror@plt+0x17b8>
  40337c:	ldrb	w1, [x19]
  403380:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403384:	adrp	x19, 40b000 <ferror@plt+0x93a0>
  403388:	add	x0, x0, #0x2b0
  40338c:	cmp	w1, #0x60
  403390:	add	x19, x19, #0x2c8
  403394:	csel	x19, x19, x0, eq  // eq = none
  403398:	b	403314 <ferror@plt+0x16b4>
  40339c:	cmp	w1, #0x47
  4033a0:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  4033a4:	ldrb	w1, [x0, #1]
  4033a8:	and	w1, w1, #0xffffffdf
  4033ac:	cmp	w1, #0x42
  4033b0:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  4033b4:	ldrb	w1, [x0, #2]
  4033b8:	cmp	w1, #0x31
  4033bc:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  4033c0:	ldrb	w1, [x0, #3]
  4033c4:	cmp	w1, #0x38
  4033c8:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  4033cc:	ldrb	w1, [x0, #4]
  4033d0:	cmp	w1, #0x30
  4033d4:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  4033d8:	ldrb	w1, [x0, #5]
  4033dc:	cmp	w1, #0x33
  4033e0:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  4033e4:	ldrb	w1, [x0, #6]
  4033e8:	cmp	w1, #0x30
  4033ec:	b.ne	403418 <ferror@plt+0x17b8>  // b.any
  4033f0:	ldrb	w0, [x0, #7]
  4033f4:	cbnz	w0, 403418 <ferror@plt+0x17b8>
  4033f8:	ldrb	w1, [x19]
  4033fc:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403400:	adrp	x19, 40b000 <ferror@plt+0x93a0>
  403404:	add	x0, x0, #0x2b8
  403408:	cmp	w1, #0x60
  40340c:	add	x19, x19, #0x2c0
  403410:	csel	x19, x19, x0, eq  // eq = none
  403414:	b	403314 <ferror@plt+0x16b4>
  403418:	cmp	w21, #0x9
  40341c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403420:	adrp	x19, 40b000 <ferror@plt+0x93a0>
  403424:	add	x0, x0, #0x2d0
  403428:	add	x19, x19, #0x2a8
  40342c:	csel	x19, x19, x0, eq  // eq = none
  403430:	mov	x0, x19
  403434:	ldp	x19, x20, [sp, #16]
  403438:	ldr	x21, [sp, #32]
  40343c:	ldp	x29, x30, [sp], #48
  403440:	ret
  403444:	nop
  403448:	sub	sp, sp, #0x100
  40344c:	stp	x29, x30, [sp, #16]
  403450:	add	x29, sp, #0x10
  403454:	stp	x19, x20, [sp, #32]
  403458:	mov	w19, w5
  40345c:	and	w20, w5, #0x2
  403460:	stp	x21, x22, [sp, #48]
  403464:	mov	w21, w4
  403468:	stp	x23, x24, [sp, #64]
  40346c:	mov	x23, x1
  403470:	mov	x24, x3
  403474:	stp	x25, x26, [sp, #80]
  403478:	mov	x26, x6
  40347c:	stp	x27, x28, [sp, #96]
  403480:	mov	x28, x0
  403484:	mov	x27, x2
  403488:	str	w4, [sp, #116]
  40348c:	str	w5, [sp, #184]
  403490:	str	x7, [sp, #200]
  403494:	bl	401b10 <__ctype_get_mb_cur_max@plt>
  403498:	mov	x1, x19
  40349c:	str	x0, [sp, #176]
  4034a0:	cmp	w21, #0x4
  4034a4:	ubfx	x10, x1, #1, #1
  4034a8:	b.eq	404138 <ferror@plt+0x24d8>  // b.none
  4034ac:	ldr	w0, [sp, #116]
  4034b0:	b.ls	403840 <ferror@plt+0x1be0>  // b.plast
  4034b4:	cmp	w0, #0x7
  4034b8:	b.eq	4041a4 <ferror@plt+0x2544>  // b.none
  4034bc:	b.ls	403e4c <ferror@plt+0x21ec>  // b.plast
  4034c0:	ldr	w0, [sp, #116]
  4034c4:	sub	w0, w0, #0x8
  4034c8:	cmp	w0, #0x2
  4034cc:	b.hi	4045e4 <ferror@plt+0x2984>  // b.pmore
  4034d0:	ldr	w19, [sp, #116]
  4034d4:	cmp	w19, #0xa
  4034d8:	b.ne	404030 <ferror@plt+0x23d0>  // b.any
  4034dc:	mov	x19, #0x0                   	// #0
  4034e0:	cbz	w20, 404424 <ferror@plt+0x27c4>
  4034e4:	ldr	x0, [sp, #256]
  4034e8:	str	w10, [sp, #124]
  4034ec:	mov	w25, #0x0                   	// #0
  4034f0:	bl	401860 <strlen@plt>
  4034f4:	cmp	x0, #0x0
  4034f8:	ldr	w10, [sp, #124]
  4034fc:	mov	x12, x0
  403500:	mov	w11, #0x1                   	// #1
  403504:	mov	w5, w11
  403508:	csel	w0, w10, wzr, ne  // ne = any
  40350c:	str	w0, [sp, #208]
  403510:	ldr	w0, [sp, #184]
  403514:	mov	w7, #0x0                   	// #0
  403518:	stp	w11, wzr, [sp, #120]
  40351c:	and	w1, w0, w11
  403520:	and	w0, w0, #0x4
  403524:	stp	w1, w0, [sp, #212]
  403528:	ldr	x0, [sp, #256]
  40352c:	str	wzr, [sp, #144]
  403530:	str	x0, [sp, #168]
  403534:	str	wzr, [sp, #188]
  403538:	str	xzr, [sp, #192]
  40353c:	nop
  403540:	mov	x4, x26
  403544:	mov	w26, w5
  403548:	mov	x20, #0x0                   	// #0
  40354c:	nop
  403550:	cmp	x24, x20
  403554:	cset	w21, ne  // ne = any
  403558:	cmn	x24, #0x1
  40355c:	b.eq	4038b0 <ferror@plt+0x1c50>  // b.none
  403560:	cbz	w21, 4038c0 <ferror@plt+0x1c60>
  403564:	add	x3, x27, x20
  403568:	cbz	w11, 403b74 <ferror@plt+0x1f14>
  40356c:	cbz	x12, 403d20 <ferror@plt+0x20c0>
  403570:	cmp	x12, #0x1
  403574:	add	x22, x20, x12
  403578:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40357c:	b.ne	4035ac <ferror@plt+0x194c>  // b.any
  403580:	mov	x0, x27
  403584:	stp	x3, x12, [sp, #128]
  403588:	stp	w10, w7, [sp, #148]
  40358c:	str	w11, [sp, #156]
  403590:	str	x4, [sp, #160]
  403594:	bl	401860 <strlen@plt>
  403598:	ldp	x3, x12, [sp, #128]
  40359c:	mov	x24, x0
  4035a0:	ldp	w10, w7, [sp, #148]
  4035a4:	ldr	w11, [sp, #156]
  4035a8:	ldr	x4, [sp, #160]
  4035ac:	cmp	x22, x24
  4035b0:	b.hi	403d20 <ferror@plt+0x20c0>  // b.pmore
  4035b4:	ldr	x1, [sp, #168]
  4035b8:	mov	x2, x12
  4035bc:	mov	x0, x3
  4035c0:	stp	x3, x12, [sp, #128]
  4035c4:	stp	w10, w7, [sp, #148]
  4035c8:	str	w11, [sp, #156]
  4035cc:	str	x4, [sp, #160]
  4035d0:	bl	401a80 <memcmp@plt>
  4035d4:	ldp	w10, w7, [sp, #148]
  4035d8:	ldr	w11, [sp, #156]
  4035dc:	ldp	x3, x12, [sp, #128]
  4035e0:	ldr	x4, [sp, #160]
  4035e4:	cbnz	w0, 403d20 <ferror@plt+0x20c0>
  4035e8:	cbnz	w10, 403b04 <ferror@plt+0x1ea4>
  4035ec:	ldrb	w22, [x3]
  4035f0:	cmp	w22, #0x7e
  4035f4:	b.ls	40395c <ferror@plt+0x1cfc>  // b.plast
  4035f8:	ldr	x0, [sp, #176]
  4035fc:	mov	w5, w11
  403600:	cmp	x0, #0x1
  403604:	b.eq	403b90 <ferror@plt+0x1f30>  // b.none
  403608:	str	xzr, [sp, #248]
  40360c:	cmn	x24, #0x1
  403610:	b.ne	403648 <ferror@plt+0x19e8>  // b.any
  403614:	mov	x0, x27
  403618:	str	w5, [sp, #128]
  40361c:	str	x12, [sp, #136]
  403620:	stp	w10, w7, [sp, #148]
  403624:	str	w11, [sp, #156]
  403628:	str	x4, [sp, #160]
  40362c:	bl	401860 <strlen@plt>
  403630:	ldr	w5, [sp, #128]
  403634:	mov	x24, x0
  403638:	ldp	w10, w7, [sp, #148]
  40363c:	ldr	w11, [sp, #156]
  403640:	ldr	x12, [sp, #136]
  403644:	ldr	x4, [sp, #160]
  403648:	str	w22, [sp, #220]
  40364c:	ldr	w22, [sp, #144]
  403650:	mov	x8, #0x0                   	// #0
  403654:	stp	x19, x4, [sp, #224]
  403658:	mov	w19, w21
  40365c:	mov	x21, x8
  403660:	str	x12, [sp, #128]
  403664:	str	w10, [sp, #136]
  403668:	stp	w25, w5, [sp, #148]
  40366c:	stp	w7, w11, [sp, #156]
  403670:	add	x25, x20, x21
  403674:	add	x3, sp, #0xf8
  403678:	sub	x2, x24, x25
  40367c:	add	x1, x27, x25
  403680:	add	x0, sp, #0xf4
  403684:	bl	4090d8 <ferror@plt+0x7478>
  403688:	mov	x13, #0x2b                  	// #43
  40368c:	mov	x3, x0
  403690:	movk	x13, #0x2, lsl #32
  403694:	cbz	x0, 4036d0 <ferror@plt+0x1a70>
  403698:	cmn	x0, #0x1
  40369c:	b.eq	404468 <ferror@plt+0x2808>  // b.none
  4036a0:	cmn	x0, #0x2
  4036a4:	mov	x6, #0x1                   	// #1
  4036a8:	b.eq	4044a0 <ferror@plt+0x2840>  // b.none
  4036ac:	cbnz	w22, 403f9c <ferror@plt+0x233c>
  4036b0:	ldr	w0, [sp, #244]
  4036b4:	add	x21, x21, x3
  4036b8:	bl	401c10 <iswprint@plt>
  4036bc:	cmp	w0, #0x0
  4036c0:	csel	w19, w19, wzr, ne  // ne = any
  4036c4:	add	x0, sp, #0xf8
  4036c8:	bl	401a60 <mbsinit@plt>
  4036cc:	cbz	w0, 403670 <ferror@plt+0x1a10>
  4036d0:	eor	w1, w19, #0x1
  4036d4:	ldr	w0, [sp, #120]
  4036d8:	mov	x8, x21
  4036dc:	mov	w21, w19
  4036e0:	ldp	x19, x4, [sp, #224]
  4036e4:	and	w1, w0, w1
  4036e8:	ldr	w10, [sp, #136]
  4036ec:	and	w1, w1, #0xff
  4036f0:	ldp	w25, w5, [sp, #148]
  4036f4:	ldp	w7, w11, [sp, #156]
  4036f8:	ldr	w22, [sp, #220]
  4036fc:	ldr	x12, [sp, #128]
  403700:	cmp	x8, #0x1
  403704:	b.hi	403718 <ferror@plt+0x1ab8>  // b.pmore
  403708:	cbz	w1, 403c04 <ferror@plt+0x1fa4>
  40370c:	nop
  403710:	ldr	w1, [sp, #120]
  403714:	mov	w21, #0x0                   	// #0
  403718:	add	x8, x8, x20
  40371c:	mov	w9, #0x0                   	// #0
  403720:	mov	w2, #0x27                  	// #39
  403724:	mov	w3, #0x5c                  	// #92
  403728:	mov	w6, #0x24                  	// #36
  40372c:	cbz	w1, 4037e4 <ferror@plt+0x1b84>
  403730:	cbnz	w10, 40401c <ferror@plt+0x23bc>
  403734:	eor	w0, w25, #0x1
  403738:	ands	w0, w7, w0
  40373c:	b.eq	403774 <ferror@plt+0x1b14>  // b.none
  403740:	cmp	x23, x19
  403744:	b.ls	40374c <ferror@plt+0x1aec>  // b.plast
  403748:	strb	w2, [x28, x19]
  40374c:	add	x9, x19, #0x1
  403750:	cmp	x23, x9
  403754:	b.ls	40375c <ferror@plt+0x1afc>  // b.plast
  403758:	strb	w6, [x28, x9]
  40375c:	add	x9, x19, #0x2
  403760:	cmp	x23, x9
  403764:	b.ls	40376c <ferror@plt+0x1b0c>  // b.plast
  403768:	strb	w2, [x28, x9]
  40376c:	add	x19, x19, #0x3
  403770:	mov	w25, w0
  403774:	cmp	x23, x19
  403778:	b.ls	403780 <ferror@plt+0x1b20>  // b.plast
  40377c:	strb	w3, [x28, x19]
  403780:	add	x0, x19, #0x1
  403784:	cmp	x23, x0
  403788:	b.ls	403798 <ferror@plt+0x1b38>  // b.plast
  40378c:	lsr	w9, w22, #6
  403790:	add	w9, w9, #0x30
  403794:	strb	w9, [x28, x0]
  403798:	add	x0, x19, #0x2
  40379c:	cmp	x23, x0
  4037a0:	b.ls	4037b0 <ferror@plt+0x1b50>  // b.plast
  4037a4:	ubfx	x9, x22, #3, #3
  4037a8:	add	w9, w9, #0x30
  4037ac:	strb	w9, [x28, x0]
  4037b0:	and	w22, w22, #0x7
  4037b4:	add	x20, x20, #0x1
  4037b8:	add	w22, w22, #0x30
  4037bc:	cmp	x8, x20
  4037c0:	add	x19, x19, #0x3
  4037c4:	b.ls	403a04 <ferror@plt+0x1da4>  // b.plast
  4037c8:	mov	w9, w1
  4037cc:	cmp	x23, x19
  4037d0:	b.ls	4037d8 <ferror@plt+0x1b78>  // b.plast
  4037d4:	strb	w22, [x28, x19]
  4037d8:	ldrb	w22, [x27, x20]
  4037dc:	add	x19, x19, #0x1
  4037e0:	cbnz	w1, 403730 <ferror@plt+0x1ad0>
  4037e4:	eor	w0, w9, #0x1
  4037e8:	and	w0, w25, w0
  4037ec:	and	w0, w0, #0xff
  4037f0:	cbz	w5, 403804 <ferror@plt+0x1ba4>
  4037f4:	cmp	x23, x19
  4037f8:	b.ls	403800 <ferror@plt+0x1ba0>  // b.plast
  4037fc:	strb	w3, [x28, x19]
  403800:	add	x19, x19, #0x1
  403804:	add	x20, x20, #0x1
  403808:	cmp	x20, x8
  40380c:	b.cs	403aa0 <ferror@plt+0x1e40>  // b.hs, b.nlast
  403810:	cbz	w0, 4041ec <ferror@plt+0x258c>
  403814:	cmp	x23, x19
  403818:	b.ls	403820 <ferror@plt+0x1bc0>  // b.plast
  40381c:	strb	w2, [x28, x19]
  403820:	add	x0, x19, #0x1
  403824:	cmp	x23, x0
  403828:	b.ls	403830 <ferror@plt+0x1bd0>  // b.plast
  40382c:	strb	w2, [x28, x0]
  403830:	add	x19, x19, #0x2
  403834:	mov	w5, #0x0                   	// #0
  403838:	mov	w25, #0x0                   	// #0
  40383c:	b	4037cc <ferror@plt+0x1b6c>
  403840:	cmp	w21, #0x1
  403844:	b.eq	404240 <ferror@plt+0x25e0>  // b.none
  403848:	b.ls	403e00 <ferror@plt+0x21a0>  // b.plast
  40384c:	cmp	w0, #0x2
  403850:	b.eq	4042b8 <ferror@plt+0x2658>  // b.none
  403854:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403858:	add	x0, x0, #0x2d0
  40385c:	str	x0, [sp, #168]
  403860:	mov	w1, #0x1                   	// #1
  403864:	ldr	w0, [sp, #184]
  403868:	mov	w7, w1
  40386c:	mov	w5, w1
  403870:	mov	w10, w1
  403874:	stp	w1, w1, [sp, #120]
  403878:	mov	w11, #0x0                   	// #0
  40387c:	str	w1, [sp, #144]
  403880:	mov	w25, #0x0                   	// #0
  403884:	str	w1, [sp, #208]
  403888:	and	w1, w0, w1
  40388c:	and	w0, w0, #0x4
  403890:	mov	x12, #0x1                   	// #1
  403894:	mov	x19, #0x0                   	// #0
  403898:	str	wzr, [sp, #188]
  40389c:	str	xzr, [sp, #192]
  4038a0:	stp	w1, w0, [sp, #212]
  4038a4:	mov	w0, #0x2                   	// #2
  4038a8:	str	w0, [sp, #116]
  4038ac:	b	403540 <ferror@plt+0x18e0>
  4038b0:	ldrb	w0, [x27, x20]
  4038b4:	cmp	w0, #0x0
  4038b8:	cset	w21, ne  // ne = any
  4038bc:	cbnz	w21, 403564 <ferror@plt+0x1904>
  4038c0:	ldr	w0, [sp, #144]
  4038c4:	cmp	x19, #0x0
  4038c8:	mov	w5, w26
  4038cc:	mov	x26, x4
  4038d0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4038d4:	b.ne	403c34 <ferror@plt+0x1fd4>  // b.any
  4038d8:	eor	w10, w10, #0x1
  4038dc:	ands	w7, w10, w7
  4038e0:	b.eq	4044f0 <ferror@plt+0x2890>  // b.none
  4038e4:	ldr	w0, [sp, #188]
  4038e8:	cbz	w0, 4044f4 <ferror@plt+0x2894>
  4038ec:	cbnz	w5, 404550 <ferror@plt+0x28f0>
  4038f0:	ldr	x2, [sp, #192]
  4038f4:	cmp	x23, #0x0
  4038f8:	cset	w0, eq  // eq = none
  4038fc:	cmp	x2, #0x0
  403900:	mov	x1, x2
  403904:	csel	w0, w0, wzr, ne  // ne = any
  403908:	cbz	w0, 404548 <ferror@plt+0x28e8>
  40390c:	str	w0, [sp, #188]
  403910:	mov	w0, #0x27                  	// #39
  403914:	ldr	x23, [sp, #192]
  403918:	str	x1, [sp, #192]
  40391c:	mov	w1, #0x1                   	// #1
  403920:	mov	x12, #0x1                   	// #1
  403924:	mov	w7, w1
  403928:	mov	x19, x12
  40392c:	mov	w11, #0x0                   	// #0
  403930:	mov	w10, #0x0                   	// #0
  403934:	strb	w0, [x28]
  403938:	mov	w0, #0x2                   	// #2
  40393c:	str	w0, [sp, #116]
  403940:	str	w1, [sp, #124]
  403944:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  403948:	add	x1, x1, #0x2d0
  40394c:	str	wzr, [sp, #144]
  403950:	str	x1, [sp, #168]
  403954:	str	wzr, [sp, #208]
  403958:	b	403540 <ferror@plt+0x18e0>
  40395c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403960:	add	x0, x0, #0x350
  403964:	ldrh	w0, [x0, w22, uxtw #1]
  403968:	adr	x1, 403974 <ferror@plt+0x1d14>
  40396c:	add	x0, x1, w0, sxth #2
  403970:	br	x0
  403974:	ldr	w0, [sp, #124]
  403978:	cbnz	w0, 404490 <ferror@plt+0x2830>
  40397c:	mov	w0, w25
  403980:	mov	w21, w11
  403984:	mov	w5, w11
  403988:	cbz	x4, 403a98 <ferror@plt+0x1e38>
  40398c:	ubfx	x1, x22, #5, #8
  403990:	ldr	w1, [x4, x1, lsl #2]
  403994:	lsr	w1, w1, w22
  403998:	tbz	w1, #0, 403a98 <ferror@plt+0x1e38>
  40399c:	cbnz	w10, 403ae4 <ferror@plt+0x1e84>
  4039a0:	eor	w1, w25, #0x1
  4039a4:	ands	w1, w7, w1
  4039a8:	b.eq	4039ec <ferror@plt+0x1d8c>  // b.none
  4039ac:	cmp	x23, x19
  4039b0:	b.ls	4039bc <ferror@plt+0x1d5c>  // b.plast
  4039b4:	mov	w0, #0x27                  	// #39
  4039b8:	strb	w0, [x28, x19]
  4039bc:	add	x0, x19, #0x1
  4039c0:	cmp	x23, x0
  4039c4:	b.ls	4039d0 <ferror@plt+0x1d70>  // b.plast
  4039c8:	mov	w2, #0x24                  	// #36
  4039cc:	strb	w2, [x28, x0]
  4039d0:	add	x0, x19, #0x2
  4039d4:	cmp	x23, x0
  4039d8:	b.ls	4039e4 <ferror@plt+0x1d84>  // b.plast
  4039dc:	mov	w2, #0x27                  	// #39
  4039e0:	strb	w2, [x28, x0]
  4039e4:	add	x19, x19, #0x3
  4039e8:	mov	w25, w1
  4039ec:	cmp	x23, x19
  4039f0:	b.ls	4039fc <ferror@plt+0x1d9c>  // b.plast
  4039f4:	mov	w0, #0x5c                  	// #92
  4039f8:	strb	w0, [x28, x19]
  4039fc:	add	x19, x19, #0x1
  403a00:	add	x20, x20, #0x1
  403a04:	cmp	x19, x23
  403a08:	b.cs	403a10 <ferror@plt+0x1db0>  // b.hs, b.nlast
  403a0c:	strb	w22, [x28, x19]
  403a10:	cmp	w21, #0x0
  403a14:	add	x19, x19, #0x1
  403a18:	csel	w26, w26, wzr, ne  // ne = any
  403a1c:	b	403550 <ferror@plt+0x18f0>
  403a20:	cbnz	w10, 403c3c <ferror@plt+0x1fdc>
  403a24:	mov	w5, #0x0                   	// #0
  403a28:	ldr	x1, [sp, #192]
  403a2c:	cmp	x23, #0x0
  403a30:	mov	x0, #0x0                   	// #0
  403a34:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403a38:	b.eq	403a7c <ferror@plt+0x1e1c>  // b.none
  403a3c:	cmp	x23, x19
  403a40:	b.ls	403a4c <ferror@plt+0x1dec>  // b.plast
  403a44:	mov	w0, #0x27                  	// #39
  403a48:	strb	w0, [x28, x19]
  403a4c:	add	x0, x19, #0x1
  403a50:	cmp	x23, x0
  403a54:	b.ls	403a60 <ferror@plt+0x1e00>  // b.plast
  403a58:	mov	w1, #0x5c                  	// #92
  403a5c:	strb	w1, [x28, x0]
  403a60:	add	x1, x19, #0x2
  403a64:	mov	x0, x23
  403a68:	cmp	x23, x1
  403a6c:	b.ls	404580 <ferror@plt+0x2920>  // b.plast
  403a70:	ldr	x23, [sp, #192]
  403a74:	mov	w2, #0x27                  	// #39
  403a78:	strb	w2, [x28, x1]
  403a7c:	add	x19, x19, #0x3
  403a80:	mov	w22, #0x27                  	// #39
  403a84:	mov	w25, #0x0                   	// #0
  403a88:	str	w21, [sp, #188]
  403a8c:	str	x23, [sp, #192]
  403a90:	mov	x23, x0
  403a94:	mov	w0, #0x0                   	// #0
  403a98:	cbnz	w5, 40399c <ferror@plt+0x1d3c>
  403a9c:	add	x20, x20, #0x1
  403aa0:	cbz	w0, 403a04 <ferror@plt+0x1da4>
  403aa4:	cmp	x23, x19
  403aa8:	b.ls	403ab4 <ferror@plt+0x1e54>  // b.plast
  403aac:	mov	w0, #0x27                  	// #39
  403ab0:	strb	w0, [x28, x19]
  403ab4:	add	x0, x19, #0x1
  403ab8:	cmp	x23, x0
  403abc:	b.ls	403ac8 <ferror@plt+0x1e68>  // b.plast
  403ac0:	mov	w1, #0x27                  	// #39
  403ac4:	strb	w1, [x28, x0]
  403ac8:	add	x19, x19, #0x2
  403acc:	mov	w25, #0x0                   	// #0
  403ad0:	b	403a04 <ferror@plt+0x1da4>
  403ad4:	mov	w22, #0x66                  	// #102
  403ad8:	mov	w21, #0x0                   	// #0
  403adc:	nop
  403ae0:	cbz	w10, 4039a0 <ferror@plt+0x1d40>
  403ae4:	ldr	w0, [sp, #120]
  403ae8:	and	w0, w0, w7
  403aec:	str	w0, [sp, #120]
  403af0:	ldp	w1, w0, [sp, #116]
  403af4:	cmp	w0, #0x0
  403af8:	mov	w0, #0x4                   	// #4
  403afc:	csel	w0, w1, w0, eq  // eq = none
  403b00:	str	w0, [sp, #116]
  403b04:	ldr	w4, [sp, #116]
  403b08:	mov	x3, x24
  403b0c:	ldr	x7, [sp, #200]
  403b10:	mov	x2, x27
  403b14:	ldr	x0, [sp, #256]
  403b18:	str	x0, [sp]
  403b1c:	ldr	w0, [sp, #184]
  403b20:	mov	x1, x23
  403b24:	mov	x6, #0x0                   	// #0
  403b28:	and	w5, w0, #0xfffffffd
  403b2c:	mov	x0, x28
  403b30:	bl	403448 <ferror@plt+0x17e8>
  403b34:	mov	x19, x0
  403b38:	mov	x0, x19
  403b3c:	ldp	x29, x30, [sp, #16]
  403b40:	ldp	x19, x20, [sp, #32]
  403b44:	ldp	x21, x22, [sp, #48]
  403b48:	ldp	x23, x24, [sp, #64]
  403b4c:	ldp	x25, x26, [sp, #80]
  403b50:	ldp	x27, x28, [sp, #96]
  403b54:	add	sp, sp, #0x100
  403b58:	ret
  403b5c:	mov	w22, #0x62                  	// #98
  403b60:	mov	w21, #0x0                   	// #0
  403b64:	b	403ae0 <ferror@plt+0x1e80>
  403b68:	mov	w22, #0x61                  	// #97
  403b6c:	mov	w21, #0x0                   	// #0
  403b70:	b	403ae0 <ferror@plt+0x1e80>
  403b74:	ldrb	w22, [x27, x20]
  403b78:	cmp	w22, #0x7e
  403b7c:	b.ls	403be4 <ferror@plt+0x1f84>  // b.plast
  403b80:	ldr	x0, [sp, #176]
  403b84:	mov	w5, #0x0                   	// #0
  403b88:	cmp	x0, #0x1
  403b8c:	b.ne	403608 <ferror@plt+0x19a8>  // b.any
  403b90:	str	w5, [sp, #128]
  403b94:	str	x12, [sp, #136]
  403b98:	stp	w10, w7, [sp, #148]
  403b9c:	str	w11, [sp, #156]
  403ba0:	str	x4, [sp, #160]
  403ba4:	bl	401ad0 <__ctype_b_loc@plt>
  403ba8:	ldr	x0, [x0]
  403bac:	ldr	w5, [sp, #128]
  403bb0:	ldp	w10, w7, [sp, #148]
  403bb4:	ldrh	w21, [x0, w22, uxtw #1]
  403bb8:	ldr	w11, [sp, #156]
  403bbc:	ands	w0, w21, #0x4000
  403bc0:	ldr	w0, [sp, #120]
  403bc4:	cset	w1, eq  // eq = none
  403bc8:	ubfx	x21, x21, #14, #1
  403bcc:	and	w1, w0, w1
  403bd0:	ldr	x12, [sp, #136]
  403bd4:	ldr	x4, [sp, #160]
  403bd8:	ldr	x8, [sp, #176]
  403bdc:	cbz	w1, 403c04 <ferror@plt+0x1fa4>
  403be0:	b	403710 <ferror@plt+0x1ab0>
  403be4:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403be8:	add	x0, x0, #0x450
  403bec:	ldrh	w0, [x0, w22, uxtw #1]
  403bf0:	adr	x1, 403bfc <ferror@plt+0x1f9c>
  403bf4:	add	x0, x1, w0, sxth #2
  403bf8:	br	x0
  403bfc:	mov	w21, w11
  403c00:	mov	w5, #0x0                   	// #0
  403c04:	ldr	w1, [sp, #124]
  403c08:	mov	w0, w25
  403c0c:	cbz	w1, 403988 <ferror@plt+0x1d28>
  403c10:	mov	w0, w25
  403c14:	cbnz	w10, 403988 <ferror@plt+0x1d28>
  403c18:	mov	w0, w25
  403c1c:	cbnz	w5, 40399c <ferror@plt+0x1d3c>
  403c20:	b	403a9c <ferror@plt+0x1e3c>
  403c24:	mov	w5, #0x0                   	// #0
  403c28:	mov	w21, #0x0                   	// #0
  403c2c:	ldr	w0, [sp, #144]
  403c30:	cbz	w0, 403c04 <ferror@plt+0x1fa4>
  403c34:	mov	w0, #0x2                   	// #2
  403c38:	str	w0, [sp, #116]
  403c3c:	ldp	w1, w0, [sp, #116]
  403c40:	cmp	w0, #0x0
  403c44:	mov	w0, #0x4                   	// #4
  403c48:	csel	w0, w1, w0, eq  // eq = none
  403c4c:	str	w0, [sp, #116]
  403c50:	b	403b04 <ferror@plt+0x1ea4>
  403c54:	ldr	w0, [sp, #116]
  403c58:	cmp	w0, #0x2
  403c5c:	b.eq	403f80 <ferror@plt+0x2320>  // b.none
  403c60:	mov	w5, #0x0                   	// #0
  403c64:	ldr	w0, [sp, #116]
  403c68:	cmp	w0, #0x5
  403c6c:	b.ne	403c90 <ferror@plt+0x2030>  // b.any
  403c70:	ldr	w0, [sp, #216]
  403c74:	cbz	w0, 403c90 <ferror@plt+0x2030>
  403c78:	add	x6, x20, #0x2
  403c7c:	cmp	x6, x24
  403c80:	b.cs	403c90 <ferror@plt+0x2030>  // b.hs, b.nlast
  403c84:	ldrb	w22, [x3, #1]
  403c88:	cmp	w22, #0x3f
  403c8c:	b.eq	4042d4 <ferror@plt+0x2674>  // b.none
  403c90:	mov	w21, #0x0                   	// #0
  403c94:	mov	w22, #0x3f                  	// #63
  403c98:	b	403c04 <ferror@plt+0x1fa4>
  403c9c:	ldr	w0, [sp, #116]
  403ca0:	cmp	w0, #0x2
  403ca4:	b.eq	403a20 <ferror@plt+0x1dc0>  // b.none
  403ca8:	mov	w5, #0x0                   	// #0
  403cac:	mov	w22, #0x27                  	// #39
  403cb0:	str	w21, [sp, #188]
  403cb4:	b	403c04 <ferror@plt+0x1fa4>
  403cb8:	mov	w5, #0x0                   	// #0
  403cbc:	mov	w0, #0x74                  	// #116
  403cc0:	ldr	w1, [sp, #144]
  403cc4:	cbnz	w1, 403c34 <ferror@plt+0x1fd4>
  403cc8:	ldr	w1, [sp, #120]
  403ccc:	cbnz	w1, 403ce0 <ferror@plt+0x2080>
  403cd0:	mov	w0, w25
  403cd4:	mov	w21, #0x0                   	// #0
  403cd8:	cbnz	w10, 403988 <ferror@plt+0x1d28>
  403cdc:	b	403c18 <ferror@plt+0x1fb8>
  403ce0:	mov	w22, w0
  403ce4:	mov	w21, #0x0                   	// #0
  403ce8:	b	403ae0 <ferror@plt+0x1e80>
  403cec:	mov	w5, #0x0                   	// #0
  403cf0:	mov	w0, #0x66                  	// #102
  403cf4:	b	403cc8 <ferror@plt+0x2068>
  403cf8:	mov	w5, #0x0                   	// #0
  403cfc:	mov	w0, #0x62                  	// #98
  403d00:	b	403cc8 <ferror@plt+0x2068>
  403d04:	ldr	w0, [sp, #120]
  403d08:	cbnz	w0, 403d50 <ferror@plt+0x20f0>
  403d0c:	ldr	w0, [sp, #212]
  403d10:	mov	w5, #0x0                   	// #0
  403d14:	cbz	w0, 403cd0 <ferror@plt+0x2070>
  403d18:	add	x20, x20, #0x1
  403d1c:	b	403550 <ferror@plt+0x18f0>
  403d20:	ldrb	w22, [x3]
  403d24:	cmp	w22, #0x7e
  403d28:	b.hi	403b80 <ferror@plt+0x1f20>  // b.pmore
  403d2c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403d30:	add	x0, x0, #0x550
  403d34:	ldrh	w0, [x0, w22, uxtw #1]
  403d38:	adr	x1, 403d44 <ferror@plt+0x20e4>
  403d3c:	add	x0, x1, w0, sxth #2
  403d40:	br	x0
  403d44:	mov	w5, #0x0                   	// #0
  403d48:	mov	w21, #0x0                   	// #0
  403d4c:	b	403c04 <ferror@plt+0x1fa4>
  403d50:	cbnz	w10, 40401c <ferror@plt+0x23bc>
  403d54:	mov	w5, #0x0                   	// #0
  403d58:	eor	w0, w25, #0x1
  403d5c:	ands	w0, w7, w0
  403d60:	b.eq	403f1c <ferror@plt+0x22bc>  // b.none
  403d64:	cmp	x23, x19
  403d68:	b.ls	403d74 <ferror@plt+0x2114>  // b.plast
  403d6c:	mov	w1, #0x27                  	// #39
  403d70:	strb	w1, [x28, x19]
  403d74:	add	x1, x19, #0x1
  403d78:	cmp	x23, x1
  403d7c:	b.ls	403d88 <ferror@plt+0x2128>  // b.plast
  403d80:	mov	w2, #0x24                  	// #36
  403d84:	strb	w2, [x28, x1]
  403d88:	add	x1, x19, #0x2
  403d8c:	cmp	x23, x1
  403d90:	b.ls	403d9c <ferror@plt+0x213c>  // b.plast
  403d94:	mov	w2, #0x27                  	// #39
  403d98:	strb	w2, [x28, x1]
  403d9c:	add	x1, x19, #0x3
  403da0:	cmp	x23, x1
  403da4:	b.ls	403fe8 <ferror@plt+0x2388>  // b.plast
  403da8:	mov	w25, w0
  403dac:	mov	w0, #0x5c                  	// #92
  403db0:	strb	w0, [x28, x1]
  403db4:	ldr	w0, [sp, #116]
  403db8:	add	x19, x1, #0x1
  403dbc:	cmp	w0, #0x2
  403dc0:	b.eq	403ff0 <ferror@plt+0x2390>  // b.none
  403dc4:	add	x0, x20, #0x1
  403dc8:	cmp	x0, x24
  403dcc:	b.cs	404004 <ferror@plt+0x23a4>  // b.hs, b.nlast
  403dd0:	ldrb	w2, [x27, x0]
  403dd4:	mov	w22, #0x30                  	// #48
  403dd8:	mov	w0, #0x0                   	// #0
  403ddc:	sub	w2, w2, #0x30
  403de0:	and	w2, w2, #0xff
  403de4:	cmp	w2, #0x9
  403de8:	b.ls	404064 <ferror@plt+0x2404>  // b.plast
  403dec:	ldr	w1, [sp, #124]
  403df0:	mov	w21, #0x0                   	// #0
  403df4:	cbz	w1, 403988 <ferror@plt+0x1d28>
  403df8:	cbnz	w5, 40399c <ferror@plt+0x1d3c>
  403dfc:	b	403a9c <ferror@plt+0x1e3c>
  403e00:	cbnz	w0, 4045e4 <ferror@plt+0x2984>
  403e04:	ldr	w0, [sp, #184]
  403e08:	mov	w5, #0x1                   	// #1
  403e0c:	mov	w7, #0x0                   	// #0
  403e10:	mov	w11, #0x0                   	// #0
  403e14:	and	w1, w0, w5
  403e18:	mov	w25, #0x0                   	// #0
  403e1c:	and	w0, w0, #0x4
  403e20:	mov	w10, #0x0                   	// #0
  403e24:	mov	x12, #0x0                   	// #0
  403e28:	mov	x19, #0x0                   	// #0
  403e2c:	stp	wzr, w5, [sp, #120]
  403e30:	str	wzr, [sp, #144]
  403e34:	str	xzr, [sp, #168]
  403e38:	str	wzr, [sp, #188]
  403e3c:	str	xzr, [sp, #192]
  403e40:	stp	wzr, w1, [sp, #208]
  403e44:	str	w0, [sp, #216]
  403e48:	b	403540 <ferror@plt+0x18e0>
  403e4c:	cmp	w0, #0x5
  403e50:	b.ne	403eb4 <ferror@plt+0x2254>  // b.any
  403e54:	ldr	w0, [sp, #184]
  403e58:	and	w1, w0, #0x1
  403e5c:	and	w0, w0, #0x4
  403e60:	stp	w1, w0, [sp, #212]
  403e64:	cbnz	w20, 40435c <ferror@plt+0x26fc>
  403e68:	cbz	x23, 404278 <ferror@plt+0x2618>
  403e6c:	mov	w11, #0x1                   	// #1
  403e70:	mov	w0, #0x22                  	// #34
  403e74:	mov	x12, #0x1                   	// #1
  403e78:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  403e7c:	mov	w5, w11
  403e80:	add	x1, x1, #0x2a8
  403e84:	mov	x19, x12
  403e88:	mov	w7, #0x0                   	// #0
  403e8c:	mov	w25, #0x0                   	// #0
  403e90:	mov	w10, #0x0                   	// #0
  403e94:	strb	w0, [x28]
  403e98:	stp	w11, wzr, [sp, #120]
  403e9c:	str	wzr, [sp, #144]
  403ea0:	str	x1, [sp, #168]
  403ea4:	str	wzr, [sp, #188]
  403ea8:	str	xzr, [sp, #192]
  403eac:	str	wzr, [sp, #208]
  403eb0:	b	403540 <ferror@plt+0x18e0>
  403eb4:	cmp	w0, #0x6
  403eb8:	b.ne	4045e4 <ferror@plt+0x2984>  // b.any
  403ebc:	mov	w0, #0x1                   	// #1
  403ec0:	mov	w1, w0
  403ec4:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  403ec8:	add	x0, x0, #0x2a8
  403ecc:	str	x0, [sp, #168]
  403ed0:	mov	w11, w1
  403ed4:	ldr	w0, [sp, #184]
  403ed8:	mov	w5, w1
  403edc:	mov	w10, w1
  403ee0:	stp	w1, wzr, [sp, #120]
  403ee4:	str	w1, [sp, #208]
  403ee8:	and	w1, w0, w1
  403eec:	and	w0, w0, #0x4
  403ef0:	mov	w7, #0x0                   	// #0
  403ef4:	mov	w25, #0x0                   	// #0
  403ef8:	mov	x12, #0x1                   	// #1
  403efc:	mov	x19, #0x0                   	// #0
  403f00:	str	wzr, [sp, #144]
  403f04:	str	wzr, [sp, #188]
  403f08:	str	xzr, [sp, #192]
  403f0c:	stp	w1, w0, [sp, #212]
  403f10:	mov	w0, #0x5                   	// #5
  403f14:	str	w0, [sp, #116]
  403f18:	b	403540 <ferror@plt+0x18e0>
  403f1c:	mov	x1, x19
  403f20:	cmp	x23, x19
  403f24:	b.ls	403db4 <ferror@plt+0x2154>  // b.plast
  403f28:	mov	w0, w25
  403f2c:	mov	w25, w0
  403f30:	mov	w0, #0x5c                  	// #92
  403f34:	strb	w0, [x28, x1]
  403f38:	b	403db4 <ferror@plt+0x2154>
  403f3c:	mov	w5, #0x0                   	// #0
  403f40:	cmp	x24, #0x1
  403f44:	cset	w0, ne  // ne = any
  403f48:	cmn	x24, #0x1
  403f4c:	b.eq	403f60 <ferror@plt+0x2300>  // b.none
  403f50:	cbnz	w0, 403d48 <ferror@plt+0x20e8>
  403f54:	cbz	x20, 403c2c <ferror@plt+0x1fcc>
  403f58:	mov	w21, #0x0                   	// #0
  403f5c:	b	403c04 <ferror@plt+0x1fa4>
  403f60:	ldrb	w0, [x27, #1]
  403f64:	cmp	w0, #0x0
  403f68:	cset	w0, ne  // ne = any
  403f6c:	cbnz	w0, 403d48 <ferror@plt+0x20e8>
  403f70:	b	403f54 <ferror@plt+0x22f4>
  403f74:	mov	w5, #0x0                   	// #0
  403f78:	cbnz	x20, 403f58 <ferror@plt+0x22f8>
  403f7c:	b	403c2c <ferror@plt+0x1fcc>
  403f80:	cbnz	w10, 403c3c <ferror@plt+0x1fdc>
  403f84:	mov	w5, #0x0                   	// #0
  403f88:	mov	w0, w25
  403f8c:	mov	w21, #0x0                   	// #0
  403f90:	mov	w22, #0x3f                  	// #63
  403f94:	cbnz	w5, 40399c <ferror@plt+0x1d3c>
  403f98:	b	403a9c <ferror@plt+0x1e3c>
  403f9c:	cmp	x0, #0x1
  403fa0:	b.eq	4036b0 <ferror@plt+0x1a50>  // b.none
  403fa4:	add	x2, x25, #0x1
  403fa8:	add	x0, x27, x0
  403fac:	add	x2, x27, x2
  403fb0:	add	x9, x0, x25
  403fb4:	b	403fc4 <ferror@plt+0x2364>
  403fb8:	add	x2, x2, #0x1
  403fbc:	cmp	x9, x2
  403fc0:	b.eq	4036b0 <ferror@plt+0x1a50>  // b.none
  403fc4:	ldrb	w0, [x2]
  403fc8:	sub	w0, w0, #0x5b
  403fcc:	and	w0, w0, #0xff
  403fd0:	cmp	w0, #0x21
  403fd4:	b.hi	403fb8 <ferror@plt+0x2358>  // b.pmore
  403fd8:	lsl	x0, x6, x0
  403fdc:	tst	x0, x13
  403fe0:	b.eq	403fb8 <ferror@plt+0x2358>  // b.none
  403fe4:	b	403c34 <ferror@plt+0x1fd4>
  403fe8:	add	x19, x19, #0x4
  403fec:	mov	w25, w0
  403ff0:	mov	w0, #0x0                   	// #0
  403ff4:	mov	w21, #0x0                   	// #0
  403ff8:	mov	w22, #0x30                  	// #48
  403ffc:	cbnz	w5, 40399c <ferror@plt+0x1d3c>
  404000:	b	403a9c <ferror@plt+0x1e3c>
  404004:	ldr	w1, [sp, #124]
  404008:	mov	w0, #0x0                   	// #0
  40400c:	mov	w22, #0x30                  	// #48
  404010:	mov	w21, #0x0                   	// #0
  404014:	cbz	w1, 403988 <ferror@plt+0x1d28>
  404018:	b	403df8 <ferror@plt+0x2198>
  40401c:	str	w7, [sp, #120]
  404020:	b	403c3c <ferror@plt+0x1fdc>
  404024:	mov	w5, w11
  404028:	mov	w21, #0x0                   	// #0
  40402c:	b	403c04 <ferror@plt+0x1fa4>
  404030:	mov	w1, w19
  404034:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  404038:	add	x0, x0, #0x2d8
  40403c:	str	w10, [sp, #120]
  404040:	bl	4032e0 <ferror@plt+0x1680>
  404044:	str	x0, [sp, #200]
  404048:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  40404c:	add	x0, x1, #0x2d0
  404050:	mov	w1, w19
  404054:	bl	4032e0 <ferror@plt+0x1680>
  404058:	ldr	w10, [sp, #120]
  40405c:	str	x0, [sp, #256]
  404060:	b	4034dc <ferror@plt+0x187c>
  404064:	cmp	x23, x19
  404068:	b.ls	404070 <ferror@plt+0x2410>  // b.plast
  40406c:	strb	w22, [x28, x19]
  404070:	add	x0, x1, #0x2
  404074:	cmp	x23, x0
  404078:	b.ls	404084 <ferror@plt+0x2424>  // b.plast
  40407c:	mov	w2, #0x30                  	// #48
  404080:	strb	w2, [x28, x0]
  404084:	add	x19, x1, #0x3
  404088:	mov	w0, #0x0                   	// #0
  40408c:	mov	w22, #0x30                  	// #48
  404090:	b	403dec <ferror@plt+0x218c>
  404094:	mov	w5, #0x0                   	// #0
  404098:	ldr	w0, [sp, #116]
  40409c:	cmp	w0, #0x2
  4040a0:	b.eq	404120 <ferror@plt+0x24c0>  // b.none
  4040a4:	ldr	w1, [sp, #208]
  4040a8:	mov	w22, #0x5c                  	// #92
  4040ac:	mov	w0, w22
  4040b0:	cbz	w1, 403cc8 <ferror@plt+0x2068>
  4040b4:	add	x20, x20, #0x1
  4040b8:	mov	w0, w25
  4040bc:	mov	w21, #0x0                   	// #0
  4040c0:	b	403aa0 <ferror@plt+0x1e40>
  4040c4:	mov	w5, #0x0                   	// #0
  4040c8:	mov	w0, #0x76                  	// #118
  4040cc:	b	403cc8 <ferror@plt+0x2068>
  4040d0:	mov	w21, w11
  4040d4:	mov	w5, #0x0                   	// #0
  4040d8:	b	403c2c <ferror@plt+0x1fcc>
  4040dc:	mov	w5, #0x0                   	// #0
  4040e0:	mov	w0, #0x72                  	// #114
  4040e4:	b	403cc0 <ferror@plt+0x2060>
  4040e8:	mov	w5, #0x0                   	// #0
  4040ec:	mov	w0, #0x6e                  	// #110
  4040f0:	b	403cc0 <ferror@plt+0x2060>
  4040f4:	mov	w5, #0x0                   	// #0
  4040f8:	mov	w0, #0x61                  	// #97
  4040fc:	b	403cc8 <ferror@plt+0x2068>
  404100:	mov	w5, #0x0                   	// #0
  404104:	mov	w22, #0xa                   	// #10
  404108:	mov	w0, #0x6e                  	// #110
  40410c:	b	403cc8 <ferror@plt+0x2068>
  404110:	mov	w5, #0x0                   	// #0
  404114:	mov	w22, #0xd                   	// #13
  404118:	mov	w0, #0x72                  	// #114
  40411c:	b	403cc8 <ferror@plt+0x2068>
  404120:	cbnz	w10, 403c3c <ferror@plt+0x1fdc>
  404124:	add	x20, x20, #0x1
  404128:	mov	w0, w25
  40412c:	mov	w21, #0x0                   	// #0
  404130:	mov	w22, #0x5c                  	// #92
  404134:	b	403aa0 <ferror@plt+0x1e40>
  404138:	ldr	w0, [sp, #184]
  40413c:	and	w1, w0, #0x1
  404140:	and	w0, w0, #0x4
  404144:	stp	w1, w0, [sp, #212]
  404148:	cbnz	w20, 4041f4 <ferror@plt+0x2594>
  40414c:	mov	w0, #0x1                   	// #1
  404150:	str	w0, [sp, #120]
  404154:	cbnz	x23, 4045cc <ferror@plt+0x296c>
  404158:	mov	w0, #0x1                   	// #1
  40415c:	mov	w5, w0
  404160:	mov	w7, w0
  404164:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  404168:	add	x0, x0, #0x2d0
  40416c:	mov	x12, #0x1                   	// #1
  404170:	mov	w11, #0x0                   	// #0
  404174:	mov	x19, x12
  404178:	mov	w25, #0x0                   	// #0
  40417c:	mov	w10, #0x0                   	// #0
  404180:	str	w5, [sp, #124]
  404184:	str	wzr, [sp, #144]
  404188:	str	x0, [sp, #168]
  40418c:	mov	w0, #0x2                   	// #2
  404190:	str	w0, [sp, #116]
  404194:	str	wzr, [sp, #188]
  404198:	str	xzr, [sp, #192]
  40419c:	str	wzr, [sp, #208]
  4041a0:	b	403540 <ferror@plt+0x18e0>
  4041a4:	ldr	w0, [sp, #184]
  4041a8:	mov	w11, #0x1                   	// #1
  4041ac:	mov	w7, #0x0                   	// #0
  4041b0:	mov	w5, w11
  4041b4:	and	w1, w0, w11
  4041b8:	mov	w25, #0x0                   	// #0
  4041bc:	and	w0, w0, #0x4
  4041c0:	mov	w10, #0x0                   	// #0
  4041c4:	mov	x12, #0x0                   	// #0
  4041c8:	mov	x19, #0x0                   	// #0
  4041cc:	stp	w11, wzr, [sp, #120]
  4041d0:	str	wzr, [sp, #144]
  4041d4:	str	xzr, [sp, #168]
  4041d8:	str	wzr, [sp, #188]
  4041dc:	str	xzr, [sp, #192]
  4041e0:	stp	wzr, w1, [sp, #208]
  4041e4:	str	w0, [sp, #216]
  4041e8:	b	403540 <ferror@plt+0x18e0>
  4041ec:	mov	w5, #0x0                   	// #0
  4041f0:	b	4037cc <ferror@plt+0x1b6c>
  4041f4:	mov	w1, #0x1                   	// #1
  4041f8:	mov	w10, w1
  4041fc:	mov	w7, w1
  404200:	mov	w5, w1
  404204:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  404208:	add	x0, x0, #0x2d0
  40420c:	str	w1, [sp, #124]
  404210:	str	w1, [sp, #144]
  404214:	str	x0, [sp, #168]
  404218:	mov	w0, #0x2                   	// #2
  40421c:	mov	w11, #0x0                   	// #0
  404220:	mov	w25, #0x0                   	// #0
  404224:	mov	x12, #0x1                   	// #1
  404228:	mov	x19, #0x0                   	// #0
  40422c:	stp	w0, wzr, [sp, #116]
  404230:	str	wzr, [sp, #188]
  404234:	str	xzr, [sp, #192]
  404238:	str	wzr, [sp, #208]
  40423c:	b	403540 <ferror@plt+0x18e0>
  404240:	ldr	w1, [sp, #184]
  404244:	mov	w10, w0
  404248:	mov	w7, w0
  40424c:	mov	w5, w0
  404250:	str	w0, [sp, #124]
  404254:	and	w2, w1, #0x1
  404258:	str	w0, [sp, #144]
  40425c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  404260:	add	x0, x0, #0x2d0
  404264:	str	x0, [sp, #168]
  404268:	and	w0, w1, #0x4
  40426c:	str	w2, [sp, #212]
  404270:	str	w0, [sp, #216]
  404274:	b	404218 <ferror@plt+0x25b8>
  404278:	mov	w11, #0x1                   	// #1
  40427c:	mov	x12, #0x1                   	// #1
  404280:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  404284:	mov	w5, w11
  404288:	add	x0, x0, #0x2a8
  40428c:	mov	x19, x12
  404290:	mov	w7, #0x0                   	// #0
  404294:	mov	w25, #0x0                   	// #0
  404298:	mov	w10, #0x0                   	// #0
  40429c:	stp	w11, wzr, [sp, #120]
  4042a0:	str	wzr, [sp, #144]
  4042a4:	str	x0, [sp, #168]
  4042a8:	str	wzr, [sp, #188]
  4042ac:	str	xzr, [sp, #192]
  4042b0:	str	wzr, [sp, #208]
  4042b4:	b	403540 <ferror@plt+0x18e0>
  4042b8:	ldr	w0, [sp, #184]
  4042bc:	and	w1, w0, #0x1
  4042c0:	and	w0, w0, #0x4
  4042c4:	stp	w1, w0, [sp, #212]
  4042c8:	cbnz	w20, 404588 <ferror@plt+0x2928>
  4042cc:	str	wzr, [sp, #120]
  4042d0:	b	404154 <ferror@plt+0x24f4>
  4042d4:	ldrb	w2, [x27, x6]
  4042d8:	cmp	w2, #0x3e
  4042dc:	b.hi	403d48 <ferror@plt+0x20e8>  // b.pmore
  4042e0:	mov	x1, #0x1                   	// #1
  4042e4:	mov	x0, #0xa38200000000        	// #179778741075968
  4042e8:	movk	x0, #0x7000, lsl #48
  4042ec:	lsl	x1, x1, x2
  4042f0:	mov	w21, #0x0                   	// #0
  4042f4:	tst	x1, x0
  4042f8:	b.eq	403c04 <ferror@plt+0x1fa4>  // b.none
  4042fc:	cbnz	w10, 403b04 <ferror@plt+0x1ea4>
  404300:	cmp	x23, x19
  404304:	b.ls	40430c <ferror@plt+0x26ac>  // b.plast
  404308:	strb	w22, [x28, x19]
  40430c:	add	x0, x19, #0x1
  404310:	cmp	x23, x0
  404314:	b.ls	404320 <ferror@plt+0x26c0>  // b.plast
  404318:	mov	w1, #0x22                  	// #34
  40431c:	strb	w1, [x28, x0]
  404320:	add	x0, x19, #0x2
  404324:	cmp	x23, x0
  404328:	b.ls	404334 <ferror@plt+0x26d4>  // b.plast
  40432c:	mov	w1, #0x22                  	// #34
  404330:	strb	w1, [x28, x0]
  404334:	add	x0, x19, #0x3
  404338:	cmp	x23, x0
  40433c:	b.ls	404348 <ferror@plt+0x26e8>  // b.plast
  404340:	mov	w1, #0x3f                  	// #63
  404344:	strb	w1, [x28, x0]
  404348:	add	x19, x19, #0x4
  40434c:	mov	w22, w2
  404350:	mov	x20, x6
  404354:	mov	w0, w25
  404358:	b	403dec <ferror@plt+0x218c>
  40435c:	mov	w0, #0x1                   	// #1
  404360:	mov	w1, w0
  404364:	mov	w11, w1
  404368:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  40436c:	mov	w5, w1
  404370:	add	x0, x0, #0x2a8
  404374:	mov	w10, w1
  404378:	mov	w7, #0x0                   	// #0
  40437c:	mov	w25, #0x0                   	// #0
  404380:	mov	x12, #0x1                   	// #1
  404384:	mov	x19, #0x0                   	// #0
  404388:	stp	w1, wzr, [sp, #120]
  40438c:	str	wzr, [sp, #144]
  404390:	str	x0, [sp, #168]
  404394:	str	wzr, [sp, #188]
  404398:	str	xzr, [sp, #192]
  40439c:	str	w1, [sp, #208]
  4043a0:	b	403540 <ferror@plt+0x18e0>
  4043a4:	mov	w5, w11
  4043a8:	cbnz	x20, 403f58 <ferror@plt+0x22f8>
  4043ac:	b	403c2c <ferror@plt+0x1fcc>
  4043b0:	mov	w5, w11
  4043b4:	b	403f40 <ferror@plt+0x22e0>
  4043b8:	mov	w5, w11
  4043bc:	b	404114 <ferror@plt+0x24b4>
  4043c0:	mov	w5, w11
  4043c4:	mov	w0, #0x76                  	// #118
  4043c8:	b	403cc8 <ferror@plt+0x2068>
  4043cc:	mov	w5, w11
  4043d0:	b	404098 <ferror@plt+0x2438>
  4043d4:	ldr	w0, [sp, #116]
  4043d8:	mov	w5, w11
  4043dc:	cmp	w0, #0x2
  4043e0:	b.ne	403c64 <ferror@plt+0x2004>  // b.any
  4043e4:	b	403f88 <ferror@plt+0x2328>
  4043e8:	mov	w5, w11
  4043ec:	mov	w21, w11
  4043f0:	b	403c2c <ferror@plt+0x1fcc>
  4043f4:	mov	w5, w11
  4043f8:	b	404104 <ferror@plt+0x24a4>
  4043fc:	mov	w5, w11
  404400:	mov	w0, #0x74                  	// #116
  404404:	b	403cc0 <ferror@plt+0x2060>
  404408:	mov	w5, w11
  40440c:	b	403d58 <ferror@plt+0x20f8>
  404410:	ldr	w0, [sp, #116]
  404414:	mov	w5, w11
  404418:	cmp	w0, #0x2
  40441c:	b.ne	403cac <ferror@plt+0x204c>  // b.any
  404420:	b	403a28 <ferror@plt+0x1dc8>
  404424:	ldr	x0, [sp, #200]
  404428:	ldrb	w0, [x0]
  40442c:	cbz	w0, 4034e4 <ferror@plt+0x1884>
  404430:	cmp	x23, x19
  404434:	b.ls	404454 <ferror@plt+0x27f4>  // b.plast
  404438:	strb	w0, [x28, x19]
  40443c:	add	x19, x19, #0x1
  404440:	ldr	x0, [sp, #200]
  404444:	ldrb	w0, [x0, x19]
  404448:	cbz	w0, 4034e4 <ferror@plt+0x1884>
  40444c:	cmp	x23, x19
  404450:	b.hi	404438 <ferror@plt+0x27d8>  // b.pmore
  404454:	ldr	x0, [sp, #200]
  404458:	add	x19, x19, #0x1
  40445c:	ldrb	w0, [x0, x19]
  404460:	cbnz	w0, 404430 <ferror@plt+0x27d0>
  404464:	b	4034e4 <ferror@plt+0x1884>
  404468:	mov	x8, x21
  40446c:	ldr	w1, [sp, #120]
  404470:	ldr	w10, [sp, #136]
  404474:	mov	w21, #0x0                   	// #0
  404478:	ldp	w25, w5, [sp, #148]
  40447c:	ldp	w7, w11, [sp, #156]
  404480:	ldr	w22, [sp, #220]
  404484:	ldr	x12, [sp, #128]
  404488:	ldp	x19, x4, [sp, #224]
  40448c:	b	403700 <ferror@plt+0x1aa0>
  404490:	ldr	w5, [sp, #124]
  404494:	mov	w0, w25
  404498:	mov	w21, w5
  40449c:	b	403c1c <ferror@plt+0x1fbc>
  4044a0:	mov	x9, x25
  4044a4:	cmp	x25, x24
  4044a8:	ldr	w10, [sp, #136]
  4044ac:	mov	x8, x21
  4044b0:	ldp	w25, w5, [sp, #148]
  4044b4:	ldp	w7, w11, [sp, #156]
  4044b8:	ldr	w22, [sp, #220]
  4044bc:	ldr	x12, [sp, #128]
  4044c0:	ldp	x19, x4, [sp, #224]
  4044c4:	b.cc	4044dc <ferror@plt+0x287c>  // b.lo, b.ul, b.last
  4044c8:	b	4044e4 <ferror@plt+0x2884>
  4044cc:	add	x8, x8, #0x1
  4044d0:	add	x9, x20, x8
  4044d4:	cmp	x24, x9
  4044d8:	b.ls	4044e4 <ferror@plt+0x2884>  // b.plast
  4044dc:	ldrb	w0, [x27, x9]
  4044e0:	cbnz	w0, 4044cc <ferror@plt+0x286c>
  4044e4:	ldr	w1, [sp, #120]
  4044e8:	mov	w21, #0x0                   	// #0
  4044ec:	b	403700 <ferror@plt+0x1aa0>
  4044f0:	mov	w7, w10
  4044f4:	ldr	x0, [sp, #168]
  4044f8:	cmp	x0, #0x0
  4044fc:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  404500:	b.eq	404528 <ferror@plt+0x28c8>  // b.none
  404504:	ldrb	w1, [x0]
  404508:	cbz	w1, 404528 <ferror@plt+0x28c8>
  40450c:	sub	x0, x0, x19
  404510:	cmp	x23, x19
  404514:	b.ls	404538 <ferror@plt+0x28d8>  // b.plast
  404518:	strb	w1, [x28, x19]
  40451c:	add	x19, x19, #0x1
  404520:	ldrb	w1, [x0, x19]
  404524:	cbnz	w1, 404510 <ferror@plt+0x28b0>
  404528:	cmp	x23, x19
  40452c:	b.ls	403b38 <ferror@plt+0x1ed8>  // b.plast
  404530:	strb	wzr, [x28, x19]
  404534:	b	403b38 <ferror@plt+0x1ed8>
  404538:	add	x19, x19, #0x1
  40453c:	ldrb	w1, [x0, x19]
  404540:	cbnz	w1, 404510 <ferror@plt+0x28b0>
  404544:	b	404528 <ferror@plt+0x28c8>
  404548:	ldr	w7, [sp, #188]
  40454c:	b	4044f4 <ferror@plt+0x2894>
  404550:	ldp	x1, x7, [sp, #192]
  404554:	mov	x6, x4
  404558:	ldr	w5, [sp, #184]
  40455c:	mov	x3, x24
  404560:	ldr	x0, [sp, #256]
  404564:	str	x0, [sp]
  404568:	mov	x2, x27
  40456c:	mov	x0, x28
  404570:	mov	w4, #0x5                   	// #5
  404574:	bl	403448 <ferror@plt+0x17e8>
  404578:	mov	x19, x0
  40457c:	b	403b38 <ferror@plt+0x1ed8>
  404580:	ldr	x23, [sp, #192]
  404584:	b	403a7c <ferror@plt+0x1e1c>
  404588:	mov	w1, #0x1                   	// #1
  40458c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  404590:	mov	w10, w1
  404594:	add	x0, x0, #0x2d0
  404598:	mov	w7, w1
  40459c:	mov	w5, w1
  4045a0:	mov	w11, #0x0                   	// #0
  4045a4:	mov	w25, #0x0                   	// #0
  4045a8:	mov	x12, #0x1                   	// #1
  4045ac:	mov	x19, #0x0                   	// #0
  4045b0:	stp	wzr, w1, [sp, #120]
  4045b4:	str	w1, [sp, #144]
  4045b8:	str	x0, [sp, #168]
  4045bc:	str	wzr, [sp, #188]
  4045c0:	str	xzr, [sp, #192]
  4045c4:	str	wzr, [sp, #208]
  4045c8:	b	403540 <ferror@plt+0x18e0>
  4045cc:	mov	w25, #0x0                   	// #0
  4045d0:	mov	w0, #0x0                   	// #0
  4045d4:	mov	w5, #0x1                   	// #1
  4045d8:	mov	x1, #0x0                   	// #0
  4045dc:	str	x23, [sp, #192]
  4045e0:	b	40390c <ferror@plt+0x1cac>
  4045e4:	bl	401a40 <abort@plt>
  4045e8:	sub	sp, sp, #0x80
  4045ec:	stp	x29, x30, [sp, #16]
  4045f0:	add	x29, sp, #0x10
  4045f4:	stp	x19, x20, [sp, #32]
  4045f8:	mov	w19, w0
  4045fc:	mov	x20, x3
  404600:	stp	x21, x22, [sp, #48]
  404604:	stp	x23, x24, [sp, #64]
  404608:	mov	x23, x1
  40460c:	mov	x24, x2
  404610:	stp	x25, x26, [sp, #80]
  404614:	stp	x27, x28, [sp, #96]
  404618:	bl	401c30 <__errno_location@plt>
  40461c:	mov	x22, x0
  404620:	ldr	w0, [x0]
  404624:	adrp	x27, 41e000 <ferror@plt+0x1c3a0>
  404628:	str	w0, [sp, #116]
  40462c:	ldr	x21, [x27, #592]
  404630:	tbnz	w19, #31, 404788 <ferror@plt+0x2b28>
  404634:	add	x26, x27, #0x250
  404638:	ldr	w0, [x26, #8]
  40463c:	cmp	w0, w19
  404640:	b.gt	404690 <ferror@plt+0x2a30>
  404644:	mov	w0, #0x7fffffff            	// #2147483647
  404648:	cmp	w19, w0
  40464c:	b.eq	404784 <ferror@plt+0x2b24>  // b.none
  404650:	add	w28, w19, #0x1
  404654:	add	x0, x26, #0x10
  404658:	cmp	x21, x0
  40465c:	sbfiz	x1, x28, #4, #32
  404660:	b.eq	404768 <ferror@plt+0x2b08>  // b.none
  404664:	mov	x0, x21
  404668:	bl	4081d8 <ferror@plt+0x6578>
  40466c:	mov	x21, x0
  404670:	str	x0, [x27, #592]
  404674:	ldr	w0, [x26, #8]
  404678:	mov	w1, #0x0                   	// #0
  40467c:	sub	w2, w28, w0
  404680:	add	x0, x21, w0, sxtw #4
  404684:	sbfiz	x2, x2, #4, #32
  404688:	bl	4019b0 <memset@plt>
  40468c:	str	w28, [x26, #8]
  404690:	sbfiz	x19, x19, #4, #32
  404694:	add	x26, x20, #0x8
  404698:	add	x0, x21, x19
  40469c:	str	x0, [sp, #120]
  4046a0:	ldp	w4, w5, [x20]
  4046a4:	mov	x6, x26
  4046a8:	ldr	x7, [x20, #40]
  4046ac:	orr	w25, w5, #0x1
  4046b0:	ldr	x27, [x21, x19]
  4046b4:	mov	x3, x24
  4046b8:	ldr	x28, [x0, #8]
  4046bc:	mov	x1, x27
  4046c0:	ldr	x0, [x20, #48]
  4046c4:	str	x0, [sp]
  4046c8:	mov	x2, x23
  4046cc:	mov	w5, w25
  4046d0:	mov	x0, x28
  4046d4:	bl	403448 <ferror@plt+0x17e8>
  4046d8:	cmp	x27, x0
  4046dc:	b.hi	40473c <ferror@plt+0x2adc>  // b.pmore
  4046e0:	add	x27, x0, #0x1
  4046e4:	str	x27, [x21, x19]
  4046e8:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  4046ec:	add	x0, x0, #0x310
  4046f0:	cmp	x28, x0
  4046f4:	b.eq	404700 <ferror@plt+0x2aa0>  // b.none
  4046f8:	mov	x0, x28
  4046fc:	bl	401b00 <free@plt>
  404700:	mov	x0, x27
  404704:	bl	4081a8 <ferror@plt+0x6548>
  404708:	ldr	x1, [sp, #120]
  40470c:	mov	x28, x0
  404710:	ldr	w4, [x20]
  404714:	mov	x6, x26
  404718:	ldr	x7, [x20, #40]
  40471c:	str	x0, [x1, #8]
  404720:	ldr	x1, [x20, #48]
  404724:	str	x1, [sp]
  404728:	mov	w5, w25
  40472c:	mov	x3, x24
  404730:	mov	x2, x23
  404734:	mov	x1, x27
  404738:	bl	403448 <ferror@plt+0x17e8>
  40473c:	ldr	w0, [sp, #116]
  404740:	ldp	x29, x30, [sp, #16]
  404744:	ldp	x19, x20, [sp, #32]
  404748:	ldp	x23, x24, [sp, #64]
  40474c:	ldp	x25, x26, [sp, #80]
  404750:	str	w0, [x22]
  404754:	mov	x0, x28
  404758:	ldp	x21, x22, [sp, #48]
  40475c:	ldp	x27, x28, [sp, #96]
  404760:	add	sp, sp, #0x80
  404764:	ret
  404768:	mov	x0, #0x0                   	// #0
  40476c:	bl	4081d8 <ferror@plt+0x6578>
  404770:	mov	x21, x0
  404774:	str	x0, [x27, #592]
  404778:	ldp	x0, x1, [x26, #16]
  40477c:	stp	x0, x1, [x21]
  404780:	b	404674 <ferror@plt+0x2a14>
  404784:	bl	408370 <ferror@plt+0x6710>
  404788:	bl	401a40 <abort@plt>
  40478c:	nop
  404790:	stp	x29, x30, [sp, #-48]!
  404794:	mov	x29, sp
  404798:	stp	x19, x20, [sp, #16]
  40479c:	mov	x20, x0
  4047a0:	str	x21, [sp, #32]
  4047a4:	bl	401c30 <__errno_location@plt>
  4047a8:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  4047ac:	mov	x19, x0
  4047b0:	add	x2, x2, #0x310
  4047b4:	cmp	x20, #0x0
  4047b8:	add	x2, x2, #0x100
  4047bc:	mov	x1, #0x38                  	// #56
  4047c0:	ldr	w21, [x19]
  4047c4:	csel	x0, x2, x20, eq  // eq = none
  4047c8:	bl	4082f0 <ferror@plt+0x6690>
  4047cc:	str	w21, [x19]
  4047d0:	ldp	x19, x20, [sp, #16]
  4047d4:	ldr	x21, [sp, #32]
  4047d8:	ldp	x29, x30, [sp], #48
  4047dc:	ret
  4047e0:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  4047e4:	add	x1, x1, #0x310
  4047e8:	cmp	x0, #0x0
  4047ec:	add	x1, x1, #0x100
  4047f0:	csel	x0, x1, x0, eq  // eq = none
  4047f4:	ldr	w0, [x0]
  4047f8:	ret
  4047fc:	nop
  404800:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  404804:	add	x2, x2, #0x310
  404808:	cmp	x0, #0x0
  40480c:	add	x2, x2, #0x100
  404810:	csel	x0, x2, x0, eq  // eq = none
  404814:	str	w1, [x0]
  404818:	ret
  40481c:	nop
  404820:	adrp	x3, 41e000 <ferror@plt+0x1c3a0>
  404824:	add	x3, x3, #0x310
  404828:	cmp	x0, #0x0
  40482c:	add	x3, x3, #0x100
  404830:	csel	x0, x3, x0, eq  // eq = none
  404834:	ubfx	x4, x1, #5, #3
  404838:	add	x3, x0, #0x8
  40483c:	and	w1, w1, #0x1f
  404840:	ldr	w5, [x3, x4, lsl #2]
  404844:	lsr	w0, w5, w1
  404848:	eor	w2, w0, w2
  40484c:	and	w2, w2, #0x1
  404850:	and	w0, w0, #0x1
  404854:	lsl	w2, w2, w1
  404858:	eor	w2, w2, w5
  40485c:	str	w2, [x3, x4, lsl #2]
  404860:	ret
  404864:	nop
  404868:	adrp	x3, 41e000 <ferror@plt+0x1c3a0>
  40486c:	add	x3, x3, #0x310
  404870:	cmp	x0, #0x0
  404874:	add	x3, x3, #0x100
  404878:	csel	x2, x3, x0, eq  // eq = none
  40487c:	ldr	w0, [x2, #4]
  404880:	str	w1, [x2, #4]
  404884:	ret
  404888:	adrp	x3, 41e000 <ferror@plt+0x1c3a0>
  40488c:	add	x3, x3, #0x310
  404890:	cmp	x0, #0x0
  404894:	add	x3, x3, #0x100
  404898:	csel	x0, x3, x0, eq  // eq = none
  40489c:	mov	w3, #0xa                   	// #10
  4048a0:	cmp	x1, #0x0
  4048a4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4048a8:	str	w3, [x0]
  4048ac:	b.eq	4048b8 <ferror@plt+0x2c58>  // b.none
  4048b0:	stp	x1, x2, [x0, #40]
  4048b4:	ret
  4048b8:	stp	x29, x30, [sp, #-16]!
  4048bc:	mov	x29, sp
  4048c0:	bl	401a40 <abort@plt>
  4048c4:	nop
  4048c8:	sub	sp, sp, #0x50
  4048cc:	adrp	x5, 41e000 <ferror@plt+0x1c3a0>
  4048d0:	stp	x29, x30, [sp, #16]
  4048d4:	add	x29, sp, #0x10
  4048d8:	stp	x19, x20, [sp, #32]
  4048dc:	mov	x19, x4
  4048e0:	add	x4, x5, #0x310
  4048e4:	cmp	x19, #0x0
  4048e8:	add	x4, x4, #0x100
  4048ec:	csel	x19, x4, x19, eq  // eq = none
  4048f0:	mov	x20, x3
  4048f4:	stp	x21, x22, [sp, #48]
  4048f8:	mov	x21, x0
  4048fc:	mov	x22, x1
  404900:	str	x23, [sp, #64]
  404904:	mov	x23, x2
  404908:	bl	401c30 <__errno_location@plt>
  40490c:	ldp	x7, x8, [x19, #40]
  404910:	mov	x3, x20
  404914:	mov	x20, x0
  404918:	mov	x0, x21
  40491c:	ldp	w4, w5, [x19]
  404920:	mov	x2, x23
  404924:	ldr	w21, [x20]
  404928:	mov	x1, x22
  40492c:	str	x8, [sp]
  404930:	add	x6, x19, #0x8
  404934:	bl	403448 <ferror@plt+0x17e8>
  404938:	ldp	x29, x30, [sp, #16]
  40493c:	ldr	x23, [sp, #64]
  404940:	str	w21, [x20]
  404944:	ldp	x19, x20, [sp, #32]
  404948:	ldp	x21, x22, [sp, #48]
  40494c:	add	sp, sp, #0x50
  404950:	ret
  404954:	nop
  404958:	sub	sp, sp, #0x60
  40495c:	adrp	x4, 41e000 <ferror@plt+0x1c3a0>
  404960:	add	x4, x4, #0x310
  404964:	cmp	x2, #0x0
  404968:	add	x4, x4, #0x100
  40496c:	stp	x29, x30, [sp, #16]
  404970:	add	x29, sp, #0x10
  404974:	stp	x19, x20, [sp, #32]
  404978:	csel	x19, x4, x2, eq  // eq = none
  40497c:	stp	x21, x22, [sp, #48]
  404980:	mov	x22, x0
  404984:	stp	x23, x24, [sp, #64]
  404988:	mov	x23, x1
  40498c:	stp	x25, x26, [sp, #80]
  404990:	bl	401c30 <__errno_location@plt>
  404994:	ldr	w26, [x0]
  404998:	ldp	w4, w24, [x19]
  40499c:	mov	x20, x0
  4049a0:	ldp	x7, x0, [x19, #40]
  4049a4:	add	x25, x19, #0x8
  4049a8:	orr	w24, w24, #0x1
  4049ac:	mov	x6, x25
  4049b0:	mov	x3, x23
  4049b4:	mov	x2, x22
  4049b8:	mov	w5, w24
  4049bc:	str	x0, [sp]
  4049c0:	mov	x1, #0x0                   	// #0
  4049c4:	mov	x0, #0x0                   	// #0
  4049c8:	bl	403448 <ferror@plt+0x17e8>
  4049cc:	add	x21, x0, #0x1
  4049d0:	mov	x0, x21
  4049d4:	bl	4081a8 <ferror@plt+0x6548>
  4049d8:	ldp	x7, x1, [x19, #40]
  4049dc:	mov	w5, w24
  4049e0:	ldr	w4, [x19]
  4049e4:	mov	x6, x25
  4049e8:	str	x1, [sp]
  4049ec:	mov	x3, x23
  4049f0:	mov	x2, x22
  4049f4:	mov	x19, x0
  4049f8:	mov	x1, x21
  4049fc:	bl	403448 <ferror@plt+0x17e8>
  404a00:	mov	x0, x19
  404a04:	ldp	x29, x30, [sp, #16]
  404a08:	ldp	x21, x22, [sp, #48]
  404a0c:	ldp	x23, x24, [sp, #64]
  404a10:	str	w26, [x20]
  404a14:	ldp	x19, x20, [sp, #32]
  404a18:	ldp	x25, x26, [sp, #80]
  404a1c:	add	sp, sp, #0x60
  404a20:	ret
  404a24:	nop
  404a28:	sub	sp, sp, #0x70
  404a2c:	adrp	x4, 41e000 <ferror@plt+0x1c3a0>
  404a30:	add	x4, x4, #0x310
  404a34:	cmp	x3, #0x0
  404a38:	add	x4, x4, #0x100
  404a3c:	stp	x29, x30, [sp, #16]
  404a40:	add	x29, sp, #0x10
  404a44:	stp	x19, x20, [sp, #32]
  404a48:	csel	x19, x4, x3, eq  // eq = none
  404a4c:	mov	x20, x2
  404a50:	stp	x21, x22, [sp, #48]
  404a54:	mov	x22, x0
  404a58:	stp	x23, x24, [sp, #64]
  404a5c:	mov	x23, x1
  404a60:	stp	x25, x26, [sp, #80]
  404a64:	stp	x27, x28, [sp, #96]
  404a68:	bl	401c30 <__errno_location@plt>
  404a6c:	ldr	w28, [x0]
  404a70:	ldp	w4, w5, [x19]
  404a74:	mov	x21, x0
  404a78:	ldp	x7, x0, [x19, #40]
  404a7c:	cmp	x20, #0x0
  404a80:	cset	w24, eq  // eq = none
  404a84:	add	x27, x19, #0x8
  404a88:	orr	w24, w24, w5
  404a8c:	mov	x6, x27
  404a90:	mov	x3, x23
  404a94:	mov	x2, x22
  404a98:	mov	w5, w24
  404a9c:	str	x0, [sp]
  404aa0:	mov	x1, #0x0                   	// #0
  404aa4:	mov	x0, #0x0                   	// #0
  404aa8:	bl	403448 <ferror@plt+0x17e8>
  404aac:	add	x26, x0, #0x1
  404ab0:	mov	x25, x0
  404ab4:	mov	x0, x26
  404ab8:	bl	4081a8 <ferror@plt+0x6548>
  404abc:	ldp	x7, x1, [x19, #40]
  404ac0:	mov	w5, w24
  404ac4:	ldr	w4, [x19]
  404ac8:	mov	x6, x27
  404acc:	str	x1, [sp]
  404ad0:	mov	x3, x23
  404ad4:	mov	x2, x22
  404ad8:	mov	x19, x0
  404adc:	mov	x1, x26
  404ae0:	bl	403448 <ferror@plt+0x17e8>
  404ae4:	str	w28, [x21]
  404ae8:	cbz	x20, 404af0 <ferror@plt+0x2e90>
  404aec:	str	x25, [x20]
  404af0:	mov	x0, x19
  404af4:	ldp	x29, x30, [sp, #16]
  404af8:	ldp	x19, x20, [sp, #32]
  404afc:	ldp	x21, x22, [sp, #48]
  404b00:	ldp	x23, x24, [sp, #64]
  404b04:	ldp	x25, x26, [sp, #80]
  404b08:	ldp	x27, x28, [sp, #96]
  404b0c:	add	sp, sp, #0x70
  404b10:	ret
  404b14:	nop
  404b18:	stp	x29, x30, [sp, #-64]!
  404b1c:	mov	x29, sp
  404b20:	stp	x21, x22, [sp, #32]
  404b24:	str	x23, [sp, #48]
  404b28:	adrp	x23, 41e000 <ferror@plt+0x1c3a0>
  404b2c:	add	x22, x23, #0x250
  404b30:	stp	x19, x20, [sp, #16]
  404b34:	ldr	x21, [x23, #592]
  404b38:	ldr	w20, [x22, #8]
  404b3c:	cmp	w20, #0x1
  404b40:	b.le	404b68 <ferror@plt+0x2f08>
  404b44:	sub	w0, w20, #0x2
  404b48:	add	x20, x21, #0x28
  404b4c:	add	x19, x21, #0x18
  404b50:	add	x20, x20, w0, uxtw #4
  404b54:	nop
  404b58:	ldr	x0, [x19], #16
  404b5c:	bl	401b00 <free@plt>
  404b60:	cmp	x19, x20
  404b64:	b.ne	404b58 <ferror@plt+0x2ef8>  // b.any
  404b68:	ldr	x0, [x21, #8]
  404b6c:	adrp	x19, 41e000 <ferror@plt+0x1c3a0>
  404b70:	add	x19, x19, #0x310
  404b74:	cmp	x0, x19
  404b78:	b.eq	404b88 <ferror@plt+0x2f28>  // b.none
  404b7c:	bl	401b00 <free@plt>
  404b80:	mov	x0, #0x100                 	// #256
  404b84:	stp	x0, x19, [x22, #16]
  404b88:	add	x19, x22, #0x10
  404b8c:	cmp	x21, x19
  404b90:	b.eq	404ba0 <ferror@plt+0x2f40>  // b.none
  404b94:	mov	x0, x21
  404b98:	bl	401b00 <free@plt>
  404b9c:	str	x19, [x23, #592]
  404ba0:	mov	w0, #0x1                   	// #1
  404ba4:	str	w0, [x22, #8]
  404ba8:	ldp	x19, x20, [sp, #16]
  404bac:	ldp	x21, x22, [sp, #32]
  404bb0:	ldr	x23, [sp, #48]
  404bb4:	ldp	x29, x30, [sp], #64
  404bb8:	ret
  404bbc:	nop
  404bc0:	sub	sp, sp, #0x70
  404bc4:	stp	x29, x30, [sp, #16]
  404bc8:	add	x29, sp, #0x10
  404bcc:	stp	x21, x22, [sp, #48]
  404bd0:	adrp	x22, 41e000 <ferror@plt+0x1c3a0>
  404bd4:	stp	x19, x20, [sp, #32]
  404bd8:	mov	w19, w0
  404bdc:	stp	x23, x24, [sp, #64]
  404be0:	mov	x24, x1
  404be4:	stp	x25, x26, [sp, #80]
  404be8:	stp	x27, x28, [sp, #96]
  404bec:	bl	401c30 <__errno_location@plt>
  404bf0:	ldr	w25, [x0]
  404bf4:	ldr	x20, [x22, #592]
  404bf8:	tbnz	w19, #31, 404d40 <ferror@plt+0x30e0>
  404bfc:	add	x21, x22, #0x250
  404c00:	mov	x23, x0
  404c04:	ldr	w0, [x21, #8]
  404c08:	cmp	w19, w0
  404c0c:	b.lt	404c5c <ferror@plt+0x2ffc>  // b.tstop
  404c10:	mov	w0, #0x7fffffff            	// #2147483647
  404c14:	cmp	w19, w0
  404c18:	b.eq	404d3c <ferror@plt+0x30dc>  // b.none
  404c1c:	add	w26, w19, #0x1
  404c20:	add	x0, x21, #0x10
  404c24:	cmp	x20, x0
  404c28:	sbfiz	x1, x26, #4, #32
  404c2c:	b.eq	404d20 <ferror@plt+0x30c0>  // b.none
  404c30:	mov	x0, x20
  404c34:	bl	4081d8 <ferror@plt+0x6578>
  404c38:	mov	x20, x0
  404c3c:	str	x0, [x22, #592]
  404c40:	ldr	w0, [x21, #8]
  404c44:	mov	w1, #0x0                   	// #0
  404c48:	sub	w2, w26, w0
  404c4c:	add	x0, x20, w0, sxtw #4
  404c50:	sbfiz	x2, x2, #4, #32
  404c54:	bl	4019b0 <memset@plt>
  404c58:	str	w26, [x21, #8]
  404c5c:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  404c60:	add	x21, x21, #0x310
  404c64:	sbfiz	x19, x19, #4, #32
  404c68:	add	x6, x21, #0x108
  404c6c:	add	x26, x20, x19
  404c70:	mov	x2, x24
  404c74:	ldp	x7, x0, [x21, #296]
  404c78:	mov	x3, #0xffffffffffffffff    	// #-1
  404c7c:	ldr	w4, [x21, #256]
  404c80:	ldr	w28, [x21, #260]
  404c84:	ldr	x22, [x20, x19]
  404c88:	orr	w28, w28, #0x1
  404c8c:	ldr	x27, [x26, #8]
  404c90:	str	x0, [sp]
  404c94:	mov	x1, x22
  404c98:	mov	w5, w28
  404c9c:	mov	x0, x27
  404ca0:	bl	403448 <ferror@plt+0x17e8>
  404ca4:	cmp	x22, x0
  404ca8:	b.hi	404cf8 <ferror@plt+0x3098>  // b.pmore
  404cac:	add	x22, x0, #0x1
  404cb0:	str	x22, [x20, x19]
  404cb4:	cmp	x27, x21
  404cb8:	b.eq	404cc4 <ferror@plt+0x3064>  // b.none
  404cbc:	mov	x0, x27
  404cc0:	bl	401b00 <free@plt>
  404cc4:	mov	x0, x22
  404cc8:	bl	4081a8 <ferror@plt+0x6548>
  404ccc:	ldp	x7, x1, [x21, #296]
  404cd0:	str	x0, [x26, #8]
  404cd4:	ldr	w4, [x21, #256]
  404cd8:	mov	x27, x0
  404cdc:	str	x1, [sp]
  404ce0:	mov	w5, w28
  404ce4:	mov	x2, x24
  404ce8:	add	x6, x21, #0x108
  404cec:	mov	x1, x22
  404cf0:	mov	x3, #0xffffffffffffffff    	// #-1
  404cf4:	bl	403448 <ferror@plt+0x17e8>
  404cf8:	mov	x0, x27
  404cfc:	ldp	x29, x30, [sp, #16]
  404d00:	ldp	x19, x20, [sp, #32]
  404d04:	ldp	x21, x22, [sp, #48]
  404d08:	ldp	x27, x28, [sp, #96]
  404d0c:	str	w25, [x23]
  404d10:	ldp	x23, x24, [sp, #64]
  404d14:	ldp	x25, x26, [sp, #80]
  404d18:	add	sp, sp, #0x70
  404d1c:	ret
  404d20:	mov	x0, #0x0                   	// #0
  404d24:	bl	4081d8 <ferror@plt+0x6578>
  404d28:	mov	x20, x0
  404d2c:	str	x0, [x22, #592]
  404d30:	ldp	x0, x1, [x21, #16]
  404d34:	stp	x0, x1, [x20]
  404d38:	b	404c40 <ferror@plt+0x2fe0>
  404d3c:	bl	408370 <ferror@plt+0x6710>
  404d40:	bl	401a40 <abort@plt>
  404d44:	nop
  404d48:	sub	sp, sp, #0x80
  404d4c:	stp	x29, x30, [sp, #16]
  404d50:	add	x29, sp, #0x10
  404d54:	stp	x19, x20, [sp, #32]
  404d58:	mov	w19, w0
  404d5c:	stp	x21, x22, [sp, #48]
  404d60:	stp	x23, x24, [sp, #64]
  404d64:	mov	x23, x1
  404d68:	mov	x24, x2
  404d6c:	stp	x25, x26, [sp, #80]
  404d70:	adrp	x26, 41e000 <ferror@plt+0x1c3a0>
  404d74:	stp	x27, x28, [sp, #96]
  404d78:	bl	401c30 <__errno_location@plt>
  404d7c:	mov	x22, x0
  404d80:	ldr	w0, [x0]
  404d84:	str	w0, [sp, #124]
  404d88:	ldr	x20, [x26, #592]
  404d8c:	tbnz	w19, #31, 404ed4 <ferror@plt+0x3274>
  404d90:	add	x21, x26, #0x250
  404d94:	ldr	w0, [x21, #8]
  404d98:	cmp	w19, w0
  404d9c:	b.lt	404dec <ferror@plt+0x318c>  // b.tstop
  404da0:	mov	w0, #0x7fffffff            	// #2147483647
  404da4:	cmp	w19, w0
  404da8:	b.eq	404ed0 <ferror@plt+0x3270>  // b.none
  404dac:	add	w27, w19, #0x1
  404db0:	add	x0, x21, #0x10
  404db4:	cmp	x20, x0
  404db8:	sbfiz	x1, x27, #4, #32
  404dbc:	b.eq	404eb4 <ferror@plt+0x3254>  // b.none
  404dc0:	mov	x0, x20
  404dc4:	bl	4081d8 <ferror@plt+0x6578>
  404dc8:	mov	x20, x0
  404dcc:	str	x0, [x26, #592]
  404dd0:	ldr	w0, [x21, #8]
  404dd4:	mov	w1, #0x0                   	// #0
  404dd8:	sub	w2, w27, w0
  404ddc:	add	x0, x20, w0, sxtw #4
  404de0:	sbfiz	x2, x2, #4, #32
  404de4:	bl	4019b0 <memset@plt>
  404de8:	str	w27, [x21, #8]
  404dec:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  404df0:	add	x21, x21, #0x310
  404df4:	sbfiz	x19, x19, #4, #32
  404df8:	add	x6, x21, #0x108
  404dfc:	add	x26, x20, x19
  404e00:	mov	x3, x24
  404e04:	ldp	x7, x0, [x21, #296]
  404e08:	mov	x2, x23
  404e0c:	ldr	w4, [x21, #256]
  404e10:	ldr	w5, [x21, #260]
  404e14:	ldr	x27, [x20, x19]
  404e18:	orr	w25, w5, #0x1
  404e1c:	ldr	x28, [x26, #8]
  404e20:	str	x0, [sp]
  404e24:	mov	x1, x27
  404e28:	mov	w5, w25
  404e2c:	mov	x0, x28
  404e30:	bl	403448 <ferror@plt+0x17e8>
  404e34:	cmp	x27, x0
  404e38:	b.hi	404e88 <ferror@plt+0x3228>  // b.pmore
  404e3c:	add	x27, x0, #0x1
  404e40:	str	x27, [x20, x19]
  404e44:	cmp	x28, x21
  404e48:	b.eq	404e54 <ferror@plt+0x31f4>  // b.none
  404e4c:	mov	x0, x28
  404e50:	bl	401b00 <free@plt>
  404e54:	mov	x0, x27
  404e58:	bl	4081a8 <ferror@plt+0x6548>
  404e5c:	ldp	x7, x1, [x21, #296]
  404e60:	str	x0, [x26, #8]
  404e64:	ldr	w4, [x21, #256]
  404e68:	mov	x28, x0
  404e6c:	str	x1, [sp]
  404e70:	mov	w5, w25
  404e74:	mov	x3, x24
  404e78:	mov	x2, x23
  404e7c:	add	x6, x21, #0x108
  404e80:	mov	x1, x27
  404e84:	bl	403448 <ferror@plt+0x17e8>
  404e88:	ldr	w0, [sp, #124]
  404e8c:	ldp	x29, x30, [sp, #16]
  404e90:	ldp	x19, x20, [sp, #32]
  404e94:	ldp	x23, x24, [sp, #64]
  404e98:	ldp	x25, x26, [sp, #80]
  404e9c:	str	w0, [x22]
  404ea0:	mov	x0, x28
  404ea4:	ldp	x21, x22, [sp, #48]
  404ea8:	ldp	x27, x28, [sp, #96]
  404eac:	add	sp, sp, #0x80
  404eb0:	ret
  404eb4:	mov	x0, #0x0                   	// #0
  404eb8:	bl	4081d8 <ferror@plt+0x6578>
  404ebc:	mov	x20, x0
  404ec0:	str	x0, [x26, #592]
  404ec4:	ldp	x0, x1, [x21, #16]
  404ec8:	stp	x0, x1, [x20]
  404ecc:	b	404dd0 <ferror@plt+0x3170>
  404ed0:	bl	408370 <ferror@plt+0x6710>
  404ed4:	bl	401a40 <abort@plt>
  404ed8:	sub	sp, sp, #0x60
  404edc:	stp	x29, x30, [sp, #16]
  404ee0:	add	x29, sp, #0x10
  404ee4:	stp	x19, x20, [sp, #32]
  404ee8:	stp	x21, x22, [sp, #48]
  404eec:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  404ef0:	add	x20, x21, #0x250
  404ef4:	stp	x23, x24, [sp, #64]
  404ef8:	mov	x24, x0
  404efc:	stp	x25, x26, [sp, #80]
  404f00:	bl	401c30 <__errno_location@plt>
  404f04:	mov	x23, x0
  404f08:	ldr	w0, [x20, #8]
  404f0c:	ldr	x19, [x21, #592]
  404f10:	cmp	w0, #0x0
  404f14:	ldr	w25, [x23]
  404f18:	b.gt	404f5c <ferror@plt+0x32fc>
  404f1c:	add	x0, x20, #0x10
  404f20:	cmp	x19, x0
  404f24:	b.eq	405010 <ferror@plt+0x33b0>  // b.none
  404f28:	mov	x0, x19
  404f2c:	mov	x1, #0x10                  	// #16
  404f30:	bl	4081d8 <ferror@plt+0x6578>
  404f34:	mov	x19, x0
  404f38:	str	x0, [x21, #592]
  404f3c:	ldr	w0, [x20, #8]
  404f40:	mov	w21, #0x1                   	// #1
  404f44:	mov	w1, #0x0                   	// #0
  404f48:	sub	w2, w21, w0
  404f4c:	add	x0, x19, w0, sxtw #4
  404f50:	sbfiz	x2, x2, #4, #32
  404f54:	bl	4019b0 <memset@plt>
  404f58:	str	w21, [x20, #8]
  404f5c:	adrp	x20, 41e000 <ferror@plt+0x1c3a0>
  404f60:	add	x20, x20, #0x310
  404f64:	ldp	x21, x22, [x19]
  404f68:	add	x6, x20, #0x108
  404f6c:	ldp	x7, x0, [x20, #296]
  404f70:	mov	x2, x24
  404f74:	ldr	w4, [x20, #256]
  404f78:	mov	x3, #0xffffffffffffffff    	// #-1
  404f7c:	ldr	w26, [x20, #260]
  404f80:	str	x0, [sp]
  404f84:	mov	x1, x21
  404f88:	orr	w26, w26, #0x1
  404f8c:	mov	x0, x22
  404f90:	mov	w5, w26
  404f94:	bl	403448 <ferror@plt+0x17e8>
  404f98:	cmp	x21, x0
  404f9c:	b.hi	404fec <ferror@plt+0x338c>  // b.pmore
  404fa0:	add	x21, x0, #0x1
  404fa4:	str	x21, [x19]
  404fa8:	cmp	x22, x20
  404fac:	b.eq	404fb8 <ferror@plt+0x3358>  // b.none
  404fb0:	mov	x0, x22
  404fb4:	bl	401b00 <free@plt>
  404fb8:	mov	x0, x21
  404fbc:	bl	4081a8 <ferror@plt+0x6548>
  404fc0:	ldp	x7, x1, [x20, #296]
  404fc4:	str	x0, [x19, #8]
  404fc8:	ldr	w4, [x20, #256]
  404fcc:	mov	x22, x0
  404fd0:	str	x1, [sp]
  404fd4:	mov	w5, w26
  404fd8:	mov	x2, x24
  404fdc:	add	x6, x20, #0x108
  404fe0:	mov	x1, x21
  404fe4:	mov	x3, #0xffffffffffffffff    	// #-1
  404fe8:	bl	403448 <ferror@plt+0x17e8>
  404fec:	mov	x0, x22
  404ff0:	ldp	x29, x30, [sp, #16]
  404ff4:	ldp	x19, x20, [sp, #32]
  404ff8:	ldp	x21, x22, [sp, #48]
  404ffc:	str	w25, [x23]
  405000:	ldp	x23, x24, [sp, #64]
  405004:	ldp	x25, x26, [sp, #80]
  405008:	add	sp, sp, #0x60
  40500c:	ret
  405010:	mov	x1, #0x10                  	// #16
  405014:	mov	x0, #0x0                   	// #0
  405018:	bl	4081d8 <ferror@plt+0x6578>
  40501c:	mov	x19, x0
  405020:	str	x0, [x21, #592]
  405024:	ldp	x0, x1, [x20, #16]
  405028:	stp	x0, x1, [x19]
  40502c:	b	404f3c <ferror@plt+0x32dc>
  405030:	sub	sp, sp, #0x70
  405034:	stp	x29, x30, [sp, #16]
  405038:	add	x29, sp, #0x10
  40503c:	stp	x19, x20, [sp, #32]
  405040:	stp	x21, x22, [sp, #48]
  405044:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  405048:	add	x20, x21, #0x250
  40504c:	stp	x23, x24, [sp, #64]
  405050:	mov	x23, x0
  405054:	mov	x24, x1
  405058:	stp	x25, x26, [sp, #80]
  40505c:	str	x27, [sp, #96]
  405060:	bl	401c30 <__errno_location@plt>
  405064:	mov	x22, x0
  405068:	ldr	w0, [x20, #8]
  40506c:	ldr	x19, [x21, #592]
  405070:	cmp	w0, #0x0
  405074:	ldr	w25, [x22]
  405078:	b.gt	4050bc <ferror@plt+0x345c>
  40507c:	add	x0, x20, #0x10
  405080:	cmp	x19, x0
  405084:	b.eq	405174 <ferror@plt+0x3514>  // b.none
  405088:	mov	x0, x19
  40508c:	mov	x1, #0x10                  	// #16
  405090:	bl	4081d8 <ferror@plt+0x6578>
  405094:	mov	x19, x0
  405098:	str	x0, [x21, #592]
  40509c:	ldr	w0, [x20, #8]
  4050a0:	mov	w21, #0x1                   	// #1
  4050a4:	mov	w1, #0x0                   	// #0
  4050a8:	sub	w2, w21, w0
  4050ac:	add	x0, x19, w0, sxtw #4
  4050b0:	sbfiz	x2, x2, #4, #32
  4050b4:	bl	4019b0 <memset@plt>
  4050b8:	str	w21, [x20, #8]
  4050bc:	adrp	x20, 41e000 <ferror@plt+0x1c3a0>
  4050c0:	add	x20, x20, #0x310
  4050c4:	ldp	x21, x26, [x19]
  4050c8:	add	x6, x20, #0x108
  4050cc:	ldp	x7, x0, [x20, #296]
  4050d0:	mov	x3, x24
  4050d4:	ldr	w4, [x20, #256]
  4050d8:	mov	x2, x23
  4050dc:	ldr	w27, [x20, #260]
  4050e0:	str	x0, [sp]
  4050e4:	mov	x1, x21
  4050e8:	orr	w27, w27, #0x1
  4050ec:	mov	x0, x26
  4050f0:	mov	w5, w27
  4050f4:	bl	403448 <ferror@plt+0x17e8>
  4050f8:	cmp	x21, x0
  4050fc:	b.hi	40514c <ferror@plt+0x34ec>  // b.pmore
  405100:	add	x21, x0, #0x1
  405104:	str	x21, [x19]
  405108:	cmp	x26, x20
  40510c:	b.eq	405118 <ferror@plt+0x34b8>  // b.none
  405110:	mov	x0, x26
  405114:	bl	401b00 <free@plt>
  405118:	mov	x0, x21
  40511c:	bl	4081a8 <ferror@plt+0x6548>
  405120:	ldp	x7, x1, [x20, #296]
  405124:	str	x0, [x19, #8]
  405128:	ldr	w4, [x20, #256]
  40512c:	mov	x26, x0
  405130:	str	x1, [sp]
  405134:	mov	w5, w27
  405138:	mov	x3, x24
  40513c:	mov	x2, x23
  405140:	add	x6, x20, #0x108
  405144:	mov	x1, x21
  405148:	bl	403448 <ferror@plt+0x17e8>
  40514c:	mov	x0, x26
  405150:	ldp	x29, x30, [sp, #16]
  405154:	ldp	x19, x20, [sp, #32]
  405158:	ldp	x23, x24, [sp, #64]
  40515c:	ldr	x27, [sp, #96]
  405160:	str	w25, [x22]
  405164:	ldp	x21, x22, [sp, #48]
  405168:	ldp	x25, x26, [sp, #80]
  40516c:	add	sp, sp, #0x70
  405170:	ret
  405174:	mov	x1, #0x10                  	// #16
  405178:	mov	x0, #0x0                   	// #0
  40517c:	bl	4081d8 <ferror@plt+0x6578>
  405180:	mov	x19, x0
  405184:	str	x0, [x21, #592]
  405188:	ldp	x0, x1, [x20, #16]
  40518c:	stp	x0, x1, [x19]
  405190:	b	40509c <ferror@plt+0x343c>
  405194:	nop
  405198:	stp	x29, x30, [sp, #-128]!
  40519c:	cmp	w1, #0xa
  4051a0:	mov	x29, sp
  4051a4:	stp	xzr, xzr, [sp, #72]
  4051a8:	b.eq	4051e0 <ferror@plt+0x3580>  // b.none
  4051ac:	mov	w3, w1
  4051b0:	str	w3, [sp, #72]
  4051b4:	mov	x1, x2
  4051b8:	add	x3, sp, #0x10
  4051bc:	ldp	x4, x5, [sp, #72]
  4051c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4051c4:	stp	x4, x5, [sp, #16]
  4051c8:	stp	xzr, xzr, [sp, #32]
  4051cc:	stp	xzr, xzr, [sp, #48]
  4051d0:	str	xzr, [sp, #64]
  4051d4:	bl	4045e8 <ferror@plt+0x2988>
  4051d8:	ldp	x29, x30, [sp], #128
  4051dc:	ret
  4051e0:	bl	401a40 <abort@plt>
  4051e4:	nop
  4051e8:	stp	x29, x30, [sp, #-128]!
  4051ec:	cmp	w1, #0xa
  4051f0:	mov	x29, sp
  4051f4:	stp	xzr, xzr, [sp, #72]
  4051f8:	b.eq	405230 <ferror@plt+0x35d0>  // b.none
  4051fc:	mov	w4, w1
  405200:	str	w4, [sp, #72]
  405204:	mov	x1, x2
  405208:	mov	x2, x3
  40520c:	ldp	x4, x5, [sp, #72]
  405210:	add	x3, sp, #0x10
  405214:	stp	x4, x5, [sp, #16]
  405218:	stp	xzr, xzr, [sp, #32]
  40521c:	stp	xzr, xzr, [sp, #48]
  405220:	str	xzr, [sp, #64]
  405224:	bl	4045e8 <ferror@plt+0x2988>
  405228:	ldp	x29, x30, [sp], #128
  40522c:	ret
  405230:	bl	401a40 <abort@plt>
  405234:	nop
  405238:	sub	sp, sp, #0xd0
  40523c:	cmp	w0, #0xa
  405240:	stp	x29, x30, [sp, #16]
  405244:	add	x29, sp, #0x10
  405248:	stp	x19, x20, [sp, #32]
  40524c:	stp	x21, x22, [sp, #48]
  405250:	stp	x23, x24, [sp, #64]
  405254:	str	x25, [sp, #80]
  405258:	stp	xzr, xzr, [sp, #152]
  40525c:	stp	xzr, xzr, [sp, #168]
  405260:	stp	xzr, xzr, [sp, #184]
  405264:	str	xzr, [sp, #200]
  405268:	b.eq	4053bc <ferror@plt+0x375c>  // b.none
  40526c:	str	w0, [sp, #152]
  405270:	mov	x23, x1
  405274:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  405278:	add	x20, x21, #0x250
  40527c:	ldp	x0, x1, [sp, #152]
  405280:	stp	x0, x1, [sp, #96]
  405284:	stp	xzr, xzr, [sp, #112]
  405288:	stp	xzr, xzr, [sp, #128]
  40528c:	str	xzr, [sp, #144]
  405290:	bl	401c30 <__errno_location@plt>
  405294:	ldr	w1, [x20, #8]
  405298:	mov	x22, x0
  40529c:	ldr	x19, [x21, #592]
  4052a0:	cmp	w1, #0x0
  4052a4:	ldr	w25, [x0]
  4052a8:	b.gt	4052ec <ferror@plt+0x368c>
  4052ac:	add	x0, x20, #0x10
  4052b0:	cmp	x19, x0
  4052b4:	b.eq	40539c <ferror@plt+0x373c>  // b.none
  4052b8:	mov	x0, x19
  4052bc:	mov	x1, #0x10                  	// #16
  4052c0:	bl	4081d8 <ferror@plt+0x6578>
  4052c4:	mov	x19, x0
  4052c8:	str	x0, [x21, #592]
  4052cc:	ldr	w0, [x20, #8]
  4052d0:	mov	w21, #0x1                   	// #1
  4052d4:	mov	w1, #0x0                   	// #0
  4052d8:	sub	w2, w21, w0
  4052dc:	add	x0, x19, w0, sxtw #4
  4052e0:	sbfiz	x2, x2, #4, #32
  4052e4:	bl	4019b0 <memset@plt>
  4052e8:	str	w21, [x20, #8]
  4052ec:	ldp	x20, x21, [x19]
  4052f0:	add	x6, sp, #0x68
  4052f4:	ldp	x7, x0, [sp, #136]
  4052f8:	str	x0, [sp]
  4052fc:	ldp	w4, w24, [sp, #96]
  405300:	mov	x2, x23
  405304:	mov	x1, x20
  405308:	mov	x0, x21
  40530c:	orr	w24, w24, #0x1
  405310:	mov	x3, #0xffffffffffffffff    	// #-1
  405314:	mov	w5, w24
  405318:	bl	403448 <ferror@plt+0x17e8>
  40531c:	cmp	x20, x0
  405320:	b.hi	405378 <ferror@plt+0x3718>  // b.pmore
  405324:	add	x20, x0, #0x1
  405328:	str	x20, [x19]
  40532c:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  405330:	add	x0, x0, #0x310
  405334:	cmp	x21, x0
  405338:	b.eq	405344 <ferror@plt+0x36e4>  // b.none
  40533c:	mov	x0, x21
  405340:	bl	401b00 <free@plt>
  405344:	mov	x0, x20
  405348:	bl	4081a8 <ferror@plt+0x6548>
  40534c:	ldp	x7, x1, [sp, #136]
  405350:	str	x0, [x19, #8]
  405354:	ldr	w4, [sp, #96]
  405358:	mov	x21, x0
  40535c:	str	x1, [sp]
  405360:	add	x6, sp, #0x68
  405364:	mov	w5, w24
  405368:	mov	x2, x23
  40536c:	mov	x1, x20
  405370:	mov	x3, #0xffffffffffffffff    	// #-1
  405374:	bl	403448 <ferror@plt+0x17e8>
  405378:	ldp	x29, x30, [sp, #16]
  40537c:	mov	x0, x21
  405380:	ldp	x19, x20, [sp, #32]
  405384:	ldp	x23, x24, [sp, #64]
  405388:	str	w25, [x22]
  40538c:	ldp	x21, x22, [sp, #48]
  405390:	ldr	x25, [sp, #80]
  405394:	add	sp, sp, #0xd0
  405398:	ret
  40539c:	mov	x1, #0x10                  	// #16
  4053a0:	mov	x0, #0x0                   	// #0
  4053a4:	bl	4081d8 <ferror@plt+0x6578>
  4053a8:	mov	x19, x0
  4053ac:	str	x0, [x21, #592]
  4053b0:	ldp	x0, x1, [x20, #16]
  4053b4:	stp	x0, x1, [x19]
  4053b8:	b	4052cc <ferror@plt+0x366c>
  4053bc:	bl	401a40 <abort@plt>
  4053c0:	sub	sp, sp, #0xd0
  4053c4:	cmp	w0, #0xa
  4053c8:	stp	x29, x30, [sp, #16]
  4053cc:	add	x29, sp, #0x10
  4053d0:	stp	x19, x20, [sp, #32]
  4053d4:	stp	x21, x22, [sp, #48]
  4053d8:	stp	x23, x24, [sp, #64]
  4053dc:	stp	x25, x26, [sp, #80]
  4053e0:	stp	xzr, xzr, [sp, #152]
  4053e4:	stp	xzr, xzr, [sp, #168]
  4053e8:	stp	xzr, xzr, [sp, #184]
  4053ec:	str	xzr, [sp, #200]
  4053f0:	b.eq	405548 <ferror@plt+0x38e8>  // b.none
  4053f4:	str	w0, [sp, #152]
  4053f8:	mov	x23, x1
  4053fc:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  405400:	add	x20, x21, #0x250
  405404:	ldp	x0, x1, [sp, #152]
  405408:	mov	x24, x2
  40540c:	stp	x0, x1, [sp, #96]
  405410:	stp	xzr, xzr, [sp, #112]
  405414:	stp	xzr, xzr, [sp, #128]
  405418:	str	xzr, [sp, #144]
  40541c:	bl	401c30 <__errno_location@plt>
  405420:	ldr	w1, [x20, #8]
  405424:	mov	x22, x0
  405428:	ldr	x19, [x21, #592]
  40542c:	cmp	w1, #0x0
  405430:	ldr	w25, [x0]
  405434:	b.gt	405478 <ferror@plt+0x3818>
  405438:	add	x0, x20, #0x10
  40543c:	cmp	x19, x0
  405440:	b.eq	405528 <ferror@plt+0x38c8>  // b.none
  405444:	mov	x0, x19
  405448:	mov	x1, #0x10                  	// #16
  40544c:	bl	4081d8 <ferror@plt+0x6578>
  405450:	mov	x19, x0
  405454:	str	x0, [x21, #592]
  405458:	ldr	w0, [x20, #8]
  40545c:	mov	w21, #0x1                   	// #1
  405460:	mov	w1, #0x0                   	// #0
  405464:	sub	w2, w21, w0
  405468:	add	x0, x19, w0, sxtw #4
  40546c:	sbfiz	x2, x2, #4, #32
  405470:	bl	4019b0 <memset@plt>
  405474:	str	w21, [x20, #8]
  405478:	ldp	x20, x21, [x19]
  40547c:	add	x6, sp, #0x68
  405480:	ldp	x7, x0, [sp, #136]
  405484:	str	x0, [sp]
  405488:	ldp	w4, w26, [sp, #96]
  40548c:	mov	x3, x24
  405490:	mov	x2, x23
  405494:	mov	x1, x20
  405498:	orr	w26, w26, #0x1
  40549c:	mov	x0, x21
  4054a0:	mov	w5, w26
  4054a4:	bl	403448 <ferror@plt+0x17e8>
  4054a8:	cmp	x20, x0
  4054ac:	b.hi	405504 <ferror@plt+0x38a4>  // b.pmore
  4054b0:	add	x20, x0, #0x1
  4054b4:	str	x20, [x19]
  4054b8:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  4054bc:	add	x0, x0, #0x310
  4054c0:	cmp	x21, x0
  4054c4:	b.eq	4054d0 <ferror@plt+0x3870>  // b.none
  4054c8:	mov	x0, x21
  4054cc:	bl	401b00 <free@plt>
  4054d0:	mov	x0, x20
  4054d4:	bl	4081a8 <ferror@plt+0x6548>
  4054d8:	ldp	x7, x1, [sp, #136]
  4054dc:	str	x0, [x19, #8]
  4054e0:	ldr	w4, [sp, #96]
  4054e4:	mov	x21, x0
  4054e8:	str	x1, [sp]
  4054ec:	add	x6, sp, #0x68
  4054f0:	mov	w5, w26
  4054f4:	mov	x3, x24
  4054f8:	mov	x2, x23
  4054fc:	mov	x1, x20
  405500:	bl	403448 <ferror@plt+0x17e8>
  405504:	ldp	x29, x30, [sp, #16]
  405508:	mov	x0, x21
  40550c:	ldp	x19, x20, [sp, #32]
  405510:	ldp	x23, x24, [sp, #64]
  405514:	str	w25, [x22]
  405518:	ldp	x21, x22, [sp, #48]
  40551c:	ldp	x25, x26, [sp, #80]
  405520:	add	sp, sp, #0xd0
  405524:	ret
  405528:	mov	x1, #0x10                  	// #16
  40552c:	mov	x0, #0x0                   	// #0
  405530:	bl	4081d8 <ferror@plt+0x6578>
  405534:	mov	x19, x0
  405538:	str	x0, [x21, #592]
  40553c:	ldp	x0, x1, [x20, #16]
  405540:	stp	x0, x1, [x19]
  405544:	b	405458 <ferror@plt+0x37f8>
  405548:	bl	401a40 <abort@plt>
  40554c:	nop
  405550:	sub	sp, sp, #0xb0
  405554:	ubfx	x6, x2, #5, #3
  405558:	add	x5, sp, #0x80
  40555c:	and	w2, w2, #0x1f
  405560:	stp	x29, x30, [sp, #16]
  405564:	add	x29, sp, #0x10
  405568:	stp	x19, x20, [sp, #32]
  40556c:	adrp	x20, 41e000 <ferror@plt+0x1c3a0>
  405570:	add	x20, x20, #0x310
  405574:	stp	x21, x22, [sp, #48]
  405578:	mov	x22, x1
  40557c:	mov	x21, x0
  405580:	ldp	x8, x9, [x20, #256]
  405584:	stp	x8, x9, [sp, #120]
  405588:	ldp	x8, x9, [x20, #272]
  40558c:	stp	x8, x9, [sp, #136]
  405590:	ldp	x8, x9, [x20, #288]
  405594:	stp	x8, x9, [sp, #152]
  405598:	ldr	x3, [x20, #304]
  40559c:	str	x3, [sp, #168]
  4055a0:	stp	x23, x24, [sp, #64]
  4055a4:	adrp	x24, 41e000 <ferror@plt+0x1c3a0>
  4055a8:	ldr	w4, [x5, x6, lsl #2]
  4055ac:	stp	x25, x26, [sp, #80]
  4055b0:	add	x23, x24, #0x250
  4055b4:	lsr	w3, w4, w2
  4055b8:	mvn	w3, w3
  4055bc:	and	w3, w3, #0x1
  4055c0:	str	x27, [sp, #96]
  4055c4:	lsl	w3, w3, w2
  4055c8:	eor	w3, w3, w4
  4055cc:	str	w3, [x5, x6, lsl #2]
  4055d0:	bl	401c30 <__errno_location@plt>
  4055d4:	ldr	w26, [x0]
  4055d8:	ldr	w1, [x23, #8]
  4055dc:	mov	x25, x0
  4055e0:	ldr	x19, [x24, #592]
  4055e4:	cmp	w1, #0x0
  4055e8:	b.gt	40562c <ferror@plt+0x39cc>
  4055ec:	add	x0, x23, #0x10
  4055f0:	cmp	x19, x0
  4055f4:	b.eq	4056d8 <ferror@plt+0x3a78>  // b.none
  4055f8:	mov	x0, x19
  4055fc:	mov	x1, #0x10                  	// #16
  405600:	bl	4081d8 <ferror@plt+0x6578>
  405604:	mov	x19, x0
  405608:	str	x0, [x24, #592]
  40560c:	ldr	w0, [x23, #8]
  405610:	mov	w24, #0x1                   	// #1
  405614:	mov	w1, #0x0                   	// #0
  405618:	sub	w2, w24, w0
  40561c:	add	x0, x19, w0, sxtw #4
  405620:	sbfiz	x2, x2, #4, #32
  405624:	bl	4019b0 <memset@plt>
  405628:	str	w24, [x23, #8]
  40562c:	ldp	x23, x24, [x19]
  405630:	add	x6, sp, #0x80
  405634:	ldp	x7, x0, [sp, #160]
  405638:	str	x0, [sp]
  40563c:	ldp	w4, w27, [sp, #120]
  405640:	mov	x3, x22
  405644:	mov	x2, x21
  405648:	mov	x1, x23
  40564c:	orr	w27, w27, #0x1
  405650:	mov	x0, x24
  405654:	mov	w5, w27
  405658:	bl	403448 <ferror@plt+0x17e8>
  40565c:	cmp	x23, x0
  405660:	b.hi	4056b0 <ferror@plt+0x3a50>  // b.pmore
  405664:	add	x23, x0, #0x1
  405668:	str	x23, [x19]
  40566c:	cmp	x24, x20
  405670:	b.eq	40567c <ferror@plt+0x3a1c>  // b.none
  405674:	mov	x0, x24
  405678:	bl	401b00 <free@plt>
  40567c:	mov	x0, x23
  405680:	bl	4081a8 <ferror@plt+0x6548>
  405684:	ldp	x7, x1, [sp, #160]
  405688:	str	x0, [x19, #8]
  40568c:	ldr	w4, [sp, #120]
  405690:	mov	x24, x0
  405694:	str	x1, [sp]
  405698:	add	x6, sp, #0x80
  40569c:	mov	w5, w27
  4056a0:	mov	x3, x22
  4056a4:	mov	x2, x21
  4056a8:	mov	x1, x23
  4056ac:	bl	403448 <ferror@plt+0x17e8>
  4056b0:	mov	x0, x24
  4056b4:	ldp	x29, x30, [sp, #16]
  4056b8:	ldp	x19, x20, [sp, #32]
  4056bc:	ldp	x21, x22, [sp, #48]
  4056c0:	ldp	x23, x24, [sp, #64]
  4056c4:	ldr	x27, [sp, #96]
  4056c8:	str	w26, [x25]
  4056cc:	ldp	x25, x26, [sp, #80]
  4056d0:	add	sp, sp, #0xb0
  4056d4:	ret
  4056d8:	mov	x1, #0x10                  	// #16
  4056dc:	mov	x0, #0x0                   	// #0
  4056e0:	bl	4081d8 <ferror@plt+0x6578>
  4056e4:	mov	x19, x0
  4056e8:	str	x0, [x24, #592]
  4056ec:	ldp	x0, x1, [x23, #16]
  4056f0:	stp	x0, x1, [x19]
  4056f4:	b	40560c <ferror@plt+0x39ac>
  4056f8:	sub	sp, sp, #0xa0
  4056fc:	ubfx	x5, x1, #5, #3
  405700:	add	x4, sp, #0x70
  405704:	and	w1, w1, #0x1f
  405708:	stp	x29, x30, [sp, #16]
  40570c:	add	x29, sp, #0x10
  405710:	stp	x21, x22, [sp, #48]
  405714:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  405718:	add	x21, x21, #0x310
  40571c:	mov	x22, x0
  405720:	stp	x19, x20, [sp, #32]
  405724:	ldp	x6, x7, [x21, #256]
  405728:	stp	x6, x7, [sp, #104]
  40572c:	ldp	x6, x7, [x21, #272]
  405730:	stp	x6, x7, [sp, #120]
  405734:	ldp	x6, x7, [x21, #288]
  405738:	stp	x6, x7, [sp, #136]
  40573c:	ldr	x2, [x21, #304]
  405740:	str	x2, [sp, #152]
  405744:	stp	x23, x24, [sp, #64]
  405748:	adrp	x23, 41e000 <ferror@plt+0x1c3a0>
  40574c:	ldr	w0, [x4, x5, lsl #2]
  405750:	stp	x25, x26, [sp, #80]
  405754:	add	x20, x23, #0x250
  405758:	lsr	w2, w0, w1
  40575c:	mvn	w2, w2
  405760:	and	w2, w2, #0x1
  405764:	lsl	w2, w2, w1
  405768:	eor	w2, w2, w0
  40576c:	str	w2, [x4, x5, lsl #2]
  405770:	bl	401c30 <__errno_location@plt>
  405774:	ldr	w25, [x0]
  405778:	ldr	w1, [x20, #8]
  40577c:	mov	x24, x0
  405780:	ldr	x19, [x23, #592]
  405784:	cmp	w1, #0x0
  405788:	b.gt	4057cc <ferror@plt+0x3b6c>
  40578c:	add	x0, x20, #0x10
  405790:	cmp	x19, x0
  405794:	b.eq	405874 <ferror@plt+0x3c14>  // b.none
  405798:	mov	x0, x19
  40579c:	mov	x1, #0x10                  	// #16
  4057a0:	bl	4081d8 <ferror@plt+0x6578>
  4057a4:	mov	x19, x0
  4057a8:	str	x0, [x23, #592]
  4057ac:	ldr	w0, [x20, #8]
  4057b0:	mov	w23, #0x1                   	// #1
  4057b4:	mov	w1, #0x0                   	// #0
  4057b8:	sub	w2, w23, w0
  4057bc:	add	x0, x19, w0, sxtw #4
  4057c0:	sbfiz	x2, x2, #4, #32
  4057c4:	bl	4019b0 <memset@plt>
  4057c8:	str	w23, [x20, #8]
  4057cc:	ldp	x20, x23, [x19]
  4057d0:	add	x6, sp, #0x70
  4057d4:	ldp	x7, x0, [sp, #144]
  4057d8:	str	x0, [sp]
  4057dc:	ldp	w4, w26, [sp, #104]
  4057e0:	mov	x2, x22
  4057e4:	mov	x1, x20
  4057e8:	mov	x0, x23
  4057ec:	orr	w26, w26, #0x1
  4057f0:	mov	x3, #0xffffffffffffffff    	// #-1
  4057f4:	mov	w5, w26
  4057f8:	bl	403448 <ferror@plt+0x17e8>
  4057fc:	cmp	x20, x0
  405800:	b.hi	405850 <ferror@plt+0x3bf0>  // b.pmore
  405804:	add	x20, x0, #0x1
  405808:	str	x20, [x19]
  40580c:	cmp	x23, x21
  405810:	b.eq	40581c <ferror@plt+0x3bbc>  // b.none
  405814:	mov	x0, x23
  405818:	bl	401b00 <free@plt>
  40581c:	mov	x0, x20
  405820:	bl	4081a8 <ferror@plt+0x6548>
  405824:	ldp	x7, x1, [sp, #144]
  405828:	str	x0, [x19, #8]
  40582c:	ldr	w4, [sp, #104]
  405830:	mov	x23, x0
  405834:	str	x1, [sp]
  405838:	add	x6, sp, #0x70
  40583c:	mov	w5, w26
  405840:	mov	x2, x22
  405844:	mov	x1, x20
  405848:	mov	x3, #0xffffffffffffffff    	// #-1
  40584c:	bl	403448 <ferror@plt+0x17e8>
  405850:	ldp	x29, x30, [sp, #16]
  405854:	mov	x0, x23
  405858:	ldp	x19, x20, [sp, #32]
  40585c:	ldp	x21, x22, [sp, #48]
  405860:	str	w25, [x24]
  405864:	ldp	x23, x24, [sp, #64]
  405868:	ldp	x25, x26, [sp, #80]
  40586c:	add	sp, sp, #0xa0
  405870:	ret
  405874:	mov	x1, #0x10                  	// #16
  405878:	mov	x0, #0x0                   	// #0
  40587c:	bl	4081d8 <ferror@plt+0x6578>
  405880:	mov	x19, x0
  405884:	str	x0, [x23, #592]
  405888:	ldp	x0, x1, [x20, #16]
  40588c:	stp	x0, x1, [x19]
  405890:	b	4057ac <ferror@plt+0x3b4c>
  405894:	nop
  405898:	sub	sp, sp, #0xa0
  40589c:	stp	x29, x30, [sp, #16]
  4058a0:	add	x29, sp, #0x10
  4058a4:	stp	x23, x24, [sp, #64]
  4058a8:	adrp	x23, 41e000 <ferror@plt+0x1c3a0>
  4058ac:	add	x23, x23, #0x310
  4058b0:	stp	x21, x22, [sp, #48]
  4058b4:	mov	x22, x0
  4058b8:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  4058bc:	ldp	x4, x5, [x23, #256]
  4058c0:	stp	x4, x5, [sp, #104]
  4058c4:	ldr	w0, [sp, #116]
  4058c8:	ldp	x4, x5, [x23, #272]
  4058cc:	stp	x4, x5, [sp, #120]
  4058d0:	mvn	w1, w0, lsr #26
  4058d4:	ldp	x4, x5, [x23, #288]
  4058d8:	ubfiz	w1, w1, #26, #1
  4058dc:	ldr	x2, [x23, #304]
  4058e0:	eor	w1, w1, w0
  4058e4:	stp	x19, x20, [sp, #32]
  4058e8:	add	x20, x21, #0x250
  4058ec:	stp	x25, x26, [sp, #80]
  4058f0:	str	w1, [sp, #116]
  4058f4:	stp	x4, x5, [sp, #136]
  4058f8:	str	x2, [sp, #152]
  4058fc:	bl	401c30 <__errno_location@plt>
  405900:	ldr	w1, [x20, #8]
  405904:	mov	x24, x0
  405908:	ldr	x19, [x21, #592]
  40590c:	cmp	w1, #0x0
  405910:	ldr	w25, [x0]
  405914:	b.gt	405958 <ferror@plt+0x3cf8>
  405918:	add	x0, x20, #0x10
  40591c:	cmp	x19, x0
  405920:	b.eq	405a00 <ferror@plt+0x3da0>  // b.none
  405924:	mov	x0, x19
  405928:	mov	x1, #0x10                  	// #16
  40592c:	bl	4081d8 <ferror@plt+0x6578>
  405930:	mov	x19, x0
  405934:	str	x0, [x21, #592]
  405938:	ldr	w0, [x20, #8]
  40593c:	mov	w21, #0x1                   	// #1
  405940:	mov	w1, #0x0                   	// #0
  405944:	sub	w2, w21, w0
  405948:	add	x0, x19, w0, sxtw #4
  40594c:	sbfiz	x2, x2, #4, #32
  405950:	bl	4019b0 <memset@plt>
  405954:	str	w21, [x20, #8]
  405958:	ldp	x20, x21, [x19]
  40595c:	add	x6, sp, #0x70
  405960:	ldp	x7, x0, [sp, #144]
  405964:	str	x0, [sp]
  405968:	ldp	w4, w26, [sp, #104]
  40596c:	mov	x2, x22
  405970:	mov	x1, x20
  405974:	mov	x0, x21
  405978:	orr	w26, w26, #0x1
  40597c:	mov	x3, #0xffffffffffffffff    	// #-1
  405980:	mov	w5, w26
  405984:	bl	403448 <ferror@plt+0x17e8>
  405988:	cmp	x20, x0
  40598c:	b.hi	4059dc <ferror@plt+0x3d7c>  // b.pmore
  405990:	add	x20, x0, #0x1
  405994:	str	x20, [x19]
  405998:	cmp	x21, x23
  40599c:	b.eq	4059a8 <ferror@plt+0x3d48>  // b.none
  4059a0:	mov	x0, x21
  4059a4:	bl	401b00 <free@plt>
  4059a8:	mov	x0, x20
  4059ac:	bl	4081a8 <ferror@plt+0x6548>
  4059b0:	ldp	x7, x1, [sp, #144]
  4059b4:	str	x0, [x19, #8]
  4059b8:	ldr	w4, [sp, #104]
  4059bc:	mov	x21, x0
  4059c0:	str	x1, [sp]
  4059c4:	add	x6, sp, #0x70
  4059c8:	mov	w5, w26
  4059cc:	mov	x2, x22
  4059d0:	mov	x1, x20
  4059d4:	mov	x3, #0xffffffffffffffff    	// #-1
  4059d8:	bl	403448 <ferror@plt+0x17e8>
  4059dc:	mov	x0, x21
  4059e0:	ldp	x29, x30, [sp, #16]
  4059e4:	ldp	x19, x20, [sp, #32]
  4059e8:	ldp	x21, x22, [sp, #48]
  4059ec:	str	w25, [x24]
  4059f0:	ldp	x23, x24, [sp, #64]
  4059f4:	ldp	x25, x26, [sp, #80]
  4059f8:	add	sp, sp, #0xa0
  4059fc:	ret
  405a00:	mov	x1, #0x10                  	// #16
  405a04:	mov	x0, #0x0                   	// #0
  405a08:	bl	4081d8 <ferror@plt+0x6578>
  405a0c:	mov	x19, x0
  405a10:	str	x0, [x21, #592]
  405a14:	ldp	x0, x1, [x20, #16]
  405a18:	stp	x0, x1, [x19]
  405a1c:	b	405938 <ferror@plt+0x3cd8>
  405a20:	sub	sp, sp, #0xb0
  405a24:	stp	x29, x30, [sp, #16]
  405a28:	add	x29, sp, #0x10
  405a2c:	stp	x21, x22, [sp, #48]
  405a30:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  405a34:	add	x21, x21, #0x310
  405a38:	mov	x22, x0
  405a3c:	stp	x19, x20, [sp, #32]
  405a40:	ldp	x4, x5, [x21, #256]
  405a44:	stp	x4, x5, [sp, #120]
  405a48:	ldr	w4, [sp, #132]
  405a4c:	ldp	x6, x7, [x21, #272]
  405a50:	stp	x6, x7, [sp, #136]
  405a54:	mvn	w2, w4, lsr #26
  405a58:	ldp	x6, x7, [x21, #288]
  405a5c:	ubfiz	w2, w2, #26, #1
  405a60:	ldr	x0, [x21, #304]
  405a64:	eor	w2, w2, w4
  405a68:	stp	x23, x24, [sp, #64]
  405a6c:	adrp	x24, 41e000 <ferror@plt+0x1c3a0>
  405a70:	add	x20, x24, #0x250
  405a74:	mov	x23, x1
  405a78:	stp	x25, x26, [sp, #80]
  405a7c:	str	x27, [sp, #96]
  405a80:	str	w2, [sp, #132]
  405a84:	stp	x6, x7, [sp, #152]
  405a88:	str	x0, [sp, #168]
  405a8c:	bl	401c30 <__errno_location@plt>
  405a90:	ldr	w1, [x20, #8]
  405a94:	mov	x25, x0
  405a98:	ldr	x19, [x24, #592]
  405a9c:	cmp	w1, #0x0
  405aa0:	ldr	w26, [x0]
  405aa4:	b.gt	405ae8 <ferror@plt+0x3e88>
  405aa8:	add	x0, x20, #0x10
  405aac:	cmp	x19, x0
  405ab0:	b.eq	405b94 <ferror@plt+0x3f34>  // b.none
  405ab4:	mov	x0, x19
  405ab8:	mov	x1, #0x10                  	// #16
  405abc:	bl	4081d8 <ferror@plt+0x6578>
  405ac0:	mov	x19, x0
  405ac4:	str	x0, [x24, #592]
  405ac8:	ldr	w0, [x20, #8]
  405acc:	mov	w24, #0x1                   	// #1
  405ad0:	mov	w1, #0x0                   	// #0
  405ad4:	sub	w2, w24, w0
  405ad8:	add	x0, x19, w0, sxtw #4
  405adc:	sbfiz	x2, x2, #4, #32
  405ae0:	bl	4019b0 <memset@plt>
  405ae4:	str	w24, [x20, #8]
  405ae8:	ldp	x20, x24, [x19]
  405aec:	add	x6, sp, #0x80
  405af0:	ldp	x7, x0, [sp, #160]
  405af4:	str	x0, [sp]
  405af8:	ldp	w4, w27, [sp, #120]
  405afc:	mov	x3, x23
  405b00:	mov	x2, x22
  405b04:	mov	x1, x20
  405b08:	orr	w27, w27, #0x1
  405b0c:	mov	x0, x24
  405b10:	mov	w5, w27
  405b14:	bl	403448 <ferror@plt+0x17e8>
  405b18:	cmp	x20, x0
  405b1c:	b.hi	405b6c <ferror@plt+0x3f0c>  // b.pmore
  405b20:	add	x20, x0, #0x1
  405b24:	str	x20, [x19]
  405b28:	cmp	x24, x21
  405b2c:	b.eq	405b38 <ferror@plt+0x3ed8>  // b.none
  405b30:	mov	x0, x24
  405b34:	bl	401b00 <free@plt>
  405b38:	mov	x0, x20
  405b3c:	bl	4081a8 <ferror@plt+0x6548>
  405b40:	ldp	x7, x1, [sp, #160]
  405b44:	str	x0, [x19, #8]
  405b48:	ldr	w4, [sp, #120]
  405b4c:	mov	x24, x0
  405b50:	str	x1, [sp]
  405b54:	add	x6, sp, #0x80
  405b58:	mov	w5, w27
  405b5c:	mov	x3, x23
  405b60:	mov	x2, x22
  405b64:	mov	x1, x20
  405b68:	bl	403448 <ferror@plt+0x17e8>
  405b6c:	mov	x0, x24
  405b70:	ldp	x29, x30, [sp, #16]
  405b74:	ldp	x19, x20, [sp, #32]
  405b78:	ldp	x21, x22, [sp, #48]
  405b7c:	ldp	x23, x24, [sp, #64]
  405b80:	ldr	x27, [sp, #96]
  405b84:	str	w26, [x25]
  405b88:	ldp	x25, x26, [sp, #80]
  405b8c:	add	sp, sp, #0xb0
  405b90:	ret
  405b94:	mov	x1, #0x10                  	// #16
  405b98:	mov	x0, #0x0                   	// #0
  405b9c:	bl	4081d8 <ferror@plt+0x6578>
  405ba0:	mov	x19, x0
  405ba4:	str	x0, [x24, #592]
  405ba8:	ldp	x0, x1, [x20, #16]
  405bac:	stp	x0, x1, [x19]
  405bb0:	b	405ac8 <ferror@plt+0x3e68>
  405bb4:	nop
  405bb8:	stp	x29, x30, [sp, #-128]!
  405bbc:	cmp	w1, #0xa
  405bc0:	mov	x29, sp
  405bc4:	stp	xzr, xzr, [sp, #16]
  405bc8:	stp	xzr, xzr, [sp, #32]
  405bcc:	stp	xzr, xzr, [sp, #48]
  405bd0:	str	xzr, [sp, #64]
  405bd4:	b.eq	405c00 <ferror@plt+0x3fa0>  // b.none
  405bd8:	mov	w4, w1
  405bdc:	mov	w5, #0x4000000             	// #67108864
  405be0:	mov	x1, x2
  405be4:	add	x3, sp, #0x10
  405be8:	mov	x2, #0xffffffffffffffff    	// #-1
  405bec:	str	w4, [sp, #16]
  405bf0:	str	w5, [sp, #28]
  405bf4:	bl	4045e8 <ferror@plt+0x2988>
  405bf8:	ldp	x29, x30, [sp], #128
  405bfc:	ret
  405c00:	bl	401a40 <abort@plt>
  405c04:	nop
  405c08:	adrp	x4, 41e000 <ferror@plt+0x1c3a0>
  405c0c:	add	x4, x4, #0x310
  405c10:	stp	x29, x30, [sp, #-80]!
  405c14:	mov	x5, x1
  405c18:	mov	w1, #0xa                   	// #10
  405c1c:	mov	x29, sp
  405c20:	ldp	x8, x9, [x4, #256]
  405c24:	stp	x8, x9, [sp, #24]
  405c28:	cmp	x5, #0x0
  405c2c:	str	w1, [sp, #24]
  405c30:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405c34:	ldp	x10, x11, [x4, #272]
  405c38:	stp	x10, x11, [sp, #40]
  405c3c:	ldp	x8, x9, [x4, #288]
  405c40:	stp	x8, x9, [sp, #56]
  405c44:	ldr	x1, [x4, #304]
  405c48:	str	x1, [sp, #72]
  405c4c:	b.eq	405c70 <ferror@plt+0x4010>  // b.none
  405c50:	mov	x4, x2
  405c54:	mov	x1, x3
  405c58:	mov	x2, #0xffffffffffffffff    	// #-1
  405c5c:	add	x3, sp, #0x18
  405c60:	stp	x5, x4, [sp, #64]
  405c64:	bl	4045e8 <ferror@plt+0x2988>
  405c68:	ldp	x29, x30, [sp], #80
  405c6c:	ret
  405c70:	bl	401a40 <abort@plt>
  405c74:	nop
  405c78:	adrp	x5, 41e000 <ferror@plt+0x1c3a0>
  405c7c:	add	x5, x5, #0x310
  405c80:	stp	x29, x30, [sp, #-80]!
  405c84:	mov	x6, x1
  405c88:	mov	w1, #0xa                   	// #10
  405c8c:	mov	x29, sp
  405c90:	ldp	x8, x9, [x5, #256]
  405c94:	stp	x8, x9, [sp, #24]
  405c98:	cmp	x6, #0x0
  405c9c:	str	w1, [sp, #24]
  405ca0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405ca4:	ldp	x10, x11, [x5, #272]
  405ca8:	stp	x10, x11, [sp, #40]
  405cac:	ldp	x8, x9, [x5, #288]
  405cb0:	stp	x8, x9, [sp, #56]
  405cb4:	ldr	x1, [x5, #304]
  405cb8:	str	x1, [sp, #72]
  405cbc:	b.eq	405ce0 <ferror@plt+0x4080>  // b.none
  405cc0:	mov	x5, x2
  405cc4:	mov	x1, x3
  405cc8:	mov	x2, x4
  405ccc:	add	x3, sp, #0x18
  405cd0:	stp	x6, x5, [sp, #64]
  405cd4:	bl	4045e8 <ferror@plt+0x2988>
  405cd8:	ldp	x29, x30, [sp], #80
  405cdc:	ret
  405ce0:	bl	401a40 <abort@plt>
  405ce4:	nop
  405ce8:	sub	sp, sp, #0xb0
  405cec:	cmp	x0, #0x0
  405cf0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405cf4:	stp	x29, x30, [sp, #16]
  405cf8:	add	x29, sp, #0x10
  405cfc:	stp	x21, x22, [sp, #48]
  405d00:	adrp	x22, 41e000 <ferror@plt+0x1c3a0>
  405d04:	add	x22, x22, #0x310
  405d08:	mov	x21, x0
  405d0c:	stp	x19, x20, [sp, #32]
  405d10:	mov	w19, #0xa                   	// #10
  405d14:	ldp	x4, x5, [x22, #256]
  405d18:	stp	x4, x5, [sp, #120]
  405d1c:	ldp	x4, x5, [x22, #272]
  405d20:	stp	x23, x24, [sp, #64]
  405d24:	ldp	x6, x7, [x22, #288]
  405d28:	stp	x25, x26, [sp, #80]
  405d2c:	ldr	x0, [x22, #304]
  405d30:	str	x27, [sp, #96]
  405d34:	str	w19, [sp, #120]
  405d38:	stp	x4, x5, [sp, #136]
  405d3c:	stp	x6, x7, [sp, #152]
  405d40:	str	x0, [sp, #168]
  405d44:	b.eq	405e94 <ferror@plt+0x4234>  // b.none
  405d48:	adrp	x27, 41e000 <ferror@plt+0x1c3a0>
  405d4c:	add	x26, x27, #0x250
  405d50:	mov	x20, x1
  405d54:	mov	x24, x2
  405d58:	stp	x21, x1, [sp, #160]
  405d5c:	bl	401c30 <__errno_location@plt>
  405d60:	ldr	w1, [x26, #8]
  405d64:	mov	w4, w19
  405d68:	ldr	w25, [x0]
  405d6c:	ldr	x19, [x27, #592]
  405d70:	mov	x23, x0
  405d74:	cmp	w1, #0x0
  405d78:	b.gt	405dc8 <ferror@plt+0x4168>
  405d7c:	add	x0, x26, #0x10
  405d80:	cmp	x19, x0
  405d84:	b.eq	405e74 <ferror@plt+0x4214>  // b.none
  405d88:	mov	x0, x19
  405d8c:	mov	x1, #0x10                  	// #16
  405d90:	bl	4081d8 <ferror@plt+0x6578>
  405d94:	mov	x19, x0
  405d98:	str	x0, [x27, #592]
  405d9c:	ldr	w0, [x26, #8]
  405da0:	mov	w20, #0x1                   	// #1
  405da4:	mov	w1, #0x0                   	// #0
  405da8:	sub	w2, w20, w0
  405dac:	add	x0, x19, w0, sxtw #4
  405db0:	sbfiz	x2, x2, #4, #32
  405db4:	bl	4019b0 <memset@plt>
  405db8:	ldr	w4, [sp, #120]
  405dbc:	str	w20, [x26, #8]
  405dc0:	ldr	x21, [sp, #160]
  405dc4:	ldr	x20, [sp, #168]
  405dc8:	mov	x7, x21
  405dcc:	ldp	x27, x21, [x19]
  405dd0:	str	x20, [sp]
  405dd4:	ldr	w26, [sp, #124]
  405dd8:	add	x6, sp, #0x80
  405ddc:	mov	x2, x24
  405de0:	mov	x3, #0xffffffffffffffff    	// #-1
  405de4:	orr	w26, w26, #0x1
  405de8:	mov	w5, w26
  405dec:	mov	x1, x27
  405df0:	mov	x0, x21
  405df4:	bl	403448 <ferror@plt+0x17e8>
  405df8:	cmp	x27, x0
  405dfc:	b.hi	405e4c <ferror@plt+0x41ec>  // b.pmore
  405e00:	add	x20, x0, #0x1
  405e04:	str	x20, [x19]
  405e08:	cmp	x21, x22
  405e0c:	b.eq	405e18 <ferror@plt+0x41b8>  // b.none
  405e10:	mov	x0, x21
  405e14:	bl	401b00 <free@plt>
  405e18:	mov	x0, x20
  405e1c:	bl	4081a8 <ferror@plt+0x6548>
  405e20:	ldp	x7, x1, [sp, #160]
  405e24:	str	x0, [x19, #8]
  405e28:	ldr	w4, [sp, #120]
  405e2c:	mov	x21, x0
  405e30:	str	x1, [sp]
  405e34:	add	x6, sp, #0x80
  405e38:	mov	w5, w26
  405e3c:	mov	x2, x24
  405e40:	mov	x1, x20
  405e44:	mov	x3, #0xffffffffffffffff    	// #-1
  405e48:	bl	403448 <ferror@plt+0x17e8>
  405e4c:	mov	x0, x21
  405e50:	ldp	x29, x30, [sp, #16]
  405e54:	ldp	x19, x20, [sp, #32]
  405e58:	ldp	x21, x22, [sp, #48]
  405e5c:	ldr	x27, [sp, #96]
  405e60:	str	w25, [x23]
  405e64:	ldp	x23, x24, [sp, #64]
  405e68:	ldp	x25, x26, [sp, #80]
  405e6c:	add	sp, sp, #0xb0
  405e70:	ret
  405e74:	mov	x1, #0x10                  	// #16
  405e78:	mov	x0, #0x0                   	// #0
  405e7c:	bl	4081d8 <ferror@plt+0x6578>
  405e80:	mov	x19, x0
  405e84:	str	x0, [x27, #592]
  405e88:	ldp	x0, x1, [x26, #16]
  405e8c:	stp	x0, x1, [x19]
  405e90:	b	405d9c <ferror@plt+0x413c>
  405e94:	bl	401a40 <abort@plt>
  405e98:	sub	sp, sp, #0xb0
  405e9c:	cmp	x0, #0x0
  405ea0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405ea4:	stp	x29, x30, [sp, #16]
  405ea8:	add	x29, sp, #0x10
  405eac:	stp	x21, x22, [sp, #48]
  405eb0:	adrp	x22, 41e000 <ferror@plt+0x1c3a0>
  405eb4:	add	x22, x22, #0x310
  405eb8:	mov	x21, x0
  405ebc:	stp	x19, x20, [sp, #32]
  405ec0:	mov	w19, #0xa                   	// #10
  405ec4:	ldp	x6, x7, [x22, #256]
  405ec8:	stp	x6, x7, [sp, #120]
  405ecc:	add	x4, x22, #0x100
  405ed0:	ldp	x6, x7, [x4, #16]
  405ed4:	stp	x23, x24, [sp, #64]
  405ed8:	ldp	x8, x9, [x4, #32]
  405edc:	stp	x25, x26, [sp, #80]
  405ee0:	ldr	x0, [x4, #48]
  405ee4:	stp	x27, x28, [sp, #96]
  405ee8:	str	w19, [sp, #120]
  405eec:	stp	x6, x7, [sp, #136]
  405ef0:	stp	x8, x9, [sp, #152]
  405ef4:	str	x0, [sp, #168]
  405ef8:	b.eq	40604c <ferror@plt+0x43ec>  // b.none
  405efc:	adrp	x28, 41e000 <ferror@plt+0x1c3a0>
  405f00:	add	x27, x28, #0x250
  405f04:	mov	x20, x1
  405f08:	mov	x24, x2
  405f0c:	mov	x25, x3
  405f10:	stp	x21, x1, [sp, #160]
  405f14:	bl	401c30 <__errno_location@plt>
  405f18:	ldr	w1, [x27, #8]
  405f1c:	mov	w4, w19
  405f20:	ldr	w26, [x0]
  405f24:	mov	x23, x0
  405f28:	ldr	x19, [x28, #592]
  405f2c:	cmp	w1, #0x0
  405f30:	b.gt	405f80 <ferror@plt+0x4320>
  405f34:	add	x0, x27, #0x10
  405f38:	cmp	x19, x0
  405f3c:	b.eq	40602c <ferror@plt+0x43cc>  // b.none
  405f40:	mov	x0, x19
  405f44:	mov	x1, #0x10                  	// #16
  405f48:	bl	4081d8 <ferror@plt+0x6578>
  405f4c:	mov	x19, x0
  405f50:	str	x0, [x28, #592]
  405f54:	ldr	w0, [x27, #8]
  405f58:	mov	w20, #0x1                   	// #1
  405f5c:	mov	w1, #0x0                   	// #0
  405f60:	sub	w2, w20, w0
  405f64:	add	x0, x19, w0, sxtw #4
  405f68:	sbfiz	x2, x2, #4, #32
  405f6c:	bl	4019b0 <memset@plt>
  405f70:	ldr	w4, [sp, #120]
  405f74:	str	w20, [x27, #8]
  405f78:	ldr	x21, [sp, #160]
  405f7c:	ldr	x20, [sp, #168]
  405f80:	mov	x7, x21
  405f84:	ldp	x28, x21, [x19]
  405f88:	str	x20, [sp]
  405f8c:	ldr	w27, [sp, #124]
  405f90:	add	x6, sp, #0x80
  405f94:	mov	x3, x25
  405f98:	mov	x2, x24
  405f9c:	orr	w27, w27, #0x1
  405fa0:	mov	w5, w27
  405fa4:	mov	x1, x28
  405fa8:	mov	x0, x21
  405fac:	bl	403448 <ferror@plt+0x17e8>
  405fb0:	cmp	x28, x0
  405fb4:	b.hi	406004 <ferror@plt+0x43a4>  // b.pmore
  405fb8:	add	x20, x0, #0x1
  405fbc:	str	x20, [x19]
  405fc0:	cmp	x21, x22
  405fc4:	b.eq	405fd0 <ferror@plt+0x4370>  // b.none
  405fc8:	mov	x0, x21
  405fcc:	bl	401b00 <free@plt>
  405fd0:	mov	x0, x20
  405fd4:	bl	4081a8 <ferror@plt+0x6548>
  405fd8:	ldp	x7, x1, [sp, #160]
  405fdc:	str	x0, [x19, #8]
  405fe0:	ldr	w4, [sp, #120]
  405fe4:	mov	x21, x0
  405fe8:	str	x1, [sp]
  405fec:	add	x6, sp, #0x80
  405ff0:	mov	w5, w27
  405ff4:	mov	x3, x25
  405ff8:	mov	x2, x24
  405ffc:	mov	x1, x20
  406000:	bl	403448 <ferror@plt+0x17e8>
  406004:	mov	x0, x21
  406008:	ldp	x29, x30, [sp, #16]
  40600c:	ldp	x19, x20, [sp, #32]
  406010:	ldp	x21, x22, [sp, #48]
  406014:	ldp	x27, x28, [sp, #96]
  406018:	str	w26, [x23]
  40601c:	ldp	x23, x24, [sp, #64]
  406020:	ldp	x25, x26, [sp, #80]
  406024:	add	sp, sp, #0xb0
  406028:	ret
  40602c:	mov	x1, #0x10                  	// #16
  406030:	mov	x0, #0x0                   	// #0
  406034:	bl	4081d8 <ferror@plt+0x6578>
  406038:	mov	x19, x0
  40603c:	str	x0, [x28, #592]
  406040:	ldp	x0, x1, [x27, #16]
  406044:	stp	x0, x1, [x19]
  406048:	b	405f54 <ferror@plt+0x42f4>
  40604c:	bl	401a40 <abort@plt>
  406050:	sub	sp, sp, #0x80
  406054:	stp	x29, x30, [sp, #16]
  406058:	add	x29, sp, #0x10
  40605c:	stp	x19, x20, [sp, #32]
  406060:	mov	w19, w0
  406064:	stp	x21, x22, [sp, #48]
  406068:	stp	x23, x24, [sp, #64]
  40606c:	mov	x23, x1
  406070:	mov	x24, x2
  406074:	stp	x25, x26, [sp, #80]
  406078:	adrp	x26, 41e000 <ferror@plt+0x1c3a0>
  40607c:	stp	x27, x28, [sp, #96]
  406080:	bl	401c30 <__errno_location@plt>
  406084:	mov	x22, x0
  406088:	ldr	w0, [x0]
  40608c:	str	w0, [sp, #124]
  406090:	ldr	x21, [x26, #592]
  406094:	tbnz	w19, #31, 4061d8 <ferror@plt+0x4578>
  406098:	add	x20, x26, #0x250
  40609c:	ldr	w0, [x20, #8]
  4060a0:	cmp	w19, w0
  4060a4:	b.lt	4060f4 <ferror@plt+0x4494>  // b.tstop
  4060a8:	mov	w0, #0x7fffffff            	// #2147483647
  4060ac:	cmp	w19, w0
  4060b0:	b.eq	4061d4 <ferror@plt+0x4574>  // b.none
  4060b4:	add	w27, w19, #0x1
  4060b8:	add	x0, x20, #0x10
  4060bc:	cmp	x21, x0
  4060c0:	sbfiz	x1, x27, #4, #32
  4060c4:	b.eq	4061b8 <ferror@plt+0x4558>  // b.none
  4060c8:	mov	x0, x21
  4060cc:	bl	4081d8 <ferror@plt+0x6578>
  4060d0:	mov	x21, x0
  4060d4:	str	x0, [x26, #592]
  4060d8:	ldr	w0, [x20, #8]
  4060dc:	mov	w1, #0x0                   	// #0
  4060e0:	sub	w2, w27, w0
  4060e4:	add	x0, x21, w0, sxtw #4
  4060e8:	sbfiz	x2, x2, #4, #32
  4060ec:	bl	4019b0 <memset@plt>
  4060f0:	str	w27, [x20, #8]
  4060f4:	sbfiz	x19, x19, #4, #32
  4060f8:	add	x6, x20, #0x28
  4060fc:	add	x26, x21, x19
  406100:	mov	x3, x24
  406104:	ldp	x7, x0, [x20, #72]
  406108:	mov	x2, x23
  40610c:	ldp	w4, w5, [x20, #32]
  406110:	ldr	x27, [x21, x19]
  406114:	orr	w25, w5, #0x1
  406118:	ldr	x28, [x26, #8]
  40611c:	str	x0, [sp]
  406120:	mov	x1, x27
  406124:	mov	w5, w25
  406128:	mov	x0, x28
  40612c:	bl	403448 <ferror@plt+0x17e8>
  406130:	cmp	x27, x0
  406134:	b.hi	40618c <ferror@plt+0x452c>  // b.pmore
  406138:	add	x27, x0, #0x1
  40613c:	str	x27, [x21, x19]
  406140:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  406144:	add	x0, x0, #0x310
  406148:	cmp	x28, x0
  40614c:	b.eq	406158 <ferror@plt+0x44f8>  // b.none
  406150:	mov	x0, x28
  406154:	bl	401b00 <free@plt>
  406158:	mov	x0, x27
  40615c:	bl	4081a8 <ferror@plt+0x6548>
  406160:	ldp	x7, x1, [x20, #72]
  406164:	str	x0, [x26, #8]
  406168:	ldr	w4, [x20, #32]
  40616c:	mov	x28, x0
  406170:	str	x1, [sp]
  406174:	mov	w5, w25
  406178:	mov	x3, x24
  40617c:	mov	x2, x23
  406180:	add	x6, x20, #0x28
  406184:	mov	x1, x27
  406188:	bl	403448 <ferror@plt+0x17e8>
  40618c:	ldr	w0, [sp, #124]
  406190:	ldp	x29, x30, [sp, #16]
  406194:	ldp	x19, x20, [sp, #32]
  406198:	ldp	x23, x24, [sp, #64]
  40619c:	ldp	x25, x26, [sp, #80]
  4061a0:	str	w0, [x22]
  4061a4:	mov	x0, x28
  4061a8:	ldp	x21, x22, [sp, #48]
  4061ac:	ldp	x27, x28, [sp, #96]
  4061b0:	add	sp, sp, #0x80
  4061b4:	ret
  4061b8:	mov	x0, #0x0                   	// #0
  4061bc:	bl	4081d8 <ferror@plt+0x6578>
  4061c0:	mov	x21, x0
  4061c4:	str	x0, [x26, #592]
  4061c8:	ldp	x0, x1, [x20, #16]
  4061cc:	stp	x0, x1, [x21]
  4061d0:	b	4060d8 <ferror@plt+0x4478>
  4061d4:	bl	408370 <ferror@plt+0x6710>
  4061d8:	bl	401a40 <abort@plt>
  4061dc:	nop
  4061e0:	sub	sp, sp, #0x70
  4061e4:	stp	x29, x30, [sp, #16]
  4061e8:	add	x29, sp, #0x10
  4061ec:	stp	x19, x20, [sp, #32]
  4061f0:	stp	x21, x22, [sp, #48]
  4061f4:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  4061f8:	add	x19, x21, #0x250
  4061fc:	stp	x23, x24, [sp, #64]
  406200:	mov	x24, x0
  406204:	stp	x25, x26, [sp, #80]
  406208:	mov	x25, x1
  40620c:	str	x27, [sp, #96]
  406210:	bl	401c30 <__errno_location@plt>
  406214:	mov	x23, x0
  406218:	ldr	w0, [x19, #8]
  40621c:	ldr	x20, [x21, #592]
  406220:	cmp	w0, #0x0
  406224:	ldr	w26, [x23]
  406228:	b.gt	40626c <ferror@plt+0x460c>
  40622c:	add	x0, x19, #0x10
  406230:	cmp	x20, x0
  406234:	b.eq	406320 <ferror@plt+0x46c0>  // b.none
  406238:	mov	x0, x20
  40623c:	mov	x1, #0x10                  	// #16
  406240:	bl	4081d8 <ferror@plt+0x6578>
  406244:	mov	x20, x0
  406248:	str	x0, [x21, #592]
  40624c:	ldr	w0, [x19, #8]
  406250:	mov	w21, #0x1                   	// #1
  406254:	mov	w1, #0x0                   	// #0
  406258:	sub	w2, w21, w0
  40625c:	add	x0, x20, w0, sxtw #4
  406260:	sbfiz	x2, x2, #4, #32
  406264:	bl	4019b0 <memset@plt>
  406268:	str	w21, [x19, #8]
  40626c:	ldp	x21, x22, [x20]
  406270:	add	x6, x19, #0x28
  406274:	ldp	x7, x0, [x19, #72]
  406278:	str	x0, [sp]
  40627c:	ldp	w4, w27, [x19, #32]
  406280:	mov	x3, x25
  406284:	mov	x2, x24
  406288:	mov	x1, x21
  40628c:	orr	w27, w27, #0x1
  406290:	mov	x0, x22
  406294:	mov	w5, w27
  406298:	bl	403448 <ferror@plt+0x17e8>
  40629c:	cmp	x21, x0
  4062a0:	b.hi	4062f8 <ferror@plt+0x4698>  // b.pmore
  4062a4:	add	x21, x0, #0x1
  4062a8:	str	x21, [x20]
  4062ac:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  4062b0:	add	x0, x0, #0x310
  4062b4:	cmp	x22, x0
  4062b8:	b.eq	4062c4 <ferror@plt+0x4664>  // b.none
  4062bc:	mov	x0, x22
  4062c0:	bl	401b00 <free@plt>
  4062c4:	mov	x0, x21
  4062c8:	bl	4081a8 <ferror@plt+0x6548>
  4062cc:	ldp	x7, x1, [x19, #72]
  4062d0:	str	x0, [x20, #8]
  4062d4:	ldr	w4, [x19, #32]
  4062d8:	mov	x22, x0
  4062dc:	str	x1, [sp]
  4062e0:	mov	w5, w27
  4062e4:	mov	x3, x25
  4062e8:	mov	x2, x24
  4062ec:	add	x6, x19, #0x28
  4062f0:	mov	x1, x21
  4062f4:	bl	403448 <ferror@plt+0x17e8>
  4062f8:	mov	x0, x22
  4062fc:	ldp	x29, x30, [sp, #16]
  406300:	ldp	x19, x20, [sp, #32]
  406304:	ldp	x21, x22, [sp, #48]
  406308:	ldr	x27, [sp, #96]
  40630c:	str	w26, [x23]
  406310:	ldp	x23, x24, [sp, #64]
  406314:	ldp	x25, x26, [sp, #80]
  406318:	add	sp, sp, #0x70
  40631c:	ret
  406320:	mov	x1, #0x10                  	// #16
  406324:	mov	x0, #0x0                   	// #0
  406328:	bl	4081d8 <ferror@plt+0x6578>
  40632c:	mov	x20, x0
  406330:	str	x0, [x21, #592]
  406334:	ldp	x0, x1, [x19, #16]
  406338:	stp	x0, x1, [x20]
  40633c:	b	40624c <ferror@plt+0x45ec>
  406340:	sub	sp, sp, #0x70
  406344:	stp	x29, x30, [sp, #16]
  406348:	add	x29, sp, #0x10
  40634c:	stp	x21, x22, [sp, #48]
  406350:	adrp	x22, 41e000 <ferror@plt+0x1c3a0>
  406354:	stp	x19, x20, [sp, #32]
  406358:	mov	w19, w0
  40635c:	stp	x23, x24, [sp, #64]
  406360:	mov	x24, x1
  406364:	stp	x25, x26, [sp, #80]
  406368:	stp	x27, x28, [sp, #96]
  40636c:	bl	401c30 <__errno_location@plt>
  406370:	ldr	w25, [x0]
  406374:	ldr	x21, [x22, #592]
  406378:	tbnz	w19, #31, 4064bc <ferror@plt+0x485c>
  40637c:	add	x20, x22, #0x250
  406380:	mov	x23, x0
  406384:	ldr	w0, [x20, #8]
  406388:	cmp	w19, w0
  40638c:	b.lt	4063dc <ferror@plt+0x477c>  // b.tstop
  406390:	mov	w0, #0x7fffffff            	// #2147483647
  406394:	cmp	w19, w0
  406398:	b.eq	4064b8 <ferror@plt+0x4858>  // b.none
  40639c:	add	w26, w19, #0x1
  4063a0:	add	x0, x20, #0x10
  4063a4:	cmp	x21, x0
  4063a8:	sbfiz	x1, x26, #4, #32
  4063ac:	b.eq	40649c <ferror@plt+0x483c>  // b.none
  4063b0:	mov	x0, x21
  4063b4:	bl	4081d8 <ferror@plt+0x6578>
  4063b8:	mov	x21, x0
  4063bc:	str	x0, [x22, #592]
  4063c0:	ldr	w0, [x20, #8]
  4063c4:	mov	w1, #0x0                   	// #0
  4063c8:	sub	w2, w26, w0
  4063cc:	add	x0, x21, w0, sxtw #4
  4063d0:	sbfiz	x2, x2, #4, #32
  4063d4:	bl	4019b0 <memset@plt>
  4063d8:	str	w26, [x20, #8]
  4063dc:	sbfiz	x19, x19, #4, #32
  4063e0:	add	x6, x20, #0x28
  4063e4:	add	x26, x21, x19
  4063e8:	mov	x2, x24
  4063ec:	ldp	x7, x0, [x20, #72]
  4063f0:	mov	x3, #0xffffffffffffffff    	// #-1
  4063f4:	ldp	w4, w28, [x20, #32]
  4063f8:	ldr	x22, [x21, x19]
  4063fc:	orr	w28, w28, #0x1
  406400:	ldr	x27, [x26, #8]
  406404:	str	x0, [sp]
  406408:	mov	x1, x22
  40640c:	mov	w5, w28
  406410:	mov	x0, x27
  406414:	bl	403448 <ferror@plt+0x17e8>
  406418:	cmp	x22, x0
  40641c:	b.hi	406474 <ferror@plt+0x4814>  // b.pmore
  406420:	add	x22, x0, #0x1
  406424:	str	x22, [x21, x19]
  406428:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  40642c:	add	x0, x0, #0x310
  406430:	cmp	x27, x0
  406434:	b.eq	406440 <ferror@plt+0x47e0>  // b.none
  406438:	mov	x0, x27
  40643c:	bl	401b00 <free@plt>
  406440:	mov	x0, x22
  406444:	bl	4081a8 <ferror@plt+0x6548>
  406448:	ldp	x7, x1, [x20, #72]
  40644c:	str	x0, [x26, #8]
  406450:	ldr	w4, [x20, #32]
  406454:	mov	x27, x0
  406458:	str	x1, [sp]
  40645c:	mov	w5, w28
  406460:	mov	x2, x24
  406464:	add	x6, x20, #0x28
  406468:	mov	x1, x22
  40646c:	mov	x3, #0xffffffffffffffff    	// #-1
  406470:	bl	403448 <ferror@plt+0x17e8>
  406474:	mov	x0, x27
  406478:	ldp	x29, x30, [sp, #16]
  40647c:	ldp	x19, x20, [sp, #32]
  406480:	ldp	x21, x22, [sp, #48]
  406484:	ldp	x27, x28, [sp, #96]
  406488:	str	w25, [x23]
  40648c:	ldp	x23, x24, [sp, #64]
  406490:	ldp	x25, x26, [sp, #80]
  406494:	add	sp, sp, #0x70
  406498:	ret
  40649c:	mov	x0, #0x0                   	// #0
  4064a0:	bl	4081d8 <ferror@plt+0x6578>
  4064a4:	mov	x21, x0
  4064a8:	str	x0, [x22, #592]
  4064ac:	ldp	x0, x1, [x20, #16]
  4064b0:	stp	x0, x1, [x21]
  4064b4:	b	4063c0 <ferror@plt+0x4760>
  4064b8:	bl	408370 <ferror@plt+0x6710>
  4064bc:	bl	401a40 <abort@plt>
  4064c0:	sub	sp, sp, #0x60
  4064c4:	stp	x29, x30, [sp, #16]
  4064c8:	add	x29, sp, #0x10
  4064cc:	stp	x19, x20, [sp, #32]
  4064d0:	stp	x21, x22, [sp, #48]
  4064d4:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  4064d8:	add	x19, x21, #0x250
  4064dc:	stp	x23, x24, [sp, #64]
  4064e0:	mov	x24, x0
  4064e4:	stp	x25, x26, [sp, #80]
  4064e8:	bl	401c30 <__errno_location@plt>
  4064ec:	mov	x23, x0
  4064f0:	ldr	w0, [x19, #8]
  4064f4:	ldr	x20, [x21, #592]
  4064f8:	cmp	w0, #0x0
  4064fc:	ldr	w25, [x23]
  406500:	b.gt	406544 <ferror@plt+0x48e4>
  406504:	add	x0, x19, #0x10
  406508:	cmp	x20, x0
  40650c:	b.eq	4065f4 <ferror@plt+0x4994>  // b.none
  406510:	mov	x0, x20
  406514:	mov	x1, #0x10                  	// #16
  406518:	bl	4081d8 <ferror@plt+0x6578>
  40651c:	mov	x20, x0
  406520:	str	x0, [x21, #592]
  406524:	ldr	w0, [x19, #8]
  406528:	mov	w21, #0x1                   	// #1
  40652c:	mov	w1, #0x0                   	// #0
  406530:	sub	w2, w21, w0
  406534:	add	x0, x20, w0, sxtw #4
  406538:	sbfiz	x2, x2, #4, #32
  40653c:	bl	4019b0 <memset@plt>
  406540:	str	w21, [x19, #8]
  406544:	ldp	x21, x22, [x20]
  406548:	add	x6, x19, #0x28
  40654c:	ldp	x7, x0, [x19, #72]
  406550:	str	x0, [sp]
  406554:	ldp	w4, w26, [x19, #32]
  406558:	mov	x2, x24
  40655c:	mov	x1, x21
  406560:	mov	x0, x22
  406564:	orr	w26, w26, #0x1
  406568:	mov	x3, #0xffffffffffffffff    	// #-1
  40656c:	mov	w5, w26
  406570:	bl	403448 <ferror@plt+0x17e8>
  406574:	cmp	x21, x0
  406578:	b.hi	4065d0 <ferror@plt+0x4970>  // b.pmore
  40657c:	add	x21, x0, #0x1
  406580:	str	x21, [x20]
  406584:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  406588:	add	x0, x0, #0x310
  40658c:	cmp	x22, x0
  406590:	b.eq	40659c <ferror@plt+0x493c>  // b.none
  406594:	mov	x0, x22
  406598:	bl	401b00 <free@plt>
  40659c:	mov	x0, x21
  4065a0:	bl	4081a8 <ferror@plt+0x6548>
  4065a4:	ldp	x7, x1, [x19, #72]
  4065a8:	str	x0, [x20, #8]
  4065ac:	ldr	w4, [x19, #32]
  4065b0:	mov	x22, x0
  4065b4:	str	x1, [sp]
  4065b8:	mov	w5, w26
  4065bc:	mov	x2, x24
  4065c0:	add	x6, x19, #0x28
  4065c4:	mov	x1, x21
  4065c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4065cc:	bl	403448 <ferror@plt+0x17e8>
  4065d0:	mov	x0, x22
  4065d4:	ldp	x29, x30, [sp, #16]
  4065d8:	ldp	x19, x20, [sp, #32]
  4065dc:	ldp	x21, x22, [sp, #48]
  4065e0:	str	w25, [x23]
  4065e4:	ldp	x23, x24, [sp, #64]
  4065e8:	ldp	x25, x26, [sp, #80]
  4065ec:	add	sp, sp, #0x60
  4065f0:	ret
  4065f4:	mov	x1, #0x10                  	// #16
  4065f8:	mov	x0, #0x0                   	// #0
  4065fc:	bl	4081d8 <ferror@plt+0x6578>
  406600:	mov	x20, x0
  406604:	str	x0, [x21, #592]
  406608:	ldp	x0, x1, [x19, #16]
  40660c:	stp	x0, x1, [x20]
  406610:	b	406524 <ferror@plt+0x48c4>
  406614:	nop
  406618:	stp	x29, x30, [sp, #-32]!
  40661c:	mov	x29, sp
  406620:	str	x19, [sp, #16]
  406624:	mov	x19, x0
  406628:	mov	x0, #0x18                  	// #24
  40662c:	bl	4081a8 <ferror@plt+0x6548>
  406630:	str	x19, [x0]
  406634:	stp	xzr, xzr, [x0, #8]
  406638:	ldr	x19, [sp, #16]
  40663c:	ldp	x29, x30, [sp], #32
  406640:	ret
  406644:	nop
  406648:	stp	x29, x30, [sp, #-32]!
  40664c:	mov	x29, sp
  406650:	bl	406c10 <ferror@plt+0x4fb0>
  406654:	cbz	x0, 40667c <ferror@plt+0x4a1c>
  406658:	str	x19, [sp, #16]
  40665c:	mov	x19, x0
  406660:	mov	x0, #0x18                  	// #24
  406664:	bl	4081a8 <ferror@plt+0x6548>
  406668:	str	x19, [x0]
  40666c:	stp	xzr, xzr, [x0, #8]
  406670:	ldr	x19, [sp, #16]
  406674:	ldp	x29, x30, [sp], #32
  406678:	ret
  40667c:	mov	x0, #0x0                   	// #0
  406680:	ldp	x29, x30, [sp], #32
  406684:	ret
  406688:	ldr	x0, [x0]
  40668c:	ret
  406690:	stp	x29, x30, [sp, #-80]!
  406694:	mov	x29, sp
  406698:	stp	x19, x20, [sp, #16]
  40669c:	mov	x20, x1
  4066a0:	stp	x21, x22, [sp, #32]
  4066a4:	add	x22, x1, #0x1
  4066a8:	stp	x23, x24, [sp, #48]
  4066ac:	mov	x23, x0
  4066b0:	ldp	x24, x21, [x0]
  4066b4:	ldr	x19, [x0, #16]
  4066b8:	b	4066ec <ferror@plt+0x4a8c>
  4066bc:	cmp	x19, x20
  4066c0:	b.eq	4067e0 <ferror@plt+0x4b80>  // b.none
  4066c4:	udiv	x3, x21, x22
  4066c8:	sub	x1, x19, x20
  4066cc:	udiv	x2, x1, x22
  4066d0:	msub	x4, x3, x22, x21
  4066d4:	msub	x1, x2, x22, x1
  4066d8:	sub	x19, x19, x1
  4066dc:	cmp	x21, x19
  4066e0:	b.ls	4067fc <ferror@plt+0x4b9c>  // b.plast
  4066e4:	sub	x19, x1, #0x1
  4066e8:	mov	x21, x4
  4066ec:	cmp	x19, x20
  4066f0:	b.cs	4066bc <ferror@plt+0x4a5c>  // b.hs, b.nlast
  4066f4:	mov	x3, x19
  4066f8:	mov	x2, #0x0                   	// #0
  4066fc:	nop
  406700:	lsl	x3, x3, #8
  406704:	add	x2, x2, #0x1
  406708:	add	x3, x3, #0xff
  40670c:	cmp	x20, x3
  406710:	b.hi	406700 <ferror@plt+0x4aa0>  // b.pmore
  406714:	add	x1, sp, #0x48
  406718:	mov	x0, x24
  40671c:	bl	406ec8 <ferror@plt+0x5268>
  406720:	lsl	x19, x19, #8
  406724:	ldrb	w1, [sp, #72]
  406728:	add	x19, x19, #0xff
  40672c:	cmp	x19, x20
  406730:	add	x21, x1, x21, lsl #8
  406734:	b.cs	4066bc <ferror@plt+0x4a5c>  // b.hs, b.nlast
  406738:	ldrb	w1, [sp, #73]
  40673c:	lsl	x19, x19, #8
  406740:	add	x19, x19, #0xff
  406744:	cmp	x20, x19
  406748:	add	x21, x1, x21, lsl #8
  40674c:	b.ls	4066bc <ferror@plt+0x4a5c>  // b.plast
  406750:	ldrb	w0, [sp, #74]
  406754:	lsl	x19, x19, #8
  406758:	add	x19, x19, #0xff
  40675c:	cmp	x20, x19
  406760:	add	x21, x0, x21, lsl #8
  406764:	b.ls	4066bc <ferror@plt+0x4a5c>  // b.plast
  406768:	ldrb	w0, [sp, #75]
  40676c:	lsl	x19, x19, #8
  406770:	add	x19, x19, #0xff
  406774:	cmp	x20, x19
  406778:	add	x21, x0, x21, lsl #8
  40677c:	b.ls	4066bc <ferror@plt+0x4a5c>  // b.plast
  406780:	ldrb	w0, [sp, #76]
  406784:	lsl	x19, x19, #8
  406788:	add	x19, x19, #0xff
  40678c:	cmp	x20, x19
  406790:	add	x21, x0, x21, lsl #8
  406794:	b.ls	4066bc <ferror@plt+0x4a5c>  // b.plast
  406798:	ldrb	w0, [sp, #77]
  40679c:	lsl	x19, x19, #8
  4067a0:	add	x19, x19, #0xff
  4067a4:	cmp	x20, x19
  4067a8:	add	x21, x0, x21, lsl #8
  4067ac:	b.ls	4066bc <ferror@plt+0x4a5c>  // b.plast
  4067b0:	ldrb	w0, [sp, #78]
  4067b4:	lsl	x19, x19, #8
  4067b8:	add	x19, x19, #0xff
  4067bc:	cmp	x20, x19
  4067c0:	add	x21, x0, x21, lsl #8
  4067c4:	b.ls	4066bc <ferror@plt+0x4a5c>  // b.plast
  4067c8:	ldrb	w0, [sp, #79]
  4067cc:	lsl	x19, x19, #8
  4067d0:	add	x19, x19, #0xff
  4067d4:	cmp	x19, x20
  4067d8:	add	x21, x0, x21, lsl #8
  4067dc:	b.ne	4066c4 <ferror@plt+0x4a64>  // b.any
  4067e0:	stp	xzr, xzr, [x23, #8]
  4067e4:	mov	x0, x21
  4067e8:	ldp	x19, x20, [sp, #16]
  4067ec:	ldp	x21, x22, [sp, #32]
  4067f0:	ldp	x23, x24, [sp, #48]
  4067f4:	ldp	x29, x30, [sp], #80
  4067f8:	ret
  4067fc:	stp	x3, x2, [x23, #8]
  406800:	mov	x21, x4
  406804:	mov	x0, x21
  406808:	ldp	x19, x20, [sp, #16]
  40680c:	ldp	x21, x22, [sp, #32]
  406810:	ldp	x23, x24, [sp, #48]
  406814:	ldp	x29, x30, [sp], #80
  406818:	ret
  40681c:	nop
  406820:	stp	x29, x30, [sp, #-32]!
  406824:	mov	x2, #0xffffffffffffffff    	// #-1
  406828:	mov	x1, #0x18                  	// #24
  40682c:	mov	x29, sp
  406830:	str	x19, [sp, #16]
  406834:	mov	x19, x0
  406838:	bl	401ba0 <__explicit_bzero_chk@plt>
  40683c:	mov	x0, x19
  406840:	ldr	x19, [sp, #16]
  406844:	ldp	x29, x30, [sp], #32
  406848:	b	401b00 <free@plt>
  40684c:	nop
  406850:	stp	x29, x30, [sp, #-48]!
  406854:	mov	x29, sp
  406858:	stp	x19, x20, [sp, #16]
  40685c:	mov	x19, x0
  406860:	ldr	x0, [x0]
  406864:	stp	x21, x22, [sp, #32]
  406868:	bl	407040 <ferror@plt+0x53e0>
  40686c:	mov	w21, w0
  406870:	bl	401c30 <__errno_location@plt>
  406874:	mov	x20, x0
  406878:	mov	x2, #0xffffffffffffffff    	// #-1
  40687c:	mov	x1, #0x18                  	// #24
  406880:	mov	x0, x19
  406884:	ldr	w22, [x20]
  406888:	bl	401ba0 <__explicit_bzero_chk@plt>
  40688c:	mov	x0, x19
  406890:	bl	401b00 <free@plt>
  406894:	str	w22, [x20]
  406898:	mov	w0, w21
  40689c:	ldp	x19, x20, [sp, #16]
  4068a0:	ldp	x21, x22, [sp, #32]
  4068a4:	ldp	x29, x30, [sp], #48
  4068a8:	ret
  4068ac:	nop
  4068b0:	ldr	x0, [x0]
  4068b4:	udiv	x2, x0, x1
  4068b8:	msub	x0, x2, x1, x0
  4068bc:	ret
  4068c0:	ldr	x2, [x0]
  4068c4:	ldr	x0, [x1]
  4068c8:	cmp	x2, x0
  4068cc:	cset	w0, eq  // eq = none
  4068d0:	ret
  4068d4:	nop
  4068d8:	mov	x2, x0
  4068dc:	subs	x0, x1, #0x1
  4068e0:	b.eq	406900 <ferror@plt+0x4ca0>  // b.none
  4068e4:	mov	x1, #0x0                   	// #0
  4068e8:	add	x1, x1, #0x1
  4068ec:	lsr	x0, x0, #1
  4068f0:	cbnz	x0, 4068e8 <ferror@plt+0x4c88>
  4068f4:	mul	x0, x2, x1
  4068f8:	add	x0, x0, #0x7
  4068fc:	lsr	x0, x0, #3
  406900:	ret
  406904:	nop
  406908:	stp	x29, x30, [sp, #-128]!
  40690c:	mov	x29, sp
  406910:	stp	x19, x20, [sp, #16]
  406914:	cbz	x1, 406968 <ferror@plt+0x4d08>
  406918:	stp	x21, x22, [sp, #32]
  40691c:	cmp	x1, #0x1
  406920:	mov	x22, x2
  406924:	stp	x23, x24, [sp, #48]
  406928:	mov	x24, x0
  40692c:	mov	x23, x1
  406930:	b.ne	40697c <ferror@plt+0x4d1c>  // b.any
  406934:	mov	x0, #0x8                   	// #8
  406938:	bl	4081a8 <ferror@plt+0x6548>
  40693c:	mov	x20, x0
  406940:	sub	x1, x22, #0x1
  406944:	mov	x0, x24
  406948:	bl	406690 <ferror@plt+0x4a30>
  40694c:	ldp	x21, x22, [sp, #32]
  406950:	ldp	x23, x24, [sp, #48]
  406954:	str	x0, [x20]
  406958:	mov	x0, x20
  40695c:	ldp	x19, x20, [sp, #16]
  406960:	ldp	x29, x30, [sp], #128
  406964:	ret
  406968:	mov	x20, #0x0                   	// #0
  40696c:	mov	x0, x20
  406970:	ldp	x19, x20, [sp, #16]
  406974:	ldp	x29, x30, [sp], #128
  406978:	ret
  40697c:	stp	x25, x26, [sp, #64]
  406980:	mov	x0, #0x1ffff               	// #131071
  406984:	cmp	x2, x0
  406988:	stp	x27, x28, [sp, #80]
  40698c:	b.ls	406acc <ferror@plt+0x4e6c>  // b.plast
  406990:	udiv	x0, x2, x1
  406994:	cmp	x0, #0x1f
  406998:	b.hi	406b10 <ferror@plt+0x4eb0>  // b.pmore
  40699c:	cmp	xzr, x2, lsr #61
  4069a0:	lsl	x0, x2, #3
  4069a4:	cset	x1, ne  // ne = any
  4069a8:	tbnz	x2, #60, 406b8c <ferror@plt+0x4f2c>
  4069ac:	cbnz	x1, 406b8c <ferror@plt+0x4f2c>
  4069b0:	bl	4081a8 <ferror@plt+0x6548>
  4069b4:	mov	x20, x0
  4069b8:	mov	x2, #0x0                   	// #0
  4069bc:	nop
  4069c0:	str	x2, [x20, x2, lsl #3]
  4069c4:	add	x2, x2, #0x1
  4069c8:	cmp	x22, x2
  4069cc:	b.hi	4069c0 <ferror@plt+0x4d60>  // b.pmore
  4069d0:	mov	w26, #0x0                   	// #0
  4069d4:	mov	x25, #0x0                   	// #0
  4069d8:	sub	x22, x22, #0x1
  4069dc:	mov	x19, #0x0                   	// #0
  4069e0:	b	406a00 <ferror@plt+0x4da0>
  4069e4:	ldr	x1, [x20, x21, lsl #3]
  4069e8:	ldr	x0, [x20, x19, lsl #3]
  4069ec:	str	x1, [x20, x19, lsl #3]
  4069f0:	str	x0, [x20, x21, lsl #3]
  4069f4:	add	x19, x19, #0x1
  4069f8:	cmp	x23, x19
  4069fc:	b.ls	406a88 <ferror@plt+0x4e28>  // b.plast
  406a00:	sub	x1, x22, x19
  406a04:	mov	x0, x24
  406a08:	bl	406690 <ferror@plt+0x4a30>
  406a0c:	add	x21, x0, x19
  406a10:	cbz	w26, 4069e4 <ferror@plt+0x4d84>
  406a14:	add	x1, sp, #0x70
  406a18:	mov	x0, x25
  406a1c:	stp	x19, xzr, [sp, #112]
  406a20:	bl	40a4b0 <ferror@plt+0x8850>
  406a24:	add	x1, sp, #0x60
  406a28:	mov	x27, x0
  406a2c:	mov	x0, x25
  406a30:	stp	x21, xzr, [sp, #96]
  406a34:	bl	40a4b0 <ferror@plt+0x8850>
  406a38:	mov	x28, x0
  406a3c:	cbz	x27, 406ae0 <ferror@plt+0x4e80>
  406a40:	cbz	x28, 406af8 <ferror@plt+0x4e98>
  406a44:	ldr	x21, [x28, #8]
  406a48:	mov	x1, x27
  406a4c:	ldr	x0, [x27, #8]
  406a50:	str	x21, [x27, #8]
  406a54:	str	x0, [x28, #8]
  406a58:	mov	x0, x25
  406a5c:	bl	40a298 <ferror@plt+0x8638>
  406a60:	cbz	x0, 406b8c <ferror@plt+0x4f2c>
  406a64:	mov	x1, x28
  406a68:	mov	x0, x25
  406a6c:	bl	40a298 <ferror@plt+0x8638>
  406a70:	cbz	x0, 406b8c <ferror@plt+0x4f2c>
  406a74:	ldr	x0, [x27, #8]
  406a78:	str	x0, [x20, x19, lsl #3]
  406a7c:	add	x19, x19, #0x1
  406a80:	cmp	x23, x19
  406a84:	b.hi	406a00 <ferror@plt+0x4da0>  // b.pmore
  406a88:	cbnz	w26, 406b64 <ferror@plt+0x4f04>
  406a8c:	cmp	xzr, x23, lsr #61
  406a90:	lsl	x1, x23, #3
  406a94:	cset	x0, ne  // ne = any
  406a98:	tbnz	x23, #60, 406b8c <ferror@plt+0x4f2c>
  406a9c:	cbnz	x0, 406b8c <ferror@plt+0x4f2c>
  406aa0:	mov	x0, x20
  406aa4:	bl	4081d8 <ferror@plt+0x6578>
  406aa8:	mov	x20, x0
  406aac:	mov	x0, x20
  406ab0:	ldp	x19, x20, [sp, #16]
  406ab4:	ldp	x21, x22, [sp, #32]
  406ab8:	ldp	x23, x24, [sp, #48]
  406abc:	ldp	x25, x26, [sp, #64]
  406ac0:	ldp	x27, x28, [sp, #80]
  406ac4:	ldp	x29, x30, [sp], #128
  406ac8:	ret
  406acc:	lsl	x0, x2, #3
  406ad0:	bl	4081a8 <ferror@plt+0x6548>
  406ad4:	mov	x20, x0
  406ad8:	cbnz	x22, 4069b8 <ferror@plt+0x4d58>
  406adc:	b	4069d0 <ferror@plt+0x4d70>
  406ae0:	mov	x0, #0x10                  	// #16
  406ae4:	bl	4081a8 <ferror@plt+0x6548>
  406ae8:	dup	v0.2d, x19
  406aec:	mov	x27, x0
  406af0:	str	q0, [x0]
  406af4:	cbnz	x28, 406a44 <ferror@plt+0x4de4>
  406af8:	mov	x0, #0x10                  	// #16
  406afc:	bl	4081a8 <ferror@plt+0x6548>
  406b00:	dup	v0.2d, x21
  406b04:	mov	x28, x0
  406b08:	str	q0, [x0]
  406b0c:	b	406a48 <ferror@plt+0x4de8>
  406b10:	lsl	x0, x23, #1
  406b14:	adrp	x4, 401000 <mbrtowc@plt-0x810>
  406b18:	adrp	x3, 406000 <ferror@plt+0x43a0>
  406b1c:	add	x4, x4, #0xb00
  406b20:	add	x3, x3, #0x8c0
  406b24:	adrp	x2, 406000 <ferror@plt+0x43a0>
  406b28:	mov	x1, #0x0                   	// #0
  406b2c:	add	x2, x2, #0x8b0
  406b30:	bl	409ac0 <ferror@plt+0x7e60>
  406b34:	mov	x25, x0
  406b38:	cbz	x0, 406b8c <ferror@plt+0x4f2c>
  406b3c:	cmp	xzr, x23, lsr #61
  406b40:	lsl	x1, x23, #3
  406b44:	cset	x0, ne  // ne = any
  406b48:	tbnz	x23, #60, 406b8c <ferror@plt+0x4f2c>
  406b4c:	cbnz	x0, 406b8c <ferror@plt+0x4f2c>
  406b50:	mov	x0, x1
  406b54:	mov	w26, #0x1                   	// #1
  406b58:	bl	4081a8 <ferror@plt+0x6548>
  406b5c:	mov	x20, x0
  406b60:	b	4069d8 <ferror@plt+0x4d78>
  406b64:	mov	x0, x25
  406b68:	bl	409db8 <ferror@plt+0x8158>
  406b6c:	mov	x0, x20
  406b70:	ldp	x19, x20, [sp, #16]
  406b74:	ldp	x21, x22, [sp, #32]
  406b78:	ldp	x23, x24, [sp, #48]
  406b7c:	ldp	x25, x26, [sp, #64]
  406b80:	ldp	x27, x28, [sp, #80]
  406b84:	ldp	x29, x30, [sp], #128
  406b88:	ret
  406b8c:	bl	408370 <ferror@plt+0x6710>
  406b90:	stp	x29, x30, [sp, #-48]!
  406b94:	mov	x29, sp
  406b98:	stp	x19, x20, [sp, #16]
  406b9c:	stp	x21, x22, [sp, #32]
  406ba0:	cbz	x0, 406bf0 <ferror@plt+0x4f90>
  406ba4:	mov	x19, x0
  406ba8:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  406bac:	ldr	w22, [x0, #584]
  406bb0:	bl	401c30 <__errno_location@plt>
  406bb4:	ldr	w21, [x0]
  406bb8:	cbnz	w21, 406bf4 <ferror@plt+0x4f94>
  406bbc:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  406bc0:	mov	w2, #0x5                   	// #5
  406bc4:	add	x1, x1, #0x6d8
  406bc8:	mov	x0, #0x0                   	// #0
  406bcc:	bl	401bd0 <dcgettext@plt>
  406bd0:	mov	x20, x0
  406bd4:	mov	x0, x19
  406bd8:	bl	4064c0 <ferror@plt+0x4860>
  406bdc:	mov	x2, x20
  406be0:	mov	x3, x0
  406be4:	mov	w1, w21
  406be8:	mov	w0, w22
  406bec:	bl	401880 <error@plt>
  406bf0:	bl	401a40 <abort@plt>
  406bf4:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  406bf8:	mov	w2, #0x5                   	// #5
  406bfc:	add	x1, x1, #0x6e8
  406c00:	mov	x0, #0x0                   	// #0
  406c04:	bl	401bd0 <dcgettext@plt>
  406c08:	mov	x20, x0
  406c0c:	b	406bd4 <ferror@plt+0x4f74>
  406c10:	stp	x29, x30, [sp, #-96]!
  406c14:	mov	x29, sp
  406c18:	stp	x19, x20, [sp, #16]
  406c1c:	cbz	x1, 406d18 <ferror@plt+0x50b8>
  406c20:	stp	x21, x22, [sp, #32]
  406c24:	mov	x20, x1
  406c28:	mov	x21, x0
  406c2c:	cbz	x0, 406c90 <ferror@plt+0x5030>
  406c30:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  406c34:	add	x1, x1, #0x708
  406c38:	bl	4091c8 <ferror@plt+0x7568>
  406c3c:	mov	x22, x0
  406c40:	cbz	x0, 406e1c <ferror@plt+0x51bc>
  406c44:	mov	x0, #0x1038                	// #4152
  406c48:	bl	4081a8 <ferror@plt+0x6548>
  406c4c:	mov	x19, x0
  406c50:	cmp	x20, #0x1, lsl #12
  406c54:	adrp	x2, 406000 <ferror@plt+0x43a0>
  406c58:	add	x2, x2, #0xb90
  406c5c:	mov	x0, x22
  406c60:	add	x1, x19, #0x18
  406c64:	stp	x22, x2, [x19]
  406c68:	mov	x3, #0x1000                	// #4096
  406c6c:	mov	w2, #0x0                   	// #0
  406c70:	str	x21, [x19, #16]
  406c74:	csel	x3, x20, x3, ls  // ls = plast
  406c78:	bl	4018b0 <setvbuf@plt>
  406c7c:	ldp	x21, x22, [sp, #32]
  406c80:	mov	x0, x19
  406c84:	ldp	x19, x20, [sp, #16]
  406c88:	ldp	x29, x30, [sp], #96
  406c8c:	ret
  406c90:	mov	x0, #0x1038                	// #4152
  406c94:	stp	x23, x24, [sp, #48]
  406c98:	bl	4081a8 <ferror@plt+0x6548>
  406c9c:	mov	x19, x0
  406ca0:	adrp	x2, 406000 <ferror@plt+0x43a0>
  406ca4:	add	x2, x2, #0xb90
  406ca8:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  406cac:	mov	w1, #0x0                   	// #0
  406cb0:	add	x0, x0, #0x6f8
  406cb4:	stp	xzr, x2, [x19]
  406cb8:	add	x22, x19, #0x20
  406cbc:	stp	xzr, xzr, [x19, #16]
  406cc0:	bl	401950 <open@plt>
  406cc4:	mov	w21, w0
  406cc8:	tbnz	w0, #31, 406d44 <ferror@plt+0x50e4>
  406ccc:	cmp	x20, #0x800
  406cd0:	mov	x1, x22
  406cd4:	mov	x23, #0x800                 	// #2048
  406cd8:	csel	x2, x20, x23, ls  // ls = plast
  406cdc:	mov	x3, #0x1018                	// #4120
  406ce0:	bl	401b60 <__read_chk@plt>
  406ce4:	mov	x20, x0
  406ce8:	mov	w0, w21
  406cec:	bl	401a10 <close@plt>
  406cf0:	cmp	x20, #0x7ff
  406cf4:	b.le	406e28 <ferror@plt+0x51c8>
  406cf8:	mov	x0, x22
  406cfc:	bl	4072b8 <ferror@plt+0x5658>
  406d00:	mov	x0, x19
  406d04:	ldp	x19, x20, [sp, #16]
  406d08:	ldp	x21, x22, [sp, #32]
  406d0c:	ldp	x23, x24, [sp, #48]
  406d10:	ldp	x29, x30, [sp], #96
  406d14:	ret
  406d18:	mov	x0, #0x1038                	// #4152
  406d1c:	bl	4081a8 <ferror@plt+0x6548>
  406d20:	adrp	x1, 406000 <ferror@plt+0x43a0>
  406d24:	add	x1, x1, #0xb90
  406d28:	stp	xzr, x1, [x0]
  406d2c:	mov	x19, x0
  406d30:	str	xzr, [x0, #16]
  406d34:	mov	x0, x19
  406d38:	ldp	x19, x20, [sp, #16]
  406d3c:	ldp	x29, x30, [sp], #96
  406d40:	ret
  406d44:	add	x21, sp, #0x50
  406d48:	mov	x1, #0x0                   	// #0
  406d4c:	mov	x0, x21
  406d50:	stp	x25, x26, [sp, #64]
  406d54:	bl	4019d0 <gettimeofday@plt>
  406d58:	ldp	x0, x1, [sp, #80]
  406d5c:	stp	x0, x1, [x19, #32]
  406d60:	mov	x25, #0x14                  	// #20
  406d64:	bl	401910 <getpid@plt>
  406d68:	mov	w3, w0
  406d6c:	mov	x1, x21
  406d70:	add	x0, x19, #0x30
  406d74:	mov	x2, #0x4                   	// #4
  406d78:	str	w3, [sp, #80]
  406d7c:	bl	401820 <memcpy@plt>
  406d80:	mov	x20, #0x800                 	// #2048
  406d84:	sub	x23, x20, x25
  406d88:	cmp	x23, #0x4
  406d8c:	mov	x26, #0x4                   	// #4
  406d90:	csel	x23, x23, x26, ls  // ls = plast
  406d94:	add	x24, x23, x25
  406d98:	bl	401960 <getppid@plt>
  406d9c:	mov	w3, w0
  406da0:	mov	x2, x23
  406da4:	add	x0, x22, x25
  406da8:	mov	x1, x21
  406dac:	str	w3, [sp, #80]
  406db0:	bl	401820 <memcpy@plt>
  406db4:	cmp	x24, #0x7ff
  406db8:	b.hi	406eac <ferror@plt+0x524c>  // b.pmore
  406dbc:	sub	x23, x20, x24
  406dc0:	cmp	x23, x26
  406dc4:	csel	x23, x23, x26, ls  // ls = plast
  406dc8:	add	x25, x24, x23
  406dcc:	bl	401890 <getuid@plt>
  406dd0:	mov	w3, w0
  406dd4:	mov	x2, x23
  406dd8:	add	x0, x22, x24
  406ddc:	mov	x1, x21
  406de0:	str	w3, [sp, #80]
  406de4:	bl	401820 <memcpy@plt>
  406de8:	cmp	x25, #0x7ff
  406dec:	b.hi	406eac <ferror@plt+0x524c>  // b.pmore
  406df0:	bl	401b20 <getgid@plt>
  406df4:	mov	w3, w0
  406df8:	sub	x2, x20, x25
  406dfc:	add	x0, x22, x25
  406e00:	cmp	x2, x26
  406e04:	mov	x1, x21
  406e08:	csel	x2, x2, x26, ls  // ls = plast
  406e0c:	str	w3, [sp, #80]
  406e10:	bl	401820 <memcpy@plt>
  406e14:	ldp	x25, x26, [sp, #64]
  406e18:	b	406cf8 <ferror@plt+0x5098>
  406e1c:	mov	x19, #0x0                   	// #0
  406e20:	ldp	x21, x22, [sp, #32]
  406e24:	b	406c80 <ferror@plt+0x5020>
  406e28:	cmp	x20, #0x0
  406e2c:	mov	x1, #0x10                  	// #16
  406e30:	csel	x20, x20, xzr, ge  // ge = tcont
  406e34:	add	x21, sp, #0x50
  406e38:	sub	x24, x23, x20
  406e3c:	mov	x0, x21
  406e40:	cmp	x24, x1
  406e44:	stp	x25, x26, [sp, #64]
  406e48:	csel	x24, x24, x1, ls  // ls = plast
  406e4c:	add	x25, x22, x20
  406e50:	mov	x1, #0x0                   	// #0
  406e54:	bl	4019d0 <gettimeofday@plt>
  406e58:	add	x20, x24, x20
  406e5c:	mov	x2, x24
  406e60:	mov	x1, x21
  406e64:	mov	x0, x25
  406e68:	bl	401820 <memcpy@plt>
  406e6c:	cmp	x20, #0x7ff
  406e70:	b.hi	406eac <ferror@plt+0x524c>  // b.pmore
  406e74:	sub	x23, x23, x20
  406e78:	mov	x0, #0x4                   	// #4
  406e7c:	cmp	x23, x0
  406e80:	csel	x23, x23, x0, ls  // ls = plast
  406e84:	add	x25, x20, x23
  406e88:	bl	401910 <getpid@plt>
  406e8c:	mov	w3, w0
  406e90:	mov	x2, x23
  406e94:	add	x0, x22, x20
  406e98:	mov	x1, x21
  406e9c:	str	w3, [sp, #80]
  406ea0:	bl	401820 <memcpy@plt>
  406ea4:	cmp	x25, #0x7ff
  406ea8:	b.ls	406d80 <ferror@plt+0x5120>  // b.plast
  406eac:	ldp	x25, x26, [sp, #64]
  406eb0:	b	406cf8 <ferror@plt+0x5098>
  406eb4:	nop
  406eb8:	str	x1, [x0, #8]
  406ebc:	ret
  406ec0:	str	x1, [x0, #16]
  406ec4:	ret
  406ec8:	stp	x29, x30, [sp, #-80]!
  406ecc:	mov	x29, sp
  406ed0:	stp	x23, x24, [sp, #48]
  406ed4:	ldr	x23, [x0]
  406ed8:	stp	x19, x20, [sp, #16]
  406edc:	mov	x20, x1
  406ee0:	stp	x21, x22, [sp, #32]
  406ee4:	mov	x19, x2
  406ee8:	mov	x21, x0
  406eec:	cbz	x23, 406f54 <ferror@plt+0x52f4>
  406ef0:	bl	401c30 <__errno_location@plt>
  406ef4:	mov	x22, x0
  406ef8:	b	406f1c <ferror@plt+0x52bc>
  406efc:	ldp	x0, x2, [x21]
  406f00:	ldr	w3, [x0]
  406f04:	ldr	x0, [x21, #16]
  406f08:	tst	x3, #0x20
  406f0c:	csel	w1, w1, wzr, ne  // ne = any
  406f10:	str	w1, [x22]
  406f14:	blr	x2
  406f18:	ldr	x23, [x21]
  406f1c:	mov	x2, x19
  406f20:	mov	x0, x20
  406f24:	mov	x1, #0x1                   	// #1
  406f28:	mov	x3, x23
  406f2c:	bl	401a70 <fread_unlocked@plt>
  406f30:	ldr	w1, [x22]
  406f34:	add	x20, x20, x0
  406f38:	subs	x19, x19, x0
  406f3c:	b.ne	406efc <ferror@plt+0x529c>  // b.any
  406f40:	ldp	x19, x20, [sp, #16]
  406f44:	ldp	x21, x22, [sp, #32]
  406f48:	ldp	x23, x24, [sp, #48]
  406f4c:	ldp	x29, x30, [sp], #80
  406f50:	ret
  406f54:	ldr	x23, [x0, #24]
  406f58:	str	x25, [sp, #64]
  406f5c:	add	x24, x0, #0x838
  406f60:	add	x25, x0, #0x20
  406f64:	cmp	x2, x23
  406f68:	mov	x22, #0x800                 	// #2048
  406f6c:	b.ls	40702c <ferror@plt+0x53cc>  // b.plast
  406f70:	mov	x0, x20
  406f74:	sub	x1, x22, x23
  406f78:	add	x20, x20, x23
  406f7c:	add	x1, x24, x1
  406f80:	mov	x2, x23
  406f84:	bl	401820 <memcpy@plt>
  406f88:	mov	x1, x24
  406f8c:	mov	x0, x25
  406f90:	sub	x19, x19, x23
  406f94:	tst	x20, #0x7
  406f98:	b.eq	406fd4 <ferror@plt+0x5374>  // b.none
  406f9c:	bl	407090 <ferror@plt+0x5430>
  406fa0:	mov	x23, #0x800                 	// #2048
  406fa4:	cmp	x19, x23
  406fa8:	b.hi	406f70 <ferror@plt+0x5310>  // b.pmore
  406fac:	mov	x22, x19
  406fb0:	mov	x23, #0x800                 	// #2048
  406fb4:	mov	x2, x22
  406fb8:	mov	x1, x24
  406fbc:	mov	x0, x20
  406fc0:	sub	x22, x23, x22
  406fc4:	bl	401820 <memcpy@plt>
  406fc8:	ldr	x25, [sp, #64]
  406fcc:	str	x22, [x21, #24]
  406fd0:	b	406f40 <ferror@plt+0x52e0>
  406fd4:	mov	x22, x19
  406fd8:	and	x19, x19, #0x7ff
  406fdc:	add	x23, x20, x22
  406fe0:	b	406ff4 <ferror@plt+0x5394>
  406fe4:	mov	x1, x20
  406fe8:	bl	407090 <ferror@plt+0x5430>
  406fec:	subs	x22, x22, #0x800
  406ff0:	b.eq	407010 <ferror@plt+0x53b0>  // b.none
  406ff4:	mov	x0, x25
  406ff8:	cmp	x19, x22
  406ffc:	sub	x20, x23, x22
  407000:	b.ne	406fe4 <ferror@plt+0x5384>  // b.any
  407004:	mov	x1, x24
  407008:	bl	407090 <ferror@plt+0x5430>
  40700c:	b	406fb0 <ferror@plt+0x5350>
  407010:	ldr	x25, [sp, #64]
  407014:	str	xzr, [x21, #24]
  407018:	ldp	x19, x20, [sp, #16]
  40701c:	ldp	x21, x22, [sp, #32]
  407020:	ldp	x23, x24, [sp, #48]
  407024:	ldp	x29, x30, [sp], #80
  407028:	ret
  40702c:	sub	x24, x24, x23
  407030:	mov	x22, x2
  407034:	add	x24, x24, #0x800
  407038:	b	406fb4 <ferror@plt+0x5354>
  40703c:	nop
  407040:	stp	x29, x30, [sp, #-32]!
  407044:	mov	x2, #0xffffffffffffffff    	// #-1
  407048:	mov	x1, #0x1038                	// #4152
  40704c:	mov	x29, sp
  407050:	stp	x19, x20, [sp, #16]
  407054:	mov	x19, x0
  407058:	ldr	x20, [x0]
  40705c:	bl	401ba0 <__explicit_bzero_chk@plt>
  407060:	mov	x0, x19
  407064:	bl	401b00 <free@plt>
  407068:	cbz	x20, 40707c <ferror@plt+0x541c>
  40706c:	mov	x0, x20
  407070:	ldp	x19, x20, [sp, #16]
  407074:	ldp	x29, x30, [sp], #32
  407078:	b	408f68 <ferror@plt+0x7308>
  40707c:	mov	w0, #0x0                   	// #0
  407080:	ldp	x19, x20, [sp, #16]
  407084:	ldp	x29, x30, [sp], #32
  407088:	ret
  40708c:	nop
  407090:	ldr	x8, [x0, #2064]
  407094:	add	x6, x0, #0x400
  407098:	ldr	x4, [x0, #2056]
  40709c:	add	x8, x8, #0x1
  4070a0:	ldr	x2, [x0, #2048]
  4070a4:	mov	x5, x1
  4070a8:	mov	x3, x0
  4070ac:	add	x7, x4, x8
  4070b0:	str	x8, [x0, #2064]
  4070b4:	nop
  4070b8:	ldr	x8, [x3]
  4070bc:	eor	x9, x2, x2, lsl #21
  4070c0:	ldr	x2, [x3, #1024]
  4070c4:	and	x4, x8, #0x7f8
  4070c8:	add	x3, x3, #0x20
  4070cc:	add	x5, x5, #0x20
  4070d0:	sub	x2, x2, #0x1
  4070d4:	ldr	x4, [x0, x4]
  4070d8:	sub	x2, x2, x9
  4070dc:	add	x4, x2, x4
  4070e0:	eor	x2, x2, x2, lsr #5
  4070e4:	add	x4, x4, x7
  4070e8:	stur	x4, [x3, #-32]
  4070ec:	lsr	x4, x4, #8
  4070f0:	and	x4, x4, #0x7f8
  4070f4:	ldr	x4, [x0, x4]
  4070f8:	add	x8, x8, x4
  4070fc:	stur	x8, [x5, #-32]
  407100:	ldur	x7, [x3, #-24]
  407104:	ldr	x9, [x3, #1000]
  407108:	and	x4, x7, #0x7f8
  40710c:	add	x2, x2, x9
  407110:	ldr	x9, [x0, x4]
  407114:	eor	x4, x2, x2, lsl #12
  407118:	add	x2, x2, x9
  40711c:	add	x2, x2, x8
  407120:	stur	x2, [x3, #-24]
  407124:	lsr	x2, x2, #8
  407128:	and	x2, x2, #0x7f8
  40712c:	ldr	x2, [x0, x2]
  407130:	add	x7, x7, x2
  407134:	stur	x7, [x5, #-24]
  407138:	ldur	x8, [x3, #-16]
  40713c:	ldr	x9, [x3, #1008]
  407140:	and	x2, x8, #0x7f8
  407144:	add	x4, x4, x9
  407148:	ldr	x2, [x0, x2]
  40714c:	eor	x9, x4, x4, lsr #33
  407150:	add	x4, x4, x2
  407154:	add	x4, x4, x7
  407158:	stur	x4, [x3, #-16]
  40715c:	lsr	x4, x4, #8
  407160:	and	x4, x4, #0x7f8
  407164:	ldr	x4, [x0, x4]
  407168:	add	x8, x8, x4
  40716c:	stur	x8, [x5, #-16]
  407170:	ldur	x7, [x3, #-8]
  407174:	ldr	x2, [x3, #1016]
  407178:	and	x4, x7, #0x7f8
  40717c:	add	x2, x9, x2
  407180:	ldr	x4, [x0, x4]
  407184:	add	x4, x2, x4
  407188:	add	x4, x4, x8
  40718c:	stur	x4, [x3, #-8]
  407190:	cmp	x3, x6
  407194:	lsr	x4, x4, #8
  407198:	and	x4, x4, #0x7f8
  40719c:	ldr	x4, [x0, x4]
  4071a0:	add	x7, x7, x4
  4071a4:	stur	x7, [x5, #-8]
  4071a8:	b.ne	4070b8 <ferror@plt+0x5458>  // b.any
  4071ac:	add	x6, x1, #0x400
  4071b0:	mov	x5, x0
  4071b4:	add	x1, x1, #0x800
  4071b8:	ldr	x8, [x5, #1024]
  4071bc:	eor	x2, x2, x2, lsl #21
  4071c0:	ldr	x3, [x5]
  4071c4:	and	x4, x8, #0x7f8
  4071c8:	add	x6, x6, #0x20
  4071cc:	add	x5, x5, #0x20
  4071d0:	sub	x3, x3, #0x1
  4071d4:	ldr	x4, [x0, x4]
  4071d8:	sub	x2, x3, x2
  4071dc:	add	x4, x2, x4
  4071e0:	eor	x2, x2, x2, lsr #5
  4071e4:	add	x4, x4, x7
  4071e8:	str	x4, [x5, #992]
  4071ec:	lsr	x4, x4, #8
  4071f0:	and	x4, x4, #0x7f8
  4071f4:	ldr	x7, [x0, x4]
  4071f8:	add	x7, x8, x7
  4071fc:	stur	x7, [x6, #-32]
  407200:	ldr	x4, [x5, #1000]
  407204:	ldur	x8, [x5, #-24]
  407208:	and	x3, x4, #0x7f8
  40720c:	add	x2, x2, x8
  407210:	ldr	x8, [x0, x3]
  407214:	eor	x3, x2, x2, lsl #12
  407218:	add	x2, x2, x8
  40721c:	add	x2, x2, x7
  407220:	str	x2, [x5, #1000]
  407224:	lsr	x2, x2, #8
  407228:	and	x2, x2, #0x7f8
  40722c:	ldr	x2, [x0, x2]
  407230:	add	x4, x4, x2
  407234:	stur	x4, [x6, #-24]
  407238:	ldr	x7, [x5, #1008]
  40723c:	ldur	x8, [x5, #-16]
  407240:	and	x2, x7, #0x7f8
  407244:	add	x3, x3, x8
  407248:	ldr	x2, [x0, x2]
  40724c:	eor	x8, x3, x3, lsr #33
  407250:	add	x3, x3, x2
  407254:	add	x3, x3, x4
  407258:	str	x3, [x5, #1008]
  40725c:	lsr	x3, x3, #8
  407260:	and	x3, x3, #0x7f8
  407264:	ldr	x3, [x0, x3]
  407268:	add	x7, x7, x3
  40726c:	stur	x7, [x6, #-16]
  407270:	ldr	x4, [x5, #1016]
  407274:	ldur	x2, [x5, #-8]
  407278:	and	x3, x4, #0x7f8
  40727c:	add	x2, x8, x2
  407280:	ldr	x3, [x0, x3]
  407284:	add	x3, x2, x3
  407288:	add	x3, x3, x7
  40728c:	str	x3, [x5, #1016]
  407290:	lsr	x3, x3, #8
  407294:	and	x3, x3, #0x7f8
  407298:	ldr	x7, [x0, x3]
  40729c:	add	x7, x4, x7
  4072a0:	stur	x7, [x6, #-8]
  4072a4:	cmp	x6, x1
  4072a8:	b.ne	4071b8 <ferror@plt+0x5558>  // b.any
  4072ac:	str	x2, [x0, #2048]
  4072b0:	str	x7, [x0, #2056]
  4072b4:	ret
  4072b8:	mov	x3, #0xc0ab                	// #49323
  4072bc:	mov	x14, #0x89ed                	// #35309
  4072c0:	mov	x1, #0x9315                	// #37653
  4072c4:	mov	x2, #0xe0ce                	// #57550
  4072c8:	mov	x7, #0x5524                	// #21796
  4072cc:	mov	x6, #0x12a0                	// #4768
  4072d0:	mov	x10, #0xc862                	// #51298
  4072d4:	mov	x9, #0x4b7c                	// #19324
  4072d8:	movk	x3, #0x6c44, lsl #16
  4072dc:	movk	x14, #0xcbfc, lsl #16
  4072e0:	movk	x1, #0xa5a0, lsl #16
  4072e4:	movk	x2, #0x8355, lsl #16
  4072e8:	movk	x7, #0x4a59, lsl #16
  4072ec:	movk	x6, #0x3d47, lsl #16
  4072f0:	movk	x10, #0xc73a, lsl #16
  4072f4:	movk	x9, #0xa288, lsl #16
  4072f8:	movk	x3, #0x704f, lsl #32
  4072fc:	movk	x14, #0x5bf2, lsl #32
  407300:	movk	x1, #0x4a0f, lsl #32
  407304:	movk	x2, #0x53db, lsl #32
  407308:	movk	x7, #0x2e82, lsl #32
  40730c:	movk	x6, #0xa505, lsl #32
  407310:	movk	x10, #0xb322, lsl #32
  407314:	movk	x9, #0x4677, lsl #32
  407318:	mov	x5, x0
  40731c:	add	x8, x0, #0x800
  407320:	mov	x4, x0
  407324:	movk	x3, #0x98f5, lsl #48
  407328:	movk	x14, #0xae98, lsl #48
  40732c:	movk	x1, #0x48fe, lsl #48
  407330:	movk	x2, #0x82f0, lsl #48
  407334:	movk	x7, #0xb29b, lsl #48
  407338:	movk	x6, #0x8c0e, lsl #48
  40733c:	movk	x10, #0xb9f8, lsl #48
  407340:	movk	x9, #0x647c, lsl #48
  407344:	nop
  407348:	ldr	x12, [x4, #32]
  40734c:	ldr	x13, [x4]
  407350:	add	x2, x2, x12
  407354:	ldr	x11, [x4, #56]
  407358:	sub	x13, x13, x2
  40735c:	add	x9, x13, x9
  407360:	ldp	x12, x13, [x4, #8]
  407364:	add	x3, x3, x11
  407368:	ldr	x11, [x4, #40]
  40736c:	add	x1, x1, x11
  407370:	ldr	x11, [x4, #48]
  407374:	eor	x1, x1, x3, lsr #9
  407378:	sub	x12, x12, x1
  40737c:	add	x3, x3, x9
  407380:	add	x10, x12, x10
  407384:	add	x11, x14, x11
  407388:	ldr	x12, [x4, #24]
  40738c:	eor	x11, x11, x9, lsl #9
  407390:	eor	x3, x3, x10, lsr #23
  407394:	sub	x13, x13, x11
  407398:	add	x6, x13, x6
  40739c:	sub	x12, x12, x3
  4073a0:	add	x7, x12, x7
  4073a4:	add	x9, x9, x10
  4073a8:	eor	x9, x9, x6, lsl #15
  4073ac:	add	x10, x10, x6
  4073b0:	eor	x10, x10, x7, lsr #14
  4073b4:	sub	x2, x2, x9
  4073b8:	sub	x1, x1, x10
  4073bc:	add	x6, x6, x7
  4073c0:	eor	x6, x6, x2, lsl #20
  4073c4:	add	x7, x7, x2
  4073c8:	eor	x7, x7, x1, lsr #17
  4073cc:	sub	x11, x11, x6
  4073d0:	sub	x3, x3, x7
  4073d4:	add	x2, x2, x1
  4073d8:	eor	x2, x2, x11, lsl #14
  4073dc:	add	x1, x1, x11
  4073e0:	add	x14, x11, x3
  4073e4:	stp	x9, x10, [x4]
  4073e8:	stp	x6, x7, [x4, #16]
  4073ec:	stp	x2, x1, [x4, #32]
  4073f0:	stp	x14, x3, [x4, #48]
  4073f4:	add	x4, x4, #0x40
  4073f8:	cmp	x8, x4
  4073fc:	b.ne	407348 <ferror@plt+0x56e8>  // b.any
  407400:	ldp	x12, x13, [x5]
  407404:	ldr	x11, [x5, #32]
  407408:	ldr	x4, [x5, #56]
  40740c:	add	x2, x2, x11
  407410:	sub	x12, x12, x2
  407414:	add	x3, x3, x4
  407418:	add	x9, x12, x9
  40741c:	ldr	x4, [x5, #40]
  407420:	ldp	x12, x11, [x5, #16]
  407424:	add	x1, x1, x4
  407428:	ldr	x4, [x5, #48]
  40742c:	eor	x1, x1, x3, lsr #9
  407430:	sub	x13, x13, x1
  407434:	add	x3, x3, x9
  407438:	add	x10, x13, x10
  40743c:	add	x4, x14, x4
  407440:	eor	x4, x4, x9, lsl #9
  407444:	add	x9, x9, x10
  407448:	eor	x3, x3, x10, lsr #23
  40744c:	sub	x12, x12, x4
  407450:	add	x6, x12, x6
  407454:	sub	x11, x11, x3
  407458:	add	x7, x11, x7
  40745c:	add	x10, x10, x6
  407460:	eor	x9, x9, x6, lsl #15
  407464:	add	x6, x6, x7
  407468:	eor	x10, x10, x7, lsr #14
  40746c:	sub	x2, x2, x9
  407470:	sub	x1, x1, x10
  407474:	add	x7, x7, x2
  407478:	eor	x6, x6, x2, lsl #20
  40747c:	add	x2, x2, x1
  407480:	eor	x7, x7, x1, lsr #17
  407484:	sub	x4, x4, x6
  407488:	sub	x3, x3, x7
  40748c:	add	x1, x1, x4
  407490:	eor	x2, x2, x4, lsl #14
  407494:	add	x14, x4, x3
  407498:	stp	x9, x10, [x5]
  40749c:	stp	x6, x7, [x5, #16]
  4074a0:	stp	x2, x1, [x5, #32]
  4074a4:	stp	x14, x3, [x5, #48]
  4074a8:	add	x5, x5, #0x40
  4074ac:	cmp	x5, x8
  4074b0:	b.ne	407400 <ferror@plt+0x57a0>  // b.any
  4074b4:	add	x1, x0, #0x800
  4074b8:	stp	xzr, xzr, [x1]
  4074bc:	str	xzr, [x0, #2064]
  4074c0:	ret
  4074c4:	nop
  4074c8:	stp	x29, x30, [sp, #-192]!
  4074cc:	mov	x29, sp
  4074d0:	stp	x19, x20, [sp, #16]
  4074d4:	mov	x20, x1
  4074d8:	stp	x21, x22, [sp, #32]
  4074dc:	mov	x21, x0
  4074e0:	stp	x23, x24, [sp, #48]
  4074e4:	bl	4018f0 <fileno@plt>
  4074e8:	add	x2, sp, #0x40
  4074ec:	mov	w1, w0
  4074f0:	mov	w0, #0x0                   	// #0
  4074f4:	bl	401bc0 <__fxstat@plt>
  4074f8:	tbnz	w0, #31, 40750c <ferror@plt+0x58ac>
  4074fc:	ldr	w0, [sp, #80]
  407500:	and	w0, w0, #0xf000
  407504:	cmp	w0, #0x8, lsl #12
  407508:	b.eq	40762c <ferror@plt+0x59cc>  // b.none
  40750c:	mov	x19, #0x2000                	// #8192
  407510:	mov	x0, x19
  407514:	bl	401940 <malloc@plt>
  407518:	mov	x23, x0
  40751c:	cbz	x0, 4075b0 <ferror@plt+0x5950>
  407520:	mov	x22, #0x0                   	// #0
  407524:	nop
  407528:	sub	x24, x19, x22
  40752c:	mov	x3, x21
  407530:	mov	x2, x24
  407534:	add	x0, x23, x22
  407538:	mov	x1, #0x1                   	// #1
  40753c:	bl	401af0 <fread@plt>
  407540:	lsr	x2, x19, #1
  407544:	mov	x3, x0
  407548:	mvn	x4, x2
  40754c:	mov	x0, x23
  407550:	add	x22, x22, x3
  407554:	cmp	x24, x3
  407558:	mov	x1, #0xffffffffffffffff    	// #-1
  40755c:	b.ne	4075c8 <ferror@plt+0x5968>  // b.any
  407560:	cmn	x19, #0x1
  407564:	b.eq	40760c <ferror@plt+0x59ac>  // b.none
  407568:	cmp	x4, x19
  40756c:	add	x19, x19, x2
  407570:	b.ls	407588 <ferror@plt+0x5928>  // b.plast
  407574:	mov	x1, x19
  407578:	bl	401a00 <realloc@plt>
  40757c:	cbz	x0, 407594 <ferror@plt+0x5934>
  407580:	mov	x23, x0
  407584:	b	407528 <ferror@plt+0x58c8>
  407588:	mov	x19, #0xffffffffffffffff    	// #-1
  40758c:	bl	401a00 <realloc@plt>
  407590:	cbnz	x0, 407580 <ferror@plt+0x5920>
  407594:	bl	401c30 <__errno_location@plt>
  407598:	ldr	w21, [x0]
  40759c:	mov	x24, x0
  4075a0:	mov	x0, x23
  4075a4:	mov	x23, #0x0                   	// #0
  4075a8:	bl	401b00 <free@plt>
  4075ac:	str	w21, [x24]
  4075b0:	mov	x0, x23
  4075b4:	ldp	x19, x20, [sp, #16]
  4075b8:	ldp	x21, x22, [sp, #32]
  4075bc:	ldp	x23, x24, [sp, #48]
  4075c0:	ldp	x29, x30, [sp], #192
  4075c4:	ret
  4075c8:	bl	401c30 <__errno_location@plt>
  4075cc:	mov	x24, x0
  4075d0:	mov	x0, x21
  4075d4:	ldr	w21, [x24]
  4075d8:	bl	401c60 <ferror@plt>
  4075dc:	cbnz	w0, 4075a0 <ferror@plt+0x5940>
  4075e0:	sub	x19, x19, #0x1
  4075e4:	cmp	x19, x22
  4075e8:	b.hi	407664 <ferror@plt+0x5a04>  // b.pmore
  4075ec:	strb	wzr, [x23, x22]
  4075f0:	mov	x0, x23
  4075f4:	str	x22, [x20]
  4075f8:	ldp	x19, x20, [sp, #16]
  4075fc:	ldp	x21, x22, [sp, #32]
  407600:	ldp	x23, x24, [sp, #48]
  407604:	ldp	x29, x30, [sp], #192
  407608:	ret
  40760c:	bl	401c30 <__errno_location@plt>
  407610:	mov	x24, x0
  407614:	mov	w21, #0xc                   	// #12
  407618:	mov	x0, x23
  40761c:	mov	x23, #0x0                   	// #0
  407620:	bl	401b00 <free@plt>
  407624:	str	w21, [x24]
  407628:	b	4075b0 <ferror@plt+0x5950>
  40762c:	mov	x0, x21
  407630:	bl	401b80 <ftello@plt>
  407634:	tbnz	x0, #63, 40750c <ferror@plt+0x58ac>
  407638:	ldr	x2, [sp, #112]
  40763c:	cmp	x2, x0
  407640:	b.le	40750c <ferror@plt+0x58ac>
  407644:	sub	x2, x2, x0
  407648:	adds	x19, x2, #0x1
  40764c:	b.ne	407510 <ferror@plt+0x58b0>  // b.any
  407650:	bl	401c30 <__errno_location@plt>
  407654:	mov	x23, #0x0                   	// #0
  407658:	mov	w1, #0xc                   	// #12
  40765c:	str	w1, [x0]
  407660:	b	4075b0 <ferror@plt+0x5950>
  407664:	mov	x0, x23
  407668:	add	x1, x22, #0x1
  40766c:	bl	401a00 <realloc@plt>
  407670:	cmp	x0, #0x0
  407674:	csel	x23, x23, x0, eq  // eq = none
  407678:	b	4075ec <ferror@plt+0x598c>
  40767c:	nop
  407680:	stp	x29, x30, [sp, #-48]!
  407684:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  407688:	mov	x29, sp
  40768c:	stp	x19, x20, [sp, #16]
  407690:	mov	x20, x1
  407694:	add	x1, x2, #0xfb0
  407698:	bl	401930 <fopen@plt>
  40769c:	cbz	x0, 4076e0 <ferror@plt+0x5a80>
  4076a0:	mov	x1, x20
  4076a4:	mov	x19, x0
  4076a8:	str	x21, [sp, #32]
  4076ac:	bl	4074c8 <ferror@plt+0x5868>
  4076b0:	mov	x20, x0
  4076b4:	bl	401c30 <__errno_location@plt>
  4076b8:	mov	x21, x0
  4076bc:	mov	x0, x19
  4076c0:	ldr	w19, [x21]
  4076c4:	bl	408f68 <ferror@plt+0x7308>
  4076c8:	cbnz	w0, 4076f4 <ferror@plt+0x5a94>
  4076cc:	mov	x0, x20
  4076d0:	ldp	x19, x20, [sp, #16]
  4076d4:	ldr	x21, [sp, #32]
  4076d8:	ldp	x29, x30, [sp], #48
  4076dc:	ret
  4076e0:	mov	x20, #0x0                   	// #0
  4076e4:	mov	x0, x20
  4076e8:	ldp	x19, x20, [sp, #16]
  4076ec:	ldp	x29, x30, [sp], #48
  4076f0:	ret
  4076f4:	cbz	x20, 407704 <ferror@plt+0x5aa4>
  4076f8:	ldr	w19, [x21]
  4076fc:	mov	x0, x20
  407700:	bl	401b00 <free@plt>
  407704:	str	w19, [x21]
  407708:	mov	x20, #0x0                   	// #0
  40770c:	mov	x0, x20
  407710:	ldp	x19, x20, [sp, #16]
  407714:	ldr	x21, [sp, #32]
  407718:	ldp	x29, x30, [sp], #48
  40771c:	ret
  407720:	stp	x29, x30, [sp, #-48]!
  407724:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  407728:	mov	x29, sp
  40772c:	stp	x19, x20, [sp, #16]
  407730:	mov	x20, x1
  407734:	add	x1, x2, #0x708
  407738:	bl	401930 <fopen@plt>
  40773c:	cbz	x0, 407780 <ferror@plt+0x5b20>
  407740:	mov	x1, x20
  407744:	mov	x19, x0
  407748:	str	x21, [sp, #32]
  40774c:	bl	4074c8 <ferror@plt+0x5868>
  407750:	mov	x20, x0
  407754:	bl	401c30 <__errno_location@plt>
  407758:	mov	x21, x0
  40775c:	mov	x0, x19
  407760:	ldr	w19, [x21]
  407764:	bl	408f68 <ferror@plt+0x7308>
  407768:	cbnz	w0, 407794 <ferror@plt+0x5b34>
  40776c:	mov	x0, x20
  407770:	ldp	x19, x20, [sp, #16]
  407774:	ldr	x21, [sp, #32]
  407778:	ldp	x29, x30, [sp], #48
  40777c:	ret
  407780:	mov	x20, #0x0                   	// #0
  407784:	mov	x0, x20
  407788:	ldp	x19, x20, [sp, #16]
  40778c:	ldp	x29, x30, [sp], #48
  407790:	ret
  407794:	cbz	x20, 4077a4 <ferror@plt+0x5b44>
  407798:	ldr	w19, [x21]
  40779c:	mov	x0, x20
  4077a0:	bl	401b00 <free@plt>
  4077a4:	str	w19, [x21]
  4077a8:	mov	x20, #0x0                   	// #0
  4077ac:	mov	x0, x20
  4077b0:	ldp	x19, x20, [sp, #16]
  4077b4:	ldr	x21, [sp, #32]
  4077b8:	ldp	x29, x30, [sp], #48
  4077bc:	ret
  4077c0:	sub	sp, sp, #0x50
  4077c4:	stp	x29, x30, [sp, #32]
  4077c8:	add	x29, sp, #0x20
  4077cc:	stp	x19, x20, [sp, #48]
  4077d0:	mov	x19, x5
  4077d4:	mov	x20, x4
  4077d8:	str	x21, [sp, #64]
  4077dc:	mov	x5, x3
  4077e0:	mov	x21, x0
  4077e4:	cbz	x1, 4079c0 <ferror@plt+0x5d60>
  4077e8:	mov	x4, x2
  4077ec:	mov	x3, x1
  4077f0:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  4077f4:	mov	w1, #0x1                   	// #1
  4077f8:	add	x2, x2, #0x710
  4077fc:	bl	401ab0 <__fprintf_chk@plt>
  407800:	mov	w2, #0x5                   	// #5
  407804:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407808:	mov	x0, #0x0                   	// #0
  40780c:	add	x1, x1, #0x728
  407810:	bl	401bd0 <dcgettext@plt>
  407814:	mov	x3, x0
  407818:	mov	w4, #0x7e3                 	// #2019
  40781c:	mov	w1, #0x1                   	// #1
  407820:	mov	x0, x21
  407824:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  407828:	add	x2, x2, #0xa20
  40782c:	bl	401ab0 <__fprintf_chk@plt>
  407830:	mov	w2, #0x5                   	// #5
  407834:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407838:	mov	x0, #0x0                   	// #0
  40783c:	add	x1, x1, #0x730
  407840:	bl	401bd0 <dcgettext@plt>
  407844:	mov	x1, x21
  407848:	bl	401be0 <fputs_unlocked@plt>
  40784c:	cmp	x19, #0x5
  407850:	b.eq	4079dc <ferror@plt+0x5d7c>  // b.none
  407854:	b.hi	4078a8 <ferror@plt+0x5c48>  // b.pmore
  407858:	cmp	x19, #0x2
  40785c:	b.eq	407a1c <ferror@plt+0x5dbc>  // b.none
  407860:	b.ls	40791c <ferror@plt+0x5cbc>  // b.plast
  407864:	cmp	x19, #0x3
  407868:	b.eq	407a9c <ferror@plt+0x5e3c>  // b.none
  40786c:	mov	w2, #0x5                   	// #5
  407870:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407874:	mov	x0, #0x0                   	// #0
  407878:	add	x1, x1, #0x848
  40787c:	bl	401bd0 <dcgettext@plt>
  407880:	mov	x2, x0
  407884:	ldp	x3, x4, [x20]
  407888:	mov	x0, x21
  40788c:	ldp	x5, x6, [x20, #16]
  407890:	mov	w1, #0x1                   	// #1
  407894:	ldp	x29, x30, [sp, #32]
  407898:	ldp	x19, x20, [sp, #48]
  40789c:	ldr	x21, [sp, #64]
  4078a0:	add	sp, sp, #0x50
  4078a4:	b	401ab0 <__fprintf_chk@plt>
  4078a8:	cmp	x19, #0x8
  4078ac:	b.eq	407ad8 <ferror@plt+0x5e78>  // b.none
  4078b0:	b.ls	407960 <ferror@plt+0x5d00>  // b.plast
  4078b4:	cmp	x19, #0x9
  4078b8:	b.ne	407a8c <ferror@plt+0x5e2c>  // b.any
  4078bc:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  4078c0:	add	x1, x1, #0x918
  4078c4:	mov	w2, #0x5                   	// #5
  4078c8:	mov	x0, #0x0                   	// #0
  4078cc:	bl	401bd0 <dcgettext@plt>
  4078d0:	ldp	x7, x8, [x20, #32]
  4078d4:	mov	x2, x0
  4078d8:	ldp	x3, x4, [x20]
  4078dc:	mov	x0, x21
  4078e0:	ldp	x5, x6, [x20, #16]
  4078e4:	str	x8, [sp]
  4078e8:	mov	w1, #0x1                   	// #1
  4078ec:	ldr	x8, [x20, #48]
  4078f0:	str	x8, [sp, #8]
  4078f4:	ldr	x8, [x20, #56]
  4078f8:	str	x8, [sp, #16]
  4078fc:	ldr	x8, [x20, #64]
  407900:	str	x8, [sp, #24]
  407904:	bl	401ab0 <__fprintf_chk@plt>
  407908:	ldp	x29, x30, [sp, #32]
  40790c:	ldp	x19, x20, [sp, #48]
  407910:	ldr	x21, [sp, #64]
  407914:	add	sp, sp, #0x50
  407918:	ret
  40791c:	cbz	x19, 4079ac <ferror@plt+0x5d4c>
  407920:	cmp	x19, #0x1
  407924:	b.ne	407a8c <ferror@plt+0x5e2c>  // b.any
  407928:	mov	w2, #0x5                   	// #5
  40792c:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407930:	mov	x0, #0x0                   	// #0
  407934:	add	x1, x1, #0x800
  407938:	bl	401bd0 <dcgettext@plt>
  40793c:	mov	x2, x0
  407940:	mov	w1, w19
  407944:	mov	x0, x21
  407948:	ldr	x3, [x20]
  40794c:	ldp	x29, x30, [sp, #32]
  407950:	ldp	x19, x20, [sp, #48]
  407954:	ldr	x21, [sp, #64]
  407958:	add	sp, sp, #0x50
  40795c:	b	401ab0 <__fprintf_chk@plt>
  407960:	cmp	x19, #0x6
  407964:	b.eq	407a54 <ferror@plt+0x5df4>  // b.none
  407968:	cmp	x19, #0x7
  40796c:	b.ne	407a8c <ferror@plt+0x5e2c>  // b.any
  407970:	mov	w2, #0x5                   	// #5
  407974:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407978:	mov	x0, #0x0                   	// #0
  40797c:	add	x1, x1, #0x8b8
  407980:	bl	401bd0 <dcgettext@plt>
  407984:	mov	x2, x0
  407988:	ldp	x7, x8, [x20, #32]
  40798c:	mov	x0, x21
  407990:	ldp	x3, x4, [x20]
  407994:	mov	w1, #0x1                   	// #1
  407998:	ldp	x5, x6, [x20, #16]
  40799c:	str	x8, [sp]
  4079a0:	ldr	x8, [x20, #48]
  4079a4:	str	x8, [sp, #8]
  4079a8:	bl	401ab0 <__fprintf_chk@plt>
  4079ac:	ldp	x29, x30, [sp, #32]
  4079b0:	ldp	x19, x20, [sp, #48]
  4079b4:	ldr	x21, [sp, #64]
  4079b8:	add	sp, sp, #0x50
  4079bc:	ret
  4079c0:	mov	x4, x3
  4079c4:	mov	w1, #0x1                   	// #1
  4079c8:	mov	x3, x2
  4079cc:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  4079d0:	add	x2, x2, #0x720
  4079d4:	bl	401ab0 <__fprintf_chk@plt>
  4079d8:	b	407800 <ferror@plt+0x5ba0>
  4079dc:	mov	w2, w19
  4079e0:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  4079e4:	mov	x0, #0x0                   	// #0
  4079e8:	add	x1, x1, #0x868
  4079ec:	bl	401bd0 <dcgettext@plt>
  4079f0:	mov	x2, x0
  4079f4:	ldp	x3, x4, [x20]
  4079f8:	mov	x0, x21
  4079fc:	ldp	x5, x6, [x20, #16]
  407a00:	mov	w1, #0x1                   	// #1
  407a04:	ldp	x29, x30, [sp, #32]
  407a08:	ldr	x7, [x20, #32]
  407a0c:	ldp	x19, x20, [sp, #48]
  407a10:	ldr	x21, [sp, #64]
  407a14:	add	sp, sp, #0x50
  407a18:	b	401ab0 <__fprintf_chk@plt>
  407a1c:	mov	w2, #0x5                   	// #5
  407a20:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407a24:	mov	x0, #0x0                   	// #0
  407a28:	add	x1, x1, #0x810
  407a2c:	bl	401bd0 <dcgettext@plt>
  407a30:	mov	x2, x0
  407a34:	ldp	x3, x4, [x20]
  407a38:	mov	x0, x21
  407a3c:	ldp	x29, x30, [sp, #32]
  407a40:	mov	w1, #0x1                   	// #1
  407a44:	ldp	x19, x20, [sp, #48]
  407a48:	ldr	x21, [sp, #64]
  407a4c:	add	sp, sp, #0x50
  407a50:	b	401ab0 <__fprintf_chk@plt>
  407a54:	mov	w2, #0x5                   	// #5
  407a58:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407a5c:	mov	x0, #0x0                   	// #0
  407a60:	add	x1, x1, #0x890
  407a64:	bl	401bd0 <dcgettext@plt>
  407a68:	mov	x2, x0
  407a6c:	ldp	x3, x4, [x20]
  407a70:	mov	x0, x21
  407a74:	ldp	x5, x6, [x20, #16]
  407a78:	mov	w1, #0x1                   	// #1
  407a7c:	ldp	x7, x8, [x20, #32]
  407a80:	str	x8, [sp]
  407a84:	bl	401ab0 <__fprintf_chk@plt>
  407a88:	b	4079ac <ferror@plt+0x5d4c>
  407a8c:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407a90:	mov	w2, #0x5                   	// #5
  407a94:	add	x1, x1, #0x950
  407a98:	b	4078c8 <ferror@plt+0x5c68>
  407a9c:	mov	w2, #0x5                   	// #5
  407aa0:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407aa4:	mov	x0, #0x0                   	// #0
  407aa8:	add	x1, x1, #0x828
  407aac:	bl	401bd0 <dcgettext@plt>
  407ab0:	mov	x2, x0
  407ab4:	ldp	x3, x4, [x20]
  407ab8:	mov	x0, x21
  407abc:	ldr	x5, [x20, #16]
  407ac0:	mov	w1, #0x1                   	// #1
  407ac4:	ldp	x29, x30, [sp, #32]
  407ac8:	ldp	x19, x20, [sp, #48]
  407acc:	ldr	x21, [sp, #64]
  407ad0:	add	sp, sp, #0x50
  407ad4:	b	401ab0 <__fprintf_chk@plt>
  407ad8:	mov	w2, #0x5                   	// #5
  407adc:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407ae0:	mov	x0, #0x0                   	// #0
  407ae4:	add	x1, x1, #0x8e8
  407ae8:	bl	401bd0 <dcgettext@plt>
  407aec:	mov	x2, x0
  407af0:	ldp	x7, x8, [x20, #32]
  407af4:	mov	x0, x21
  407af8:	ldp	x3, x4, [x20]
  407afc:	mov	w1, #0x1                   	// #1
  407b00:	ldp	x5, x6, [x20, #16]
  407b04:	str	x8, [sp]
  407b08:	ldr	x8, [x20, #48]
  407b0c:	str	x8, [sp, #8]
  407b10:	ldr	x8, [x20, #56]
  407b14:	str	x8, [sp, #16]
  407b18:	bl	401ab0 <__fprintf_chk@plt>
  407b1c:	b	4079ac <ferror@plt+0x5d4c>
  407b20:	ldr	x5, [x4]
  407b24:	cbz	x5, 407b40 <ferror@plt+0x5ee0>
  407b28:	mov	x5, #0x0                   	// #0
  407b2c:	nop
  407b30:	add	x5, x5, #0x1
  407b34:	ldr	x6, [x4, x5, lsl #3]
  407b38:	cbnz	x6, 407b30 <ferror@plt+0x5ed0>
  407b3c:	b	4077c0 <ferror@plt+0x5b60>
  407b40:	mov	x5, #0x0                   	// #0
  407b44:	b	4077c0 <ferror@plt+0x5b60>
  407b48:	stp	x29, x30, [sp, #-96]!
  407b4c:	mov	x29, sp
  407b50:	ldp	x6, x8, [x4]
  407b54:	ldr	w7, [x4, #24]
  407b58:	add	x5, x6, #0xf
  407b5c:	and	x5, x5, #0xfffffffffffffff8
  407b60:	tbnz	w7, #31, 407c48 <ferror@plt+0x5fe8>
  407b64:	ldr	x4, [x6]
  407b68:	str	x4, [sp, #16]
  407b6c:	cbz	x4, 407c98 <ferror@plt+0x6038>
  407b70:	add	x4, x5, #0xf
  407b74:	ldr	x5, [x5]
  407b78:	str	x5, [sp, #24]
  407b7c:	and	x4, x4, #0xfffffffffffffff8
  407b80:	cbz	x5, 407c84 <ferror@plt+0x6024>
  407b84:	add	x5, x4, #0xf
  407b88:	and	x5, x5, #0xfffffffffffffff8
  407b8c:	ldr	x4, [x4]
  407b90:	str	x4, [sp, #32]
  407b94:	cbz	x4, 407c34 <ferror@plt+0x5fd4>
  407b98:	add	x6, x5, #0xf
  407b9c:	and	x6, x6, #0xfffffffffffffff8
  407ba0:	ldr	x4, [x5]
  407ba4:	str	x4, [sp, #40]
  407ba8:	cbz	x4, 407cac <ferror@plt+0x604c>
  407bac:	ldr	x5, [x6]
  407bb0:	str	x5, [sp, #48]
  407bb4:	add	x4, x6, #0xf
  407bb8:	and	x4, x4, #0xfffffffffffffff8
  407bbc:	cbz	x5, 407cc0 <ferror@plt+0x6060>
  407bc0:	add	x6, x4, #0xf
  407bc4:	and	x6, x6, #0xfffffffffffffff8
  407bc8:	ldr	x4, [x4]
  407bcc:	str	x4, [sp, #56]
  407bd0:	cbz	x4, 407cc8 <ferror@plt+0x6068>
  407bd4:	ldr	x5, [x6]
  407bd8:	str	x5, [sp, #64]
  407bdc:	add	x4, x6, #0xf
  407be0:	and	x4, x4, #0xfffffffffffffff8
  407be4:	cbz	x5, 407cd0 <ferror@plt+0x6070>
  407be8:	add	x5, x4, #0xf
  407bec:	and	x5, x5, #0xfffffffffffffff8
  407bf0:	ldr	x4, [x4]
  407bf4:	str	x4, [sp, #72]
  407bf8:	cbz	x4, 407cd8 <ferror@plt+0x6078>
  407bfc:	add	x6, x5, #0xf
  407c00:	and	x6, x6, #0xfffffffffffffff8
  407c04:	ldr	x4, [x5]
  407c08:	str	x4, [sp, #80]
  407c0c:	cbz	x4, 407ce0 <ferror@plt+0x6080>
  407c10:	ldr	x4, [x6]
  407c14:	str	x4, [sp, #88]
  407c18:	cmp	x4, #0x0
  407c1c:	cset	x5, ne  // ne = any
  407c20:	add	x5, x5, #0x9
  407c24:	add	x4, sp, #0x10
  407c28:	bl	4077c0 <ferror@plt+0x5b60>
  407c2c:	ldp	x29, x30, [sp], #96
  407c30:	ret
  407c34:	add	x4, sp, #0x10
  407c38:	mov	x5, #0x2                   	// #2
  407c3c:	bl	4077c0 <ferror@plt+0x5b60>
  407c40:	ldp	x29, x30, [sp], #96
  407c44:	ret
  407c48:	add	w4, w7, #0x8
  407c4c:	cmp	w4, #0x0
  407c50:	b.gt	407b64 <ferror@plt+0x5f04>
  407c54:	ldr	x9, [x8, w7, sxtw]
  407c58:	str	x9, [sp, #16]
  407c5c:	cbz	x9, 407c98 <ferror@plt+0x6038>
  407c60:	cbz	w4, 407e10 <ferror@plt+0x61b0>
  407c64:	add	w9, w7, #0x10
  407c68:	cmp	w9, #0x0
  407c6c:	b.le	407ce8 <ferror@plt+0x6088>
  407c70:	mov	x4, x5
  407c74:	mov	x5, x6
  407c78:	ldr	x5, [x5]
  407c7c:	str	x5, [sp, #24]
  407c80:	cbnz	x5, 407b84 <ferror@plt+0x5f24>
  407c84:	add	x4, sp, #0x10
  407c88:	mov	x5, #0x1                   	// #1
  407c8c:	bl	4077c0 <ferror@plt+0x5b60>
  407c90:	ldp	x29, x30, [sp], #96
  407c94:	ret
  407c98:	add	x4, sp, #0x10
  407c9c:	mov	x5, #0x0                   	// #0
  407ca0:	bl	4077c0 <ferror@plt+0x5b60>
  407ca4:	ldp	x29, x30, [sp], #96
  407ca8:	ret
  407cac:	add	x4, sp, #0x10
  407cb0:	mov	x5, #0x3                   	// #3
  407cb4:	bl	4077c0 <ferror@plt+0x5b60>
  407cb8:	ldp	x29, x30, [sp], #96
  407cbc:	ret
  407cc0:	mov	x5, #0x4                   	// #4
  407cc4:	b	407c24 <ferror@plt+0x5fc4>
  407cc8:	mov	x5, #0x5                   	// #5
  407ccc:	b	407c24 <ferror@plt+0x5fc4>
  407cd0:	mov	x5, #0x6                   	// #6
  407cd4:	b	407c24 <ferror@plt+0x5fc4>
  407cd8:	mov	x5, #0x7                   	// #7
  407cdc:	b	407c24 <ferror@plt+0x5fc4>
  407ce0:	mov	x5, #0x8                   	// #8
  407ce4:	b	407c24 <ferror@plt+0x5fc4>
  407ce8:	ldr	x4, [x8, w4, sxtw]
  407cec:	str	x4, [sp, #24]
  407cf0:	cbz	x4, 407c84 <ferror@plt+0x6024>
  407cf4:	cbz	w9, 407e38 <ferror@plt+0x61d8>
  407cf8:	add	w10, w7, #0x18
  407cfc:	mov	x4, x6
  407d00:	cmp	w10, #0x0
  407d04:	b.gt	407b8c <ferror@plt+0x5f2c>
  407d08:	ldr	x4, [x8, w9, sxtw]
  407d0c:	str	x4, [sp, #32]
  407d10:	cbz	x4, 407c34 <ferror@plt+0x5fd4>
  407d14:	cbz	w10, 407e30 <ferror@plt+0x61d0>
  407d18:	add	w4, w7, #0x20
  407d1c:	cmp	w4, #0x0
  407d20:	b.le	407d34 <ferror@plt+0x60d4>
  407d24:	add	x4, x6, #0xf
  407d28:	mov	x5, x6
  407d2c:	and	x6, x4, #0xfffffffffffffff8
  407d30:	b	407ba0 <ferror@plt+0x5f40>
  407d34:	ldr	x5, [x8, w10, sxtw]
  407d38:	str	x5, [sp, #40]
  407d3c:	cbz	x5, 407cac <ferror@plt+0x604c>
  407d40:	cbz	w4, 407bac <ferror@plt+0x5f4c>
  407d44:	add	w5, w7, #0x28
  407d48:	cmp	w5, #0x0
  407d4c:	b.gt	407bac <ferror@plt+0x5f4c>
  407d50:	ldr	x4, [x8, w4, sxtw]
  407d54:	str	x4, [sp, #48]
  407d58:	cbz	x4, 407cc0 <ferror@plt+0x6060>
  407d5c:	cbz	w5, 407e28 <ferror@plt+0x61c8>
  407d60:	add	w4, w7, #0x30
  407d64:	cmp	w4, #0x0
  407d68:	b.le	407d7c <ferror@plt+0x611c>
  407d6c:	add	x5, x6, #0xf
  407d70:	mov	x4, x6
  407d74:	and	x6, x5, #0xfffffffffffffff8
  407d78:	b	407bc8 <ferror@plt+0x5f68>
  407d7c:	ldr	x5, [x8, w5, sxtw]
  407d80:	str	x5, [sp, #56]
  407d84:	cbz	x5, 407cc8 <ferror@plt+0x6068>
  407d88:	cbz	w4, 407bd4 <ferror@plt+0x5f74>
  407d8c:	add	w5, w7, #0x38
  407d90:	cmp	w5, #0x0
  407d94:	b.gt	407bd4 <ferror@plt+0x5f74>
  407d98:	ldr	x4, [x8, w4, sxtw]
  407d9c:	str	x4, [sp, #64]
  407da0:	cbz	x4, 407cd0 <ferror@plt+0x6070>
  407da4:	cbz	w5, 407e20 <ferror@plt+0x61c0>
  407da8:	add	w9, w7, #0x40
  407dac:	cmp	w9, #0x0
  407db0:	b.le	407dc4 <ferror@plt+0x6164>
  407db4:	add	x5, x6, #0xf
  407db8:	mov	x4, x6
  407dbc:	and	x5, x5, #0xfffffffffffffff8
  407dc0:	b	407bf0 <ferror@plt+0x5f90>
  407dc4:	ldr	x4, [x8, w5, sxtw]
  407dc8:	str	x4, [sp, #72]
  407dcc:	cbz	x4, 407cd8 <ferror@plt+0x6078>
  407dd0:	cbz	w9, 407e18 <ferror@plt+0x61b8>
  407dd4:	add	w4, w7, #0x48
  407dd8:	cmp	w4, #0x0
  407ddc:	b.le	407df0 <ferror@plt+0x6190>
  407de0:	add	x4, x6, #0xf
  407de4:	mov	x5, x6
  407de8:	and	x6, x4, #0xfffffffffffffff8
  407dec:	b	407c04 <ferror@plt+0x5fa4>
  407df0:	ldr	x5, [x8, w9, sxtw]
  407df4:	str	x5, [sp, #80]
  407df8:	cbz	x5, 407ce0 <ferror@plt+0x6080>
  407dfc:	cbz	w4, 407c10 <ferror@plt+0x5fb0>
  407e00:	add	x8, x8, w4, sxtw
  407e04:	cmn	w7, #0x4f
  407e08:	csel	x6, x8, x6, lt  // lt = tstop
  407e0c:	b	407c10 <ferror@plt+0x5fb0>
  407e10:	mov	x5, x6
  407e14:	b	407b70 <ferror@plt+0x5f10>
  407e18:	mov	x5, x6
  407e1c:	b	407bfc <ferror@plt+0x5f9c>
  407e20:	mov	x4, x6
  407e24:	b	407be8 <ferror@plt+0x5f88>
  407e28:	mov	x4, x6
  407e2c:	b	407bc0 <ferror@plt+0x5f60>
  407e30:	mov	x5, x6
  407e34:	b	407b98 <ferror@plt+0x5f38>
  407e38:	mov	x4, x6
  407e3c:	b	407b84 <ferror@plt+0x5f24>
  407e40:	stp	x29, x30, [sp, #-288]!
  407e44:	mov	w10, #0xffffffe0            	// #-32
  407e48:	mov	w9, #0xffffff80            	// #-128
  407e4c:	mov	x29, sp
  407e50:	add	x11, sp, #0x100
  407e54:	add	x12, sp, #0x120
  407e58:	stp	x12, x12, [sp, #16]
  407e5c:	str	x11, [sp, #32]
  407e60:	stp	w10, w9, [sp, #40]
  407e64:	str	x4, [sp, #48]
  407e68:	str	q0, [sp, #128]
  407e6c:	str	q1, [sp, #144]
  407e70:	str	q2, [sp, #160]
  407e74:	str	q3, [sp, #176]
  407e78:	str	q4, [sp, #192]
  407e7c:	str	q5, [sp, #208]
  407e80:	str	q6, [sp, #224]
  407e84:	str	q7, [sp, #240]
  407e88:	stp	x4, x5, [sp, #256]
  407e8c:	stp	x6, x7, [sp, #272]
  407e90:	cbz	x4, 407f80 <ferror@plt+0x6320>
  407e94:	str	x5, [sp, #56]
  407e98:	cbz	x5, 407f78 <ferror@plt+0x6318>
  407e9c:	str	x6, [sp, #64]
  407ea0:	mov	x5, #0x2                   	// #2
  407ea4:	cbz	x6, 407f18 <ferror@plt+0x62b8>
  407ea8:	str	x7, [sp, #72]
  407eac:	mov	x5, #0x3                   	// #3
  407eb0:	cbz	x7, 407f18 <ferror@plt+0x62b8>
  407eb4:	ldr	x4, [sp, #288]
  407eb8:	str	x4, [sp, #80]
  407ebc:	mov	x5, #0x4                   	// #4
  407ec0:	cbz	x4, 407f18 <ferror@plt+0x62b8>
  407ec4:	ldr	x5, [sp, #296]
  407ec8:	str	x5, [sp, #88]
  407ecc:	add	x4, sp, #0x130
  407ed0:	cbz	x5, 407f28 <ferror@plt+0x62c8>
  407ed4:	ldr	x5, [x4]
  407ed8:	str	x5, [sp, #96]
  407edc:	add	x4, x4, #0x8
  407ee0:	cbz	x5, 407f3c <ferror@plt+0x62dc>
  407ee4:	ldr	x5, [x4]
  407ee8:	str	x5, [sp, #104]
  407eec:	add	x4, x4, #0x8
  407ef0:	cbz	x5, 407f50 <ferror@plt+0x62f0>
  407ef4:	ldr	x5, [x4]
  407ef8:	str	x5, [sp, #112]
  407efc:	add	x4, x4, #0x8
  407f00:	cbz	x5, 407f64 <ferror@plt+0x6304>
  407f04:	ldr	x4, [x4]
  407f08:	str	x4, [sp, #120]
  407f0c:	cmp	x4, #0x0
  407f10:	cset	x5, ne  // ne = any
  407f14:	add	x5, x5, #0x9
  407f18:	add	x4, sp, #0x30
  407f1c:	bl	4077c0 <ferror@plt+0x5b60>
  407f20:	ldp	x29, x30, [sp], #288
  407f24:	ret
  407f28:	add	x4, sp, #0x30
  407f2c:	mov	x5, #0x5                   	// #5
  407f30:	bl	4077c0 <ferror@plt+0x5b60>
  407f34:	ldp	x29, x30, [sp], #288
  407f38:	ret
  407f3c:	add	x4, sp, #0x30
  407f40:	mov	x5, #0x6                   	// #6
  407f44:	bl	4077c0 <ferror@plt+0x5b60>
  407f48:	ldp	x29, x30, [sp], #288
  407f4c:	ret
  407f50:	add	x4, sp, #0x30
  407f54:	mov	x5, #0x7                   	// #7
  407f58:	bl	4077c0 <ferror@plt+0x5b60>
  407f5c:	ldp	x29, x30, [sp], #288
  407f60:	ret
  407f64:	add	x4, sp, #0x30
  407f68:	mov	x5, #0x8                   	// #8
  407f6c:	bl	4077c0 <ferror@plt+0x5b60>
  407f70:	ldp	x29, x30, [sp], #288
  407f74:	ret
  407f78:	mov	x5, #0x1                   	// #1
  407f7c:	b	407f18 <ferror@plt+0x62b8>
  407f80:	mov	x5, #0x0                   	// #0
  407f84:	b	407f18 <ferror@plt+0x62b8>
  407f88:	stp	x29, x30, [sp, #-16]!
  407f8c:	mov	w2, #0x5                   	// #5
  407f90:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407f94:	mov	x29, sp
  407f98:	add	x1, x1, #0x990
  407f9c:	mov	x0, #0x0                   	// #0
  407fa0:	bl	401bd0 <dcgettext@plt>
  407fa4:	mov	x1, x0
  407fa8:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  407fac:	mov	w0, #0x1                   	// #1
  407fb0:	add	x2, x2, #0x9a8
  407fb4:	bl	4019a0 <__printf_chk@plt>
  407fb8:	mov	w2, #0x5                   	// #5
  407fbc:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407fc0:	mov	x0, #0x0                   	// #0
  407fc4:	add	x1, x1, #0x9c0
  407fc8:	bl	401bd0 <dcgettext@plt>
  407fcc:	mov	x1, x0
  407fd0:	adrp	x3, 40a000 <ferror@plt+0x83a0>
  407fd4:	add	x3, x3, #0xdc8
  407fd8:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  407fdc:	mov	w0, #0x1                   	// #1
  407fe0:	add	x2, x2, #0xdf0
  407fe4:	bl	4019a0 <__printf_chk@plt>
  407fe8:	mov	w2, #0x5                   	// #5
  407fec:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  407ff0:	mov	x0, #0x0                   	// #0
  407ff4:	add	x1, x1, #0x9d8
  407ff8:	bl	401bd0 <dcgettext@plt>
  407ffc:	ldp	x29, x30, [sp], #16
  408000:	adrp	x1, 41e000 <ferror@plt+0x1c3a0>
  408004:	ldr	x1, [x1, #720]
  408008:	b	401be0 <fputs_unlocked@plt>
  40800c:	nop
  408010:	stp	x29, x30, [sp, #-32]!
  408014:	umulh	x2, x0, x1
  408018:	mov	x29, sp
  40801c:	str	x19, [sp, #16]
  408020:	mul	x19, x0, x1
  408024:	cmp	x2, #0x0
  408028:	cset	x0, ne  // ne = any
  40802c:	tbnz	x19, #63, 408054 <ferror@plt+0x63f4>
  408030:	cbnz	x0, 408054 <ferror@plt+0x63f4>
  408034:	mov	x0, x19
  408038:	bl	401940 <malloc@plt>
  40803c:	cmp	x0, #0x0
  408040:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408044:	b.ne	408054 <ferror@plt+0x63f4>  // b.any
  408048:	ldr	x19, [sp, #16]
  40804c:	ldp	x29, x30, [sp], #32
  408050:	ret
  408054:	bl	408370 <ferror@plt+0x6710>
  408058:	stp	x29, x30, [sp, #-32]!
  40805c:	umulh	x4, x1, x2
  408060:	mov	x29, sp
  408064:	str	x19, [sp, #16]
  408068:	mul	x19, x1, x2
  40806c:	cmp	x4, #0x0
  408070:	cset	x1, ne  // ne = any
  408074:	tbnz	x19, #63, 4080bc <ferror@plt+0x645c>
  408078:	cbnz	x1, 4080bc <ferror@plt+0x645c>
  40807c:	cmp	x19, #0x0
  408080:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  408084:	b.ne	4080a8 <ferror@plt+0x6448>  // b.any
  408088:	mov	x1, x19
  40808c:	bl	401a00 <realloc@plt>
  408090:	cmp	x0, #0x0
  408094:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408098:	b.ne	4080bc <ferror@plt+0x645c>  // b.any
  40809c:	ldr	x19, [sp, #16]
  4080a0:	ldp	x29, x30, [sp], #32
  4080a4:	ret
  4080a8:	bl	401b00 <free@plt>
  4080ac:	mov	x0, #0x0                   	// #0
  4080b0:	ldr	x19, [sp, #16]
  4080b4:	ldp	x29, x30, [sp], #32
  4080b8:	ret
  4080bc:	bl	408370 <ferror@plt+0x6710>
  4080c0:	stp	x29, x30, [sp, #-32]!
  4080c4:	mov	x4, x0
  4080c8:	mov	x29, sp
  4080cc:	ldr	x3, [x1]
  4080d0:	str	x19, [sp, #16]
  4080d4:	cbz	x0, 408124 <ferror@plt+0x64c4>
  4080d8:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  4080dc:	movk	x5, #0x5554
  4080e0:	udiv	x5, x5, x2
  4080e4:	cmp	x5, x3
  4080e8:	b.ls	408170 <ferror@plt+0x6510>  // b.plast
  4080ec:	add	x19, x3, #0x1
  4080f0:	add	x19, x19, x3, lsr #1
  4080f4:	str	x19, [x1]
  4080f8:	mul	x19, x2, x19
  4080fc:	cbz	x19, 40815c <ferror@plt+0x64fc>
  408100:	mov	x0, x4
  408104:	mov	x1, x19
  408108:	bl	401a00 <realloc@plt>
  40810c:	cmp	x0, #0x0
  408110:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408114:	b.ne	408170 <ferror@plt+0x6510>  // b.any
  408118:	ldr	x19, [sp, #16]
  40811c:	ldp	x29, x30, [sp], #32
  408120:	ret
  408124:	cbz	x3, 408148 <ferror@plt+0x64e8>
  408128:	umulh	x0, x3, x2
  40812c:	mul	x19, x3, x2
  408130:	cmp	x0, #0x0
  408134:	cset	x0, ne  // ne = any
  408138:	tbnz	x19, #63, 408170 <ferror@plt+0x6510>
  40813c:	cbnz	x0, 408170 <ferror@plt+0x6510>
  408140:	str	x3, [x1]
  408144:	b	408100 <ferror@plt+0x64a0>
  408148:	mov	x3, #0x80                  	// #128
  40814c:	cmp	x2, x3
  408150:	udiv	x3, x3, x2
  408154:	cinc	x3, x3, hi  // hi = pmore
  408158:	b	408128 <ferror@plt+0x64c8>
  40815c:	bl	401b00 <free@plt>
  408160:	mov	x0, #0x0                   	// #0
  408164:	ldr	x19, [sp, #16]
  408168:	ldp	x29, x30, [sp], #32
  40816c:	ret
  408170:	bl	408370 <ferror@plt+0x6710>
  408174:	nop
  408178:	stp	x29, x30, [sp, #-32]!
  40817c:	mov	x29, sp
  408180:	str	x19, [sp, #16]
  408184:	mov	x19, x0
  408188:	bl	401940 <malloc@plt>
  40818c:	cmp	x0, #0x0
  408190:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408194:	b.ne	4081a4 <ferror@plt+0x6544>  // b.any
  408198:	ldr	x19, [sp, #16]
  40819c:	ldp	x29, x30, [sp], #32
  4081a0:	ret
  4081a4:	bl	408370 <ferror@plt+0x6710>
  4081a8:	stp	x29, x30, [sp, #-32]!
  4081ac:	mov	x29, sp
  4081b0:	str	x19, [sp, #16]
  4081b4:	mov	x19, x0
  4081b8:	bl	401940 <malloc@plt>
  4081bc:	cmp	x0, #0x0
  4081c0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4081c4:	b.ne	4081d4 <ferror@plt+0x6574>  // b.any
  4081c8:	ldr	x19, [sp, #16]
  4081cc:	ldp	x29, x30, [sp], #32
  4081d0:	ret
  4081d4:	bl	408370 <ferror@plt+0x6710>
  4081d8:	stp	x29, x30, [sp, #-32]!
  4081dc:	cmp	x1, #0x0
  4081e0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4081e4:	mov	x29, sp
  4081e8:	b.ne	408210 <ferror@plt+0x65b0>  // b.any
  4081ec:	str	x19, [sp, #16]
  4081f0:	mov	x19, x1
  4081f4:	bl	401a00 <realloc@plt>
  4081f8:	cmp	x0, #0x0
  4081fc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408200:	b.ne	408220 <ferror@plt+0x65c0>  // b.any
  408204:	ldr	x19, [sp, #16]
  408208:	ldp	x29, x30, [sp], #32
  40820c:	ret
  408210:	bl	401b00 <free@plt>
  408214:	mov	x0, #0x0                   	// #0
  408218:	ldp	x29, x30, [sp], #32
  40821c:	ret
  408220:	bl	408370 <ferror@plt+0x6710>
  408224:	nop
  408228:	stp	x29, x30, [sp, #-16]!
  40822c:	mov	x2, x1
  408230:	mov	x29, sp
  408234:	ldr	x1, [x1]
  408238:	cbz	x0, 408268 <ferror@plt+0x6608>
  40823c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  408240:	movk	x3, #0x5553
  408244:	cmp	x1, x3
  408248:	b.hi	40827c <ferror@plt+0x661c>  // b.pmore
  40824c:	add	x3, x1, #0x1
  408250:	add	x1, x3, x1, lsr #1
  408254:	str	x1, [x2]
  408258:	bl	401a00 <realloc@plt>
  40825c:	cbz	x0, 40827c <ferror@plt+0x661c>
  408260:	ldp	x29, x30, [sp], #16
  408264:	ret
  408268:	cmp	x1, #0x0
  40826c:	cbnz	x1, 408278 <ferror@plt+0x6618>
  408270:	mov	x1, #0x80                  	// #128
  408274:	b	408254 <ferror@plt+0x65f4>
  408278:	b.ge	408254 <ferror@plt+0x65f4>  // b.tcont
  40827c:	bl	408370 <ferror@plt+0x6710>
  408280:	stp	x29, x30, [sp, #-32]!
  408284:	mov	x1, #0x1                   	// #1
  408288:	mov	x29, sp
  40828c:	str	x19, [sp, #16]
  408290:	mov	x19, x0
  408294:	bl	4019f0 <calloc@plt>
  408298:	cmp	x0, #0x0
  40829c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4082a0:	b.ne	4082b0 <ferror@plt+0x6650>  // b.any
  4082a4:	ldr	x19, [sp, #16]
  4082a8:	ldp	x29, x30, [sp], #32
  4082ac:	ret
  4082b0:	bl	408370 <ferror@plt+0x6710>
  4082b4:	nop
  4082b8:	umulh	x4, x0, x1
  4082bc:	stp	x29, x30, [sp, #-16]!
  4082c0:	mul	x2, x0, x1
  4082c4:	cmp	x4, #0x0
  4082c8:	mov	x29, sp
  4082cc:	cset	x3, ne  // ne = any
  4082d0:	tbnz	x2, #63, 4082e8 <ferror@plt+0x6688>
  4082d4:	cbnz	x3, 4082e8 <ferror@plt+0x6688>
  4082d8:	bl	4019f0 <calloc@plt>
  4082dc:	cbz	x0, 4082e8 <ferror@plt+0x6688>
  4082e0:	ldp	x29, x30, [sp], #16
  4082e4:	ret
  4082e8:	bl	408370 <ferror@plt+0x6710>
  4082ec:	nop
  4082f0:	stp	x29, x30, [sp, #-32]!
  4082f4:	mov	x29, sp
  4082f8:	stp	x19, x20, [sp, #16]
  4082fc:	mov	x19, x1
  408300:	mov	x20, x0
  408304:	mov	x0, x1
  408308:	bl	401940 <malloc@plt>
  40830c:	cmp	x0, #0x0
  408310:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408314:	b.ne	40832c <ferror@plt+0x66cc>  // b.any
  408318:	mov	x2, x19
  40831c:	mov	x1, x20
  408320:	ldp	x19, x20, [sp, #16]
  408324:	ldp	x29, x30, [sp], #32
  408328:	b	401820 <memcpy@plt>
  40832c:	bl	408370 <ferror@plt+0x6710>
  408330:	stp	x29, x30, [sp, #-32]!
  408334:	mov	x29, sp
  408338:	stp	x19, x20, [sp, #16]
  40833c:	mov	x20, x0
  408340:	bl	401860 <strlen@plt>
  408344:	add	x19, x0, #0x1
  408348:	mov	x0, x19
  40834c:	bl	401940 <malloc@plt>
  408350:	cbz	x0, 408368 <ferror@plt+0x6708>
  408354:	mov	x2, x19
  408358:	mov	x1, x20
  40835c:	ldp	x19, x20, [sp, #16]
  408360:	ldp	x29, x30, [sp], #32
  408364:	b	401820 <memcpy@plt>
  408368:	bl	408370 <ferror@plt+0x6710>
  40836c:	nop
  408370:	stp	x29, x30, [sp, #-32]!
  408374:	adrp	x0, 41e000 <ferror@plt+0x1c3a0>
  408378:	mov	w2, #0x5                   	// #5
  40837c:	mov	x29, sp
  408380:	str	x19, [sp, #16]
  408384:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  408388:	ldr	w19, [x0, #584]
  40838c:	add	x1, x1, #0xa50
  408390:	mov	x0, #0x0                   	// #0
  408394:	bl	401bd0 <dcgettext@plt>
  408398:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  40839c:	mov	x3, x0
  4083a0:	add	x2, x2, #0xfb8
  4083a4:	mov	w0, w19
  4083a8:	mov	w1, #0x0                   	// #0
  4083ac:	bl	401880 <error@plt>
  4083b0:	bl	401a40 <abort@plt>
  4083b4:	nop
  4083b8:	stp	x29, x30, [sp, #-80]!
  4083bc:	mov	x29, sp
  4083c0:	stp	x19, x20, [sp, #16]
  4083c4:	mov	w19, w6
  4083c8:	stp	x21, x22, [sp, #32]
  4083cc:	mov	x22, x5
  4083d0:	mov	x21, x0
  4083d4:	stp	x23, x24, [sp, #48]
  4083d8:	mov	x24, x2
  4083dc:	mov	x23, x3
  4083e0:	mov	w2, w1
  4083e4:	add	x3, sp, #0x48
  4083e8:	mov	x1, #0x0                   	// #0
  4083ec:	bl	408ab0 <ferror@plt+0x6e50>
  4083f0:	cbnz	w0, 408428 <ferror@plt+0x67c8>
  4083f4:	ldr	x20, [sp, #72]
  4083f8:	cmp	x20, x24
  4083fc:	ccmp	x20, x23, #0x2, cs  // cs = hs, nlast
  408400:	b.ls	40847c <ferror@plt+0x681c>  // b.plast
  408404:	bl	401c30 <__errno_location@plt>
  408408:	mov	x1, #0x3fffffff            	// #1073741823
  40840c:	cmp	x20, x1
  408410:	b.ls	408494 <ferror@plt+0x6834>  // b.plast
  408414:	mov	w20, #0x4b                  	// #75
  408418:	str	w20, [x0]
  40841c:	cbnz	w19, 408454 <ferror@plt+0x67f4>
  408420:	mov	w19, #0x1                   	// #1
  408424:	b	408454 <ferror@plt+0x67f4>
  408428:	mov	w20, w0
  40842c:	bl	401c30 <__errno_location@plt>
  408430:	cmp	w20, #0x1
  408434:	b.eq	4084a8 <ferror@plt+0x6848>  // b.none
  408438:	cmp	w20, #0x3
  40843c:	b.eq	4084c0 <ferror@plt+0x6860>  // b.none
  408440:	ldr	w20, [x0]
  408444:	cmp	w19, #0x0
  408448:	csinc	w19, w19, wzr, ne  // ne = any
  40844c:	cmp	w20, #0x16
  408450:	csel	w20, w20, wzr, ne  // ne = any
  408454:	mov	x0, x21
  408458:	bl	4064c0 <ferror@plt+0x4860>
  40845c:	mov	w1, w20
  408460:	mov	x4, x0
  408464:	mov	x3, x22
  408468:	mov	w0, w19
  40846c:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  408470:	add	x2, x2, #0xef8
  408474:	bl	401880 <error@plt>
  408478:	ldr	x20, [sp, #72]
  40847c:	mov	x0, x20
  408480:	ldp	x19, x20, [sp, #16]
  408484:	ldp	x21, x22, [sp, #32]
  408488:	ldp	x23, x24, [sp, #48]
  40848c:	ldp	x29, x30, [sp], #80
  408490:	ret
  408494:	mov	w20, #0x22                  	// #34
  408498:	str	w20, [x0]
  40849c:	cbnz	w19, 408454 <ferror@plt+0x67f4>
  4084a0:	mov	w19, #0x1                   	// #1
  4084a4:	b	408454 <ferror@plt+0x67f4>
  4084a8:	cmp	w19, #0x0
  4084ac:	mov	w1, #0x4b                  	// #75
  4084b0:	csel	w19, w19, w20, ne  // ne = any
  4084b4:	mov	w20, w1
  4084b8:	str	w1, [x0]
  4084bc:	b	408454 <ferror@plt+0x67f4>
  4084c0:	str	wzr, [x0]
  4084c4:	mov	w20, #0x0                   	// #0
  4084c8:	cbnz	w19, 408454 <ferror@plt+0x67f4>
  4084cc:	mov	w20, w19
  4084d0:	mov	w19, #0x1                   	// #1
  4084d4:	b	408454 <ferror@plt+0x67f4>
  4084d8:	stp	x29, x30, [sp, #-80]!
  4084dc:	mov	x29, sp
  4084e0:	stp	x19, x20, [sp, #16]
  4084e4:	mov	w19, w5
  4084e8:	stp	x21, x22, [sp, #32]
  4084ec:	mov	x22, x4
  4084f0:	mov	x21, x0
  4084f4:	mov	x4, x3
  4084f8:	add	x3, sp, #0x48
  4084fc:	stp	x23, x24, [sp, #48]
  408500:	mov	x24, x1
  408504:	mov	x23, x2
  408508:	mov	x1, #0x0                   	// #0
  40850c:	mov	w2, #0xa                   	// #10
  408510:	bl	408ab0 <ferror@plt+0x6e50>
  408514:	cbnz	w0, 40854c <ferror@plt+0x68ec>
  408518:	ldr	x20, [sp, #72]
  40851c:	cmp	x24, x20
  408520:	ccmp	x23, x20, #0x0, ls  // ls = plast
  408524:	b.cs	4085a0 <ferror@plt+0x6940>  // b.hs, b.nlast
  408528:	bl	401c30 <__errno_location@plt>
  40852c:	mov	x1, #0x3fffffff            	// #1073741823
  408530:	cmp	x20, x1
  408534:	b.ls	4085b8 <ferror@plt+0x6958>  // b.plast
  408538:	mov	w20, #0x4b                  	// #75
  40853c:	str	w20, [x0]
  408540:	cbnz	w19, 408578 <ferror@plt+0x6918>
  408544:	mov	w19, #0x1                   	// #1
  408548:	b	408578 <ferror@plt+0x6918>
  40854c:	mov	w20, w0
  408550:	bl	401c30 <__errno_location@plt>
  408554:	cmp	w20, #0x1
  408558:	b.eq	4085cc <ferror@plt+0x696c>  // b.none
  40855c:	cmp	w20, #0x3
  408560:	b.eq	4085e4 <ferror@plt+0x6984>  // b.none
  408564:	ldr	w20, [x0]
  408568:	cmp	w19, #0x0
  40856c:	csinc	w19, w19, wzr, ne  // ne = any
  408570:	cmp	w20, #0x16
  408574:	csel	w20, w20, wzr, ne  // ne = any
  408578:	mov	x0, x21
  40857c:	bl	4064c0 <ferror@plt+0x4860>
  408580:	mov	w1, w20
  408584:	mov	x4, x0
  408588:	mov	x3, x22
  40858c:	mov	w0, w19
  408590:	adrp	x2, 40a000 <ferror@plt+0x83a0>
  408594:	add	x2, x2, #0xef8
  408598:	bl	401880 <error@plt>
  40859c:	ldr	x20, [sp, #72]
  4085a0:	mov	x0, x20
  4085a4:	ldp	x19, x20, [sp, #16]
  4085a8:	ldp	x21, x22, [sp, #32]
  4085ac:	ldp	x23, x24, [sp, #48]
  4085b0:	ldp	x29, x30, [sp], #80
  4085b4:	ret
  4085b8:	mov	w20, #0x22                  	// #34
  4085bc:	str	w20, [x0]
  4085c0:	cbnz	w19, 408578 <ferror@plt+0x6918>
  4085c4:	mov	w19, #0x1                   	// #1
  4085c8:	b	408578 <ferror@plt+0x6918>
  4085cc:	cmp	w19, #0x0
  4085d0:	mov	w1, #0x4b                  	// #75
  4085d4:	csel	w19, w19, w20, ne  // ne = any
  4085d8:	mov	w20, w1
  4085dc:	str	w1, [x0]
  4085e0:	b	408578 <ferror@plt+0x6918>
  4085e4:	str	wzr, [x0]
  4085e8:	mov	w20, #0x0                   	// #0
  4085ec:	cbnz	w19, 408578 <ferror@plt+0x6918>
  4085f0:	mov	w20, w19
  4085f4:	mov	w19, #0x1                   	// #1
  4085f8:	b	408578 <ferror@plt+0x6918>
  4085fc:	nop
  408600:	stp	x29, x30, [sp, #-112]!
  408604:	cmp	w2, #0x24
  408608:	mov	x29, sp
  40860c:	stp	x19, x20, [sp, #16]
  408610:	stp	x21, x22, [sp, #32]
  408614:	stp	x23, x24, [sp, #48]
  408618:	stp	x25, x26, [sp, #64]
  40861c:	b.hi	408a90 <ferror@plt+0x6e30>  // b.pmore
  408620:	cmp	x1, #0x0
  408624:	mov	x19, x0
  408628:	add	x0, sp, #0x68
  40862c:	mov	w24, w2
  408630:	mov	x21, x3
  408634:	mov	x20, x4
  408638:	csel	x23, x0, x1, eq  // eq = none
  40863c:	bl	401c30 <__errno_location@plt>
  408640:	str	wzr, [x0]
  408644:	mov	x22, x0
  408648:	bl	401ad0 <__ctype_b_loc@plt>
  40864c:	ldrb	w5, [x19]
  408650:	ldr	x6, [x0]
  408654:	ubfiz	x0, x5, #1, #8
  408658:	ldrh	w0, [x6, x0]
  40865c:	tbz	w0, #13, 408678 <ferror@plt+0x6a18>
  408660:	mov	x3, x19
  408664:	nop
  408668:	ldrb	w5, [x3, #1]!
  40866c:	ubfiz	x4, x5, #1, #8
  408670:	ldrh	w4, [x6, x4]
  408674:	tbnz	w4, #13, 408668 <ferror@plt+0x6a08>
  408678:	cmp	w5, #0x2d
  40867c:	b.eq	4086f4 <ferror@plt+0x6a94>  // b.none
  408680:	mov	w2, w24
  408684:	mov	x1, x23
  408688:	mov	x0, x19
  40868c:	bl	401850 <strtoul@plt>
  408690:	ldr	x25, [x23]
  408694:	mov	x24, x0
  408698:	cmp	x25, x19
  40869c:	b.eq	4086e8 <ferror@plt+0x6a88>  // b.none
  4086a0:	ldr	w0, [x22]
  4086a4:	cbz	w0, 4086e0 <ferror@plt+0x6a80>
  4086a8:	cmp	w0, #0x22
  4086ac:	mov	w26, #0x1                   	// #1
  4086b0:	b.ne	4086f4 <ferror@plt+0x6a94>  // b.any
  4086b4:	cbz	x20, 4086c0 <ferror@plt+0x6a60>
  4086b8:	ldrb	w22, [x25]
  4086bc:	cbnz	w22, 4087b8 <ferror@plt+0x6b58>
  4086c0:	str	x24, [x21]
  4086c4:	mov	w0, w26
  4086c8:	ldp	x19, x20, [sp, #16]
  4086cc:	ldp	x21, x22, [sp, #32]
  4086d0:	ldp	x23, x24, [sp, #48]
  4086d4:	ldp	x25, x26, [sp, #64]
  4086d8:	ldp	x29, x30, [sp], #112
  4086dc:	ret
  4086e0:	mov	w26, #0x0                   	// #0
  4086e4:	b	4086b4 <ferror@plt+0x6a54>
  4086e8:	cbz	x20, 4086f4 <ferror@plt+0x6a94>
  4086ec:	ldrb	w22, [x19]
  4086f0:	cbnz	w22, 408714 <ferror@plt+0x6ab4>
  4086f4:	mov	w26, #0x4                   	// #4
  4086f8:	mov	w0, w26
  4086fc:	ldp	x19, x20, [sp, #16]
  408700:	ldp	x21, x22, [sp, #32]
  408704:	ldp	x23, x24, [sp, #48]
  408708:	ldp	x25, x26, [sp, #64]
  40870c:	ldp	x29, x30, [sp], #112
  408710:	ret
  408714:	mov	w1, w22
  408718:	mov	x0, x20
  40871c:	mov	w26, #0x0                   	// #0
  408720:	mov	x24, #0x1                   	// #1
  408724:	bl	401b40 <strchr@plt>
  408728:	cbz	x0, 4086f4 <ferror@plt+0x6a94>
  40872c:	sub	w2, w22, #0x45
  408730:	and	w2, w2, #0xff
  408734:	cmp	w2, #0x2f
  408738:	b.hi	4087d0 <ferror@plt+0x6b70>  // b.pmore
  40873c:	mov	x6, #0x8945                	// #35141
  408740:	mov	x5, #0x1                   	// #1
  408744:	movk	x6, #0x30, lsl #16
  408748:	lsl	x2, x5, x2
  40874c:	movk	x6, #0x8144, lsl #32
  408750:	mov	x19, #0x400                 	// #1024
  408754:	tst	x2, x6
  408758:	b.ne	408914 <ferror@plt+0x6cb4>  // b.any
  40875c:	cmp	w22, #0x5a
  408760:	b.eq	408818 <ferror@plt+0x6bb8>  // b.none
  408764:	b.hi	408834 <ferror@plt+0x6bd4>  // b.pmore
  408768:	cmp	w22, #0x4d
  40876c:	b.eq	4088f4 <ferror@plt+0x6c94>  // b.none
  408770:	b.hi	4087fc <ferror@plt+0x6b9c>  // b.pmore
  408774:	cmp	w22, #0x45
  408778:	b.eq	408a58 <ferror@plt+0x6df8>  // b.none
  40877c:	b.ls	4087dc <ferror@plt+0x6b7c>  // b.plast
  408780:	cmp	w22, #0x47
  408784:	b.eq	408850 <ferror@plt+0x6bf0>  // b.none
  408788:	cmp	w22, #0x4b
  40878c:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  408790:	umulh	x0, x24, x19
  408794:	cbnz	x0, 408908 <ferror@plt+0x6ca8>
  408798:	mul	x24, x24, x19
  40879c:	add	x0, x25, x5
  4087a0:	str	x0, [x23]
  4087a4:	orr	w0, w26, #0x2
  4087a8:	ldrb	w1, [x25, x5]
  4087ac:	cmp	w1, #0x0
  4087b0:	csel	w26, w0, w26, ne  // ne = any
  4087b4:	b	4086c0 <ferror@plt+0x6a60>
  4087b8:	mov	w1, w22
  4087bc:	mov	x0, x20
  4087c0:	bl	401b40 <strchr@plt>
  4087c4:	cbnz	x0, 40872c <ferror@plt+0x6acc>
  4087c8:	orr	w26, w26, #0x2
  4087cc:	b	4086c0 <ferror@plt+0x6a60>
  4087d0:	mov	x19, #0x400                 	// #1024
  4087d4:	mov	x5, #0x1                   	// #1
  4087d8:	b	40875c <ferror@plt+0x6afc>
  4087dc:	cmp	w22, #0x42
  4087e0:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  4087e4:	lsr	x0, x24, #54
  4087e8:	lsl	x24, x24, #10
  4087ec:	cmp	x0, #0x0
  4087f0:	csinc	w26, w26, wzr, eq  // eq = none
  4087f4:	csinv	x24, x24, xzr, eq  // eq = none
  4087f8:	b	40879c <ferror@plt+0x6b3c>
  4087fc:	cmp	w22, #0x54
  408800:	b.eq	4088dc <ferror@plt+0x6c7c>  // b.none
  408804:	cmp	w22, #0x59
  408808:	b.ne	4088c8 <ferror@plt+0x6c68>  // b.any
  40880c:	umulh	x0, x24, x19
  408810:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  408814:	mul	x24, x19, x24
  408818:	umulh	x0, x24, x19
  40881c:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  408820:	mul	x24, x19, x24
  408824:	umulh	x0, x24, x19
  408828:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  40882c:	mul	x24, x19, x24
  408830:	b	4088d0 <ferror@plt+0x6c70>
  408834:	cmp	w22, #0x6b
  408838:	b.eq	408790 <ferror@plt+0x6b30>  // b.none
  40883c:	b.hi	4088a0 <ferror@plt+0x6c40>  // b.pmore
  408840:	cmp	w22, #0x63
  408844:	b.eq	40879c <ferror@plt+0x6b3c>  // b.none
  408848:	cmp	w22, #0x67
  40884c:	b.ne	408880 <ferror@plt+0x6c20>  // b.any
  408850:	umulh	x0, x24, x19
  408854:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  408858:	mul	x24, x24, x19
  40885c:	umulh	x0, x24, x19
  408860:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  408864:	mul	x24, x24, x19
  408868:	umulh	x0, x24, x19
  40886c:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  408870:	mov	w0, #0x0                   	// #0
  408874:	mul	x24, x24, x19
  408878:	orr	w26, w26, w0
  40887c:	b	40879c <ferror@plt+0x6b3c>
  408880:	cmp	w22, #0x62
  408884:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  408888:	lsr	x0, x24, #55
  40888c:	lsl	x24, x24, #9
  408890:	cmp	x0, #0x0
  408894:	csinc	w26, w26, wzr, eq  // eq = none
  408898:	csinv	x24, x24, xzr, eq  // eq = none
  40889c:	b	40879c <ferror@plt+0x6b3c>
  4088a0:	cmp	w22, #0x74
  4088a4:	b.eq	4088dc <ferror@plt+0x6c7c>  // b.none
  4088a8:	cmp	w22, #0x77
  4088ac:	b.ne	4088ec <ferror@plt+0x6c8c>  // b.any
  4088b0:	lsr	x0, x24, #63
  4088b4:	lsl	x24, x24, #1
  4088b8:	cmp	x0, #0x0
  4088bc:	csinc	w26, w26, wzr, eq  // eq = none
  4088c0:	csinv	x24, x24, xzr, eq  // eq = none
  4088c4:	b	40879c <ferror@plt+0x6b3c>
  4088c8:	cmp	w22, #0x50
  4088cc:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  4088d0:	umulh	x0, x24, x19
  4088d4:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  4088d8:	mul	x24, x24, x19
  4088dc:	umulh	x0, x24, x19
  4088e0:	cbnz	x0, 408a60 <ferror@plt+0x6e00>
  4088e4:	mul	x24, x24, x19
  4088e8:	b	408850 <ferror@plt+0x6bf0>
  4088ec:	cmp	w22, #0x6d
  4088f0:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  4088f4:	umulh	x0, x24, x19
  4088f8:	cbnz	x0, 408908 <ferror@plt+0x6ca8>
  4088fc:	mul	x24, x19, x24
  408900:	umulh	x0, x24, x19
  408904:	cbz	x0, 408798 <ferror@plt+0x6b38>
  408908:	mov	w26, #0x1                   	// #1
  40890c:	mov	x24, #0xffffffffffffffff    	// #-1
  408910:	b	40879c <ferror@plt+0x6b3c>
  408914:	mov	x0, x20
  408918:	mov	w1, #0x30                  	// #48
  40891c:	str	x5, [sp, #88]
  408920:	bl	401b40 <strchr@plt>
  408924:	ldr	x5, [sp, #88]
  408928:	cbz	x0, 40875c <ferror@plt+0x6afc>
  40892c:	ldrb	w0, [x25, #1]
  408930:	cmp	w0, #0x44
  408934:	b.eq	40899c <ferror@plt+0x6d3c>  // b.none
  408938:	cmp	w0, #0x69
  40893c:	b.eq	408988 <ferror@plt+0x6d28>  // b.none
  408940:	cmp	w0, #0x42
  408944:	b.eq	40899c <ferror@plt+0x6d3c>  // b.none
  408948:	cmp	w22, #0x5a
  40894c:	b.eq	408818 <ferror@plt+0x6bb8>  // b.none
  408950:	b.hi	4089d8 <ferror@plt+0x6d78>  // b.pmore
  408954:	cmp	w22, #0x4d
  408958:	b.eq	4088f4 <ferror@plt+0x6c94>  // b.none
  40895c:	b.hi	4089bc <ferror@plt+0x6d5c>  // b.pmore
  408960:	cmp	w22, #0x45
  408964:	b.eq	408a50 <ferror@plt+0x6df0>  // b.none
  408968:	b.ls	4089a8 <ferror@plt+0x6d48>  // b.plast
  40896c:	cmp	w22, #0x47
  408970:	b.eq	408a70 <ferror@plt+0x6e10>  // b.none
  408974:	cmp	w22, #0x4b
  408978:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  40897c:	mov	x5, #0x1                   	// #1
  408980:	mov	x19, #0x400                 	// #1024
  408984:	b	408790 <ferror@plt+0x6b30>
  408988:	ldrb	w1, [x25, #2]
  40898c:	mov	x0, #0x3                   	// #3
  408990:	cmp	w1, #0x42
  408994:	csel	x5, x5, x0, ne  // ne = any
  408998:	b	40875c <ferror@plt+0x6afc>
  40899c:	mov	x19, #0x3e8                 	// #1000
  4089a0:	mov	x5, #0x2                   	// #2
  4089a4:	b	40875c <ferror@plt+0x6afc>
  4089a8:	cmp	w22, #0x42
  4089ac:	mov	x5, #0x1                   	// #1
  4089b0:	b.eq	4087e4 <ferror@plt+0x6b84>  // b.none
  4089b4:	orr	w26, w26, #0x2
  4089b8:	b	4086c0 <ferror@plt+0x6a60>
  4089bc:	cmp	w22, #0x54
  4089c0:	b.eq	408a84 <ferror@plt+0x6e24>  // b.none
  4089c4:	cmp	w22, #0x59
  4089c8:	b.ne	408a04 <ferror@plt+0x6da4>  // b.any
  4089cc:	mov	x5, #0x1                   	// #1
  4089d0:	mov	x19, #0x400                 	// #1024
  4089d4:	b	40880c <ferror@plt+0x6bac>
  4089d8:	cmp	w22, #0x67
  4089dc:	b.eq	408850 <ferror@plt+0x6bf0>  // b.none
  4089e0:	b.ls	408a34 <ferror@plt+0x6dd4>  // b.plast
  4089e4:	cmp	w22, #0x74
  4089e8:	b.eq	408a84 <ferror@plt+0x6e24>  // b.none
  4089ec:	b.ls	408a18 <ferror@plt+0x6db8>  // b.plast
  4089f0:	cmp	w22, #0x77
  4089f4:	mov	x5, #0x1                   	// #1
  4089f8:	b.eq	4088b0 <ferror@plt+0x6c50>  // b.none
  4089fc:	orr	w26, w26, #0x2
  408a00:	b	4086c0 <ferror@plt+0x6a60>
  408a04:	cmp	w22, #0x50
  408a08:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  408a0c:	mov	x5, #0x1                   	// #1
  408a10:	mov	x19, #0x400                 	// #1024
  408a14:	b	4088d0 <ferror@plt+0x6c70>
  408a18:	cmp	w22, #0x6b
  408a1c:	b.eq	40897c <ferror@plt+0x6d1c>  // b.none
  408a20:	cmp	w22, #0x6d
  408a24:	b.ne	4087c8 <ferror@plt+0x6b68>  // b.any
  408a28:	mov	x5, #0x1                   	// #1
  408a2c:	mov	x19, #0x400                 	// #1024
  408a30:	b	4088f4 <ferror@plt+0x6c94>
  408a34:	cmp	w22, #0x62
  408a38:	b.eq	408a7c <ferror@plt+0x6e1c>  // b.none
  408a3c:	cmp	w22, #0x63
  408a40:	mov	x5, #0x1                   	// #1
  408a44:	b.eq	40879c <ferror@plt+0x6b3c>  // b.none
  408a48:	orr	w26, w26, #0x2
  408a4c:	b	4086c0 <ferror@plt+0x6a60>
  408a50:	mov	x5, #0x1                   	// #1
  408a54:	mov	x19, #0x400                 	// #1024
  408a58:	umulh	x0, x24, x19
  408a5c:	cbz	x0, 40882c <ferror@plt+0x6bcc>
  408a60:	mov	w0, #0x1                   	// #1
  408a64:	mov	x24, #0xffffffffffffffff    	// #-1
  408a68:	orr	w26, w26, w0
  408a6c:	b	40879c <ferror@plt+0x6b3c>
  408a70:	mov	x5, #0x1                   	// #1
  408a74:	mov	x19, #0x400                 	// #1024
  408a78:	b	408850 <ferror@plt+0x6bf0>
  408a7c:	mov	x5, #0x1                   	// #1
  408a80:	b	408888 <ferror@plt+0x6c28>
  408a84:	mov	x5, #0x1                   	// #1
  408a88:	mov	x19, #0x400                 	// #1024
  408a8c:	b	4088dc <ferror@plt+0x6c7c>
  408a90:	adrp	x3, 40b000 <ferror@plt+0x93a0>
  408a94:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  408a98:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  408a9c:	add	x3, x3, #0xaa0
  408aa0:	add	x1, x1, #0xa68
  408aa4:	add	x0, x0, #0xa78
  408aa8:	mov	w2, #0x54                  	// #84
  408aac:	bl	401c20 <__assert_fail@plt>
  408ab0:	stp	x29, x30, [sp, #-112]!
  408ab4:	cmp	w2, #0x24
  408ab8:	mov	x29, sp
  408abc:	stp	x19, x20, [sp, #16]
  408ac0:	stp	x21, x22, [sp, #32]
  408ac4:	stp	x23, x24, [sp, #48]
  408ac8:	stp	x25, x26, [sp, #64]
  408acc:	b.hi	408f44 <ferror@plt+0x72e4>  // b.pmore
  408ad0:	cmp	x1, #0x0
  408ad4:	mov	x19, x0
  408ad8:	add	x0, sp, #0x68
  408adc:	mov	w24, w2
  408ae0:	mov	x21, x3
  408ae4:	mov	x20, x4
  408ae8:	csel	x23, x0, x1, eq  // eq = none
  408aec:	bl	401c30 <__errno_location@plt>
  408af0:	str	wzr, [x0]
  408af4:	mov	x22, x0
  408af8:	bl	401ad0 <__ctype_b_loc@plt>
  408afc:	ldrb	w5, [x19]
  408b00:	ldr	x6, [x0]
  408b04:	ubfiz	x0, x5, #1, #8
  408b08:	ldrh	w0, [x6, x0]
  408b0c:	tbz	w0, #13, 408b28 <ferror@plt+0x6ec8>
  408b10:	mov	x3, x19
  408b14:	nop
  408b18:	ldrb	w5, [x3, #1]!
  408b1c:	ubfiz	x4, x5, #1, #8
  408b20:	ldrh	w4, [x6, x4]
  408b24:	tbnz	w4, #13, 408b18 <ferror@plt+0x6eb8>
  408b28:	cmp	w5, #0x2d
  408b2c:	b.eq	408ba8 <ferror@plt+0x6f48>  // b.none
  408b30:	mov	w2, w24
  408b34:	mov	x1, x23
  408b38:	mov	x0, x19
  408b3c:	mov	w3, #0x0                   	// #0
  408b40:	bl	4019e0 <__strtoul_internal@plt>
  408b44:	mov	x24, x0
  408b48:	ldr	x25, [x23]
  408b4c:	cmp	x25, x19
  408b50:	b.eq	408b9c <ferror@plt+0x6f3c>  // b.none
  408b54:	ldr	w0, [x22]
  408b58:	cbz	w0, 408b94 <ferror@plt+0x6f34>
  408b5c:	cmp	w0, #0x22
  408b60:	mov	w26, #0x1                   	// #1
  408b64:	b.ne	408ba8 <ferror@plt+0x6f48>  // b.any
  408b68:	cbz	x20, 408b74 <ferror@plt+0x6f14>
  408b6c:	ldrb	w22, [x25]
  408b70:	cbnz	w22, 408c6c <ferror@plt+0x700c>
  408b74:	str	x24, [x21]
  408b78:	mov	w0, w26
  408b7c:	ldp	x19, x20, [sp, #16]
  408b80:	ldp	x21, x22, [sp, #32]
  408b84:	ldp	x23, x24, [sp, #48]
  408b88:	ldp	x25, x26, [sp, #64]
  408b8c:	ldp	x29, x30, [sp], #112
  408b90:	ret
  408b94:	mov	w26, #0x0                   	// #0
  408b98:	b	408b68 <ferror@plt+0x6f08>
  408b9c:	cbz	x20, 408ba8 <ferror@plt+0x6f48>
  408ba0:	ldrb	w22, [x19]
  408ba4:	cbnz	w22, 408bc8 <ferror@plt+0x6f68>
  408ba8:	mov	w26, #0x4                   	// #4
  408bac:	mov	w0, w26
  408bb0:	ldp	x19, x20, [sp, #16]
  408bb4:	ldp	x21, x22, [sp, #32]
  408bb8:	ldp	x23, x24, [sp, #48]
  408bbc:	ldp	x25, x26, [sp, #64]
  408bc0:	ldp	x29, x30, [sp], #112
  408bc4:	ret
  408bc8:	mov	w1, w22
  408bcc:	mov	x0, x20
  408bd0:	mov	w26, #0x0                   	// #0
  408bd4:	mov	x24, #0x1                   	// #1
  408bd8:	bl	401b40 <strchr@plt>
  408bdc:	cbz	x0, 408ba8 <ferror@plt+0x6f48>
  408be0:	sub	w2, w22, #0x45
  408be4:	and	w2, w2, #0xff
  408be8:	cmp	w2, #0x2f
  408bec:	b.hi	408c84 <ferror@plt+0x7024>  // b.pmore
  408bf0:	mov	x6, #0x8945                	// #35141
  408bf4:	mov	x5, #0x1                   	// #1
  408bf8:	movk	x6, #0x30, lsl #16
  408bfc:	lsl	x2, x5, x2
  408c00:	movk	x6, #0x8144, lsl #32
  408c04:	mov	x19, #0x400                 	// #1024
  408c08:	tst	x2, x6
  408c0c:	b.ne	408dc8 <ferror@plt+0x7168>  // b.any
  408c10:	cmp	w22, #0x5a
  408c14:	b.eq	408ccc <ferror@plt+0x706c>  // b.none
  408c18:	b.hi	408ce8 <ferror@plt+0x7088>  // b.pmore
  408c1c:	cmp	w22, #0x4d
  408c20:	b.eq	408da8 <ferror@plt+0x7148>  // b.none
  408c24:	b.hi	408cb0 <ferror@plt+0x7050>  // b.pmore
  408c28:	cmp	w22, #0x45
  408c2c:	b.eq	408f0c <ferror@plt+0x72ac>  // b.none
  408c30:	b.ls	408c90 <ferror@plt+0x7030>  // b.plast
  408c34:	cmp	w22, #0x47
  408c38:	b.eq	408d04 <ferror@plt+0x70a4>  // b.none
  408c3c:	cmp	w22, #0x4b
  408c40:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408c44:	umulh	x0, x24, x19
  408c48:	cbnz	x0, 408dbc <ferror@plt+0x715c>
  408c4c:	mul	x24, x24, x19
  408c50:	add	x0, x25, x5
  408c54:	str	x0, [x23]
  408c58:	orr	w0, w26, #0x2
  408c5c:	ldrb	w1, [x25, x5]
  408c60:	cmp	w1, #0x0
  408c64:	csel	w26, w0, w26, ne  // ne = any
  408c68:	b	408b74 <ferror@plt+0x6f14>
  408c6c:	mov	w1, w22
  408c70:	mov	x0, x20
  408c74:	bl	401b40 <strchr@plt>
  408c78:	cbnz	x0, 408be0 <ferror@plt+0x6f80>
  408c7c:	orr	w26, w26, #0x2
  408c80:	b	408b74 <ferror@plt+0x6f14>
  408c84:	mov	x19, #0x400                 	// #1024
  408c88:	mov	x5, #0x1                   	// #1
  408c8c:	b	408c10 <ferror@plt+0x6fb0>
  408c90:	cmp	w22, #0x42
  408c94:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408c98:	lsr	x0, x24, #54
  408c9c:	lsl	x24, x24, #10
  408ca0:	cmp	x0, #0x0
  408ca4:	csinc	w26, w26, wzr, eq  // eq = none
  408ca8:	csinv	x24, x24, xzr, eq  // eq = none
  408cac:	b	408c50 <ferror@plt+0x6ff0>
  408cb0:	cmp	w22, #0x54
  408cb4:	b.eq	408d90 <ferror@plt+0x7130>  // b.none
  408cb8:	cmp	w22, #0x59
  408cbc:	b.ne	408d7c <ferror@plt+0x711c>  // b.any
  408cc0:	umulh	x0, x24, x19
  408cc4:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408cc8:	mul	x24, x19, x24
  408ccc:	umulh	x0, x24, x19
  408cd0:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408cd4:	mul	x24, x19, x24
  408cd8:	umulh	x0, x24, x19
  408cdc:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408ce0:	mul	x24, x19, x24
  408ce4:	b	408d84 <ferror@plt+0x7124>
  408ce8:	cmp	w22, #0x6b
  408cec:	b.eq	408c44 <ferror@plt+0x6fe4>  // b.none
  408cf0:	b.hi	408d54 <ferror@plt+0x70f4>  // b.pmore
  408cf4:	cmp	w22, #0x63
  408cf8:	b.eq	408c50 <ferror@plt+0x6ff0>  // b.none
  408cfc:	cmp	w22, #0x67
  408d00:	b.ne	408d34 <ferror@plt+0x70d4>  // b.any
  408d04:	umulh	x0, x24, x19
  408d08:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408d0c:	mul	x24, x24, x19
  408d10:	umulh	x0, x24, x19
  408d14:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408d18:	mul	x24, x24, x19
  408d1c:	umulh	x0, x24, x19
  408d20:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408d24:	mov	w0, #0x0                   	// #0
  408d28:	mul	x24, x24, x19
  408d2c:	orr	w26, w26, w0
  408d30:	b	408c50 <ferror@plt+0x6ff0>
  408d34:	cmp	w22, #0x62
  408d38:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408d3c:	lsr	x0, x24, #55
  408d40:	lsl	x24, x24, #9
  408d44:	cmp	x0, #0x0
  408d48:	csinc	w26, w26, wzr, eq  // eq = none
  408d4c:	csinv	x24, x24, xzr, eq  // eq = none
  408d50:	b	408c50 <ferror@plt+0x6ff0>
  408d54:	cmp	w22, #0x74
  408d58:	b.eq	408d90 <ferror@plt+0x7130>  // b.none
  408d5c:	cmp	w22, #0x77
  408d60:	b.ne	408da0 <ferror@plt+0x7140>  // b.any
  408d64:	lsr	x0, x24, #63
  408d68:	lsl	x24, x24, #1
  408d6c:	cmp	x0, #0x0
  408d70:	csinc	w26, w26, wzr, eq  // eq = none
  408d74:	csinv	x24, x24, xzr, eq  // eq = none
  408d78:	b	408c50 <ferror@plt+0x6ff0>
  408d7c:	cmp	w22, #0x50
  408d80:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408d84:	umulh	x0, x24, x19
  408d88:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408d8c:	mul	x24, x24, x19
  408d90:	umulh	x0, x24, x19
  408d94:	cbnz	x0, 408f14 <ferror@plt+0x72b4>
  408d98:	mul	x24, x24, x19
  408d9c:	b	408d04 <ferror@plt+0x70a4>
  408da0:	cmp	w22, #0x6d
  408da4:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408da8:	umulh	x0, x24, x19
  408dac:	cbnz	x0, 408dbc <ferror@plt+0x715c>
  408db0:	mul	x24, x19, x24
  408db4:	umulh	x0, x24, x19
  408db8:	cbz	x0, 408c4c <ferror@plt+0x6fec>
  408dbc:	mov	w26, #0x1                   	// #1
  408dc0:	mov	x24, #0xffffffffffffffff    	// #-1
  408dc4:	b	408c50 <ferror@plt+0x6ff0>
  408dc8:	mov	x0, x20
  408dcc:	mov	w1, #0x30                  	// #48
  408dd0:	str	x5, [sp, #88]
  408dd4:	bl	401b40 <strchr@plt>
  408dd8:	ldr	x5, [sp, #88]
  408ddc:	cbz	x0, 408c10 <ferror@plt+0x6fb0>
  408de0:	ldrb	w0, [x25, #1]
  408de4:	cmp	w0, #0x44
  408de8:	b.eq	408e50 <ferror@plt+0x71f0>  // b.none
  408dec:	cmp	w0, #0x69
  408df0:	b.eq	408e3c <ferror@plt+0x71dc>  // b.none
  408df4:	cmp	w0, #0x42
  408df8:	b.eq	408e50 <ferror@plt+0x71f0>  // b.none
  408dfc:	cmp	w22, #0x5a
  408e00:	b.eq	408ccc <ferror@plt+0x706c>  // b.none
  408e04:	b.hi	408e8c <ferror@plt+0x722c>  // b.pmore
  408e08:	cmp	w22, #0x4d
  408e0c:	b.eq	408da8 <ferror@plt+0x7148>  // b.none
  408e10:	b.hi	408e70 <ferror@plt+0x7210>  // b.pmore
  408e14:	cmp	w22, #0x45
  408e18:	b.eq	408f04 <ferror@plt+0x72a4>  // b.none
  408e1c:	b.ls	408e5c <ferror@plt+0x71fc>  // b.plast
  408e20:	cmp	w22, #0x47
  408e24:	b.eq	408f24 <ferror@plt+0x72c4>  // b.none
  408e28:	cmp	w22, #0x4b
  408e2c:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408e30:	mov	x5, #0x1                   	// #1
  408e34:	mov	x19, #0x400                 	// #1024
  408e38:	b	408c44 <ferror@plt+0x6fe4>
  408e3c:	ldrb	w1, [x25, #2]
  408e40:	mov	x0, #0x3                   	// #3
  408e44:	cmp	w1, #0x42
  408e48:	csel	x5, x5, x0, ne  // ne = any
  408e4c:	b	408c10 <ferror@plt+0x6fb0>
  408e50:	mov	x19, #0x3e8                 	// #1000
  408e54:	mov	x5, #0x2                   	// #2
  408e58:	b	408c10 <ferror@plt+0x6fb0>
  408e5c:	cmp	w22, #0x42
  408e60:	mov	x5, #0x1                   	// #1
  408e64:	b.eq	408c98 <ferror@plt+0x7038>  // b.none
  408e68:	orr	w26, w26, #0x2
  408e6c:	b	408b74 <ferror@plt+0x6f14>
  408e70:	cmp	w22, #0x54
  408e74:	b.eq	408f38 <ferror@plt+0x72d8>  // b.none
  408e78:	cmp	w22, #0x59
  408e7c:	b.ne	408eb8 <ferror@plt+0x7258>  // b.any
  408e80:	mov	x5, #0x1                   	// #1
  408e84:	mov	x19, #0x400                 	// #1024
  408e88:	b	408cc0 <ferror@plt+0x7060>
  408e8c:	cmp	w22, #0x67
  408e90:	b.eq	408d04 <ferror@plt+0x70a4>  // b.none
  408e94:	b.ls	408ee8 <ferror@plt+0x7288>  // b.plast
  408e98:	cmp	w22, #0x74
  408e9c:	b.eq	408f38 <ferror@plt+0x72d8>  // b.none
  408ea0:	b.ls	408ecc <ferror@plt+0x726c>  // b.plast
  408ea4:	cmp	w22, #0x77
  408ea8:	mov	x5, #0x1                   	// #1
  408eac:	b.eq	408d64 <ferror@plt+0x7104>  // b.none
  408eb0:	orr	w26, w26, #0x2
  408eb4:	b	408b74 <ferror@plt+0x6f14>
  408eb8:	cmp	w22, #0x50
  408ebc:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408ec0:	mov	x5, #0x1                   	// #1
  408ec4:	mov	x19, #0x400                 	// #1024
  408ec8:	b	408d84 <ferror@plt+0x7124>
  408ecc:	cmp	w22, #0x6b
  408ed0:	b.eq	408e30 <ferror@plt+0x71d0>  // b.none
  408ed4:	cmp	w22, #0x6d
  408ed8:	b.ne	408c7c <ferror@plt+0x701c>  // b.any
  408edc:	mov	x5, #0x1                   	// #1
  408ee0:	mov	x19, #0x400                 	// #1024
  408ee4:	b	408da8 <ferror@plt+0x7148>
  408ee8:	cmp	w22, #0x62
  408eec:	b.eq	408f30 <ferror@plt+0x72d0>  // b.none
  408ef0:	cmp	w22, #0x63
  408ef4:	mov	x5, #0x1                   	// #1
  408ef8:	b.eq	408c50 <ferror@plt+0x6ff0>  // b.none
  408efc:	orr	w26, w26, #0x2
  408f00:	b	408b74 <ferror@plt+0x6f14>
  408f04:	mov	x5, #0x1                   	// #1
  408f08:	mov	x19, #0x400                 	// #1024
  408f0c:	umulh	x0, x24, x19
  408f10:	cbz	x0, 408ce0 <ferror@plt+0x7080>
  408f14:	mov	w0, #0x1                   	// #1
  408f18:	mov	x24, #0xffffffffffffffff    	// #-1
  408f1c:	orr	w26, w26, w0
  408f20:	b	408c50 <ferror@plt+0x6ff0>
  408f24:	mov	x5, #0x1                   	// #1
  408f28:	mov	x19, #0x400                 	// #1024
  408f2c:	b	408d04 <ferror@plt+0x70a4>
  408f30:	mov	x5, #0x1                   	// #1
  408f34:	b	408d3c <ferror@plt+0x70dc>
  408f38:	mov	x5, #0x1                   	// #1
  408f3c:	mov	x19, #0x400                 	// #1024
  408f40:	b	408d90 <ferror@plt+0x7130>
  408f44:	adrp	x3, 40b000 <ferror@plt+0x93a0>
  408f48:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  408f4c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  408f50:	add	x3, x3, #0xab0
  408f54:	add	x1, x1, #0xa68
  408f58:	add	x0, x0, #0xa78
  408f5c:	mov	w2, #0x54                  	// #84
  408f60:	bl	401c20 <__assert_fail@plt>
  408f64:	nop
  408f68:	stp	x29, x30, [sp, #-32]!
  408f6c:	mov	x29, sp
  408f70:	stp	x19, x20, [sp, #16]
  408f74:	mov	x19, x0
  408f78:	bl	4018f0 <fileno@plt>
  408f7c:	tbnz	w0, #31, 408fd8 <ferror@plt+0x7378>
  408f80:	mov	x0, x19
  408f84:	bl	401bf0 <__freading@plt>
  408f88:	cbnz	w0, 408fbc <ferror@plt+0x735c>
  408f8c:	mov	x0, x19
  408f90:	bl	408ff8 <ferror@plt+0x7398>
  408f94:	cbz	w0, 408fd8 <ferror@plt+0x7378>
  408f98:	bl	401c30 <__errno_location@plt>
  408f9c:	mov	x20, x0
  408fa0:	mov	x0, x19
  408fa4:	ldr	w19, [x20]
  408fa8:	bl	401900 <fclose@plt>
  408fac:	cbnz	w19, 408fe8 <ferror@plt+0x7388>
  408fb0:	ldp	x19, x20, [sp, #16]
  408fb4:	ldp	x29, x30, [sp], #32
  408fb8:	ret
  408fbc:	mov	x0, x19
  408fc0:	bl	4018f0 <fileno@plt>
  408fc4:	mov	w2, #0x1                   	// #1
  408fc8:	mov	x1, #0x0                   	// #0
  408fcc:	bl	4018c0 <lseek@plt>
  408fd0:	cmn	x0, #0x1
  408fd4:	b.ne	408f8c <ferror@plt+0x732c>  // b.any
  408fd8:	mov	x0, x19
  408fdc:	ldp	x19, x20, [sp, #16]
  408fe0:	ldp	x29, x30, [sp], #32
  408fe4:	b	401900 <fclose@plt>
  408fe8:	mov	w0, #0xffffffff            	// #-1
  408fec:	str	w19, [x20]
  408ff0:	b	408fb0 <ferror@plt+0x7350>
  408ff4:	nop
  408ff8:	stp	x29, x30, [sp, #-32]!
  408ffc:	mov	x29, sp
  409000:	str	x19, [sp, #16]
  409004:	mov	x19, x0
  409008:	cbz	x0, 40901c <ferror@plt+0x73bc>
  40900c:	bl	401bf0 <__freading@plt>
  409010:	cbz	w0, 40901c <ferror@plt+0x73bc>
  409014:	ldr	w0, [x19]
  409018:	tbnz	w0, #8, 40902c <ferror@plt+0x73cc>
  40901c:	mov	x0, x19
  409020:	ldr	x19, [sp, #16]
  409024:	ldp	x29, x30, [sp], #32
  409028:	b	401b90 <fflush@plt>
  40902c:	mov	x0, x19
  409030:	mov	w2, #0x1                   	// #1
  409034:	mov	x1, #0x0                   	// #0
  409038:	bl	409050 <ferror@plt+0x73f0>
  40903c:	mov	x0, x19
  409040:	ldr	x19, [sp, #16]
  409044:	ldp	x29, x30, [sp], #32
  409048:	b	401b90 <fflush@plt>
  40904c:	nop
  409050:	stp	x29, x30, [sp, #-48]!
  409054:	mov	x29, sp
  409058:	ldp	x3, x4, [x0, #8]
  40905c:	str	x19, [sp, #16]
  409060:	mov	x19, x0
  409064:	cmp	x4, x3
  409068:	b.eq	40907c <ferror@plt+0x741c>  // b.none
  40906c:	mov	x0, x19
  409070:	ldr	x19, [sp, #16]
  409074:	ldp	x29, x30, [sp], #48
  409078:	b	401ae0 <fseeko@plt>
  40907c:	ldp	x3, x4, [x0, #32]
  409080:	cmp	x4, x3
  409084:	b.ne	40906c <ferror@plt+0x740c>  // b.any
  409088:	ldr	x3, [x0, #72]
  40908c:	cbnz	x3, 40906c <ferror@plt+0x740c>
  409090:	str	x1, [sp, #32]
  409094:	str	w2, [sp, #44]
  409098:	bl	4018f0 <fileno@plt>
  40909c:	ldr	w2, [sp, #44]
  4090a0:	ldr	x1, [sp, #32]
  4090a4:	bl	4018c0 <lseek@plt>
  4090a8:	mov	x1, x0
  4090ac:	cmn	x0, #0x1
  4090b0:	b.eq	4090c8 <ferror@plt+0x7468>  // b.none
  4090b4:	ldr	w2, [x19]
  4090b8:	mov	w0, #0x0                   	// #0
  4090bc:	str	x1, [x19, #144]
  4090c0:	and	w1, w2, #0xffffffef
  4090c4:	str	w1, [x19]
  4090c8:	ldr	x19, [sp, #16]
  4090cc:	ldp	x29, x30, [sp], #48
  4090d0:	ret
  4090d4:	nop
  4090d8:	stp	x29, x30, [sp, #-64]!
  4090dc:	cmp	x0, #0x0
  4090e0:	add	x4, sp, #0x3c
  4090e4:	mov	x29, sp
  4090e8:	stp	x19, x20, [sp, #16]
  4090ec:	csel	x19, x4, x0, eq  // eq = none
  4090f0:	mov	x20, x2
  4090f4:	mov	x0, x19
  4090f8:	str	x21, [sp, #32]
  4090fc:	mov	x21, x1
  409100:	bl	401810 <mbrtowc@plt>
  409104:	cmp	x20, #0x0
  409108:	mov	x20, x0
  40910c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  409110:	b.hi	409128 <ferror@plt+0x74c8>  // b.pmore
  409114:	mov	x0, x20
  409118:	ldp	x19, x20, [sp, #16]
  40911c:	ldr	x21, [sp, #32]
  409120:	ldp	x29, x30, [sp], #64
  409124:	ret
  409128:	mov	w0, #0x0                   	// #0
  40912c:	bl	409290 <ferror@plt+0x7630>
  409130:	tst	w0, #0xff
  409134:	b.ne	409114 <ferror@plt+0x74b4>  // b.any
  409138:	ldrb	w0, [x21]
  40913c:	mov	x20, #0x1                   	// #1
  409140:	str	w0, [x19]
  409144:	mov	x0, x20
  409148:	ldp	x19, x20, [sp, #16]
  40914c:	ldr	x21, [sp, #32]
  409150:	ldp	x29, x30, [sp], #64
  409154:	ret
  409158:	stp	x29, x30, [sp, #-32]!
  40915c:	mov	x29, sp
  409160:	stp	x19, x20, [sp, #16]
  409164:	mov	x19, x0
  409168:	bl	4018d0 <__fpending@plt>
  40916c:	mov	x20, x0
  409170:	mov	x0, x19
  409174:	ldr	w19, [x19]
  409178:	and	w19, w19, #0x20
  40917c:	bl	408f68 <ferror@plt+0x7308>
  409180:	cbnz	w19, 4091a8 <ferror@plt+0x7548>
  409184:	cbz	w0, 40919c <ferror@plt+0x753c>
  409188:	cbnz	x20, 4091c0 <ferror@plt+0x7560>
  40918c:	bl	401c30 <__errno_location@plt>
  409190:	ldr	w0, [x0]
  409194:	cmp	w0, #0x9
  409198:	csetm	w0, ne  // ne = any
  40919c:	ldp	x19, x20, [sp, #16]
  4091a0:	ldp	x29, x30, [sp], #32
  4091a4:	ret
  4091a8:	cbnz	w0, 4091c0 <ferror@plt+0x7560>
  4091ac:	bl	401c30 <__errno_location@plt>
  4091b0:	mov	x1, x0
  4091b4:	mov	w0, #0xffffffff            	// #-1
  4091b8:	str	wzr, [x1]
  4091bc:	b	40919c <ferror@plt+0x753c>
  4091c0:	mov	w0, #0xffffffff            	// #-1
  4091c4:	b	40919c <ferror@plt+0x753c>
  4091c8:	stp	x29, x30, [sp, #-48]!
  4091cc:	mov	x29, sp
  4091d0:	stp	x19, x20, [sp, #16]
  4091d4:	mov	x20, x1
  4091d8:	bl	401930 <fopen@plt>
  4091dc:	mov	x19, x0
  4091e0:	cbz	x0, 4091f0 <ferror@plt+0x7590>
  4091e4:	bl	4018f0 <fileno@plt>
  4091e8:	cmp	w0, #0x2
  4091ec:	b.ls	409200 <ferror@plt+0x75a0>  // b.plast
  4091f0:	mov	x0, x19
  4091f4:	ldp	x19, x20, [sp, #16]
  4091f8:	ldp	x29, x30, [sp], #48
  4091fc:	ret
  409200:	str	x21, [sp, #32]
  409204:	bl	40a660 <ferror@plt+0x8a00>
  409208:	mov	w21, w0
  40920c:	tbnz	w0, #31, 409268 <ferror@plt+0x7608>
  409210:	mov	x0, x19
  409214:	bl	408f68 <ferror@plt+0x7308>
  409218:	cbnz	w0, 409244 <ferror@plt+0x75e4>
  40921c:	mov	x1, x20
  409220:	mov	w0, w21
  409224:	bl	4019c0 <fdopen@plt>
  409228:	mov	x19, x0
  40922c:	cbz	x0, 409244 <ferror@plt+0x75e4>
  409230:	mov	x0, x19
  409234:	ldp	x19, x20, [sp, #16]
  409238:	ldr	x21, [sp, #32]
  40923c:	ldp	x29, x30, [sp], #48
  409240:	ret
  409244:	bl	401c30 <__errno_location@plt>
  409248:	mov	x20, x0
  40924c:	mov	w0, w21
  409250:	mov	x19, #0x0                   	// #0
  409254:	ldr	w21, [x20]
  409258:	bl	401a10 <close@plt>
  40925c:	str	w21, [x20]
  409260:	ldr	x21, [sp, #32]
  409264:	b	4091f0 <ferror@plt+0x7590>
  409268:	bl	401c30 <__errno_location@plt>
  40926c:	mov	x20, x0
  409270:	mov	x0, x19
  409274:	mov	x19, #0x0                   	// #0
  409278:	ldr	w21, [x20]
  40927c:	bl	408f68 <ferror@plt+0x7308>
  409280:	str	w21, [x20]
  409284:	ldr	x21, [sp, #32]
  409288:	b	4091f0 <ferror@plt+0x7590>
  40928c:	nop
  409290:	stp	x29, x30, [sp, #-16]!
  409294:	mov	x1, #0x0                   	// #0
  409298:	mov	x29, sp
  40929c:	bl	401c50 <setlocale@plt>
  4092a0:	mov	w1, #0x1                   	// #1
  4092a4:	cbz	x0, 4092c8 <ferror@plt+0x7668>
  4092a8:	ldrb	w1, [x0]
  4092ac:	cmp	w1, #0x43
  4092b0:	b.eq	4092d4 <ferror@plt+0x7674>  // b.none
  4092b4:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  4092b8:	add	x1, x1, #0xac0
  4092bc:	bl	401ac0 <strcmp@plt>
  4092c0:	cmp	w0, #0x0
  4092c4:	cset	w1, ne  // ne = any
  4092c8:	mov	w0, w1
  4092cc:	ldp	x29, x30, [sp], #16
  4092d0:	ret
  4092d4:	ldrb	w2, [x0, #1]
  4092d8:	mov	w1, #0x0                   	// #0
  4092dc:	cbnz	w2, 4092b4 <ferror@plt+0x7654>
  4092e0:	mov	w0, w1
  4092e4:	ldp	x29, x30, [sp], #16
  4092e8:	ret
  4092ec:	nop
  4092f0:	ror	x2, x0, #3
  4092f4:	udiv	x0, x2, x1
  4092f8:	msub	x0, x0, x1, x2
  4092fc:	ret
  409300:	cmp	x1, x0
  409304:	cset	w0, eq  // eq = none
  409308:	ret
  40930c:	nop
  409310:	stp	x29, x30, [sp, #-80]!
  409314:	mov	x29, sp
  409318:	stp	x21, x22, [sp, #32]
  40931c:	mov	x21, x0
  409320:	mov	x0, x1
  409324:	stp	x19, x20, [sp, #16]
  409328:	mov	x20, x1
  40932c:	stp	x23, x24, [sp, #48]
  409330:	mov	x24, x2
  409334:	and	w23, w3, #0xff
  409338:	ldr	x1, [x21, #16]
  40933c:	ldr	x2, [x21, #48]
  409340:	str	x25, [sp, #64]
  409344:	blr	x2
  409348:	ldr	x1, [x21, #16]
  40934c:	cmp	x0, x1
  409350:	b.cs	40945c <ferror@plt+0x77fc>  // b.hs, b.nlast
  409354:	ldr	x25, [x21]
  409358:	lsl	x22, x0, #4
  40935c:	add	x19, x25, x22
  409360:	str	x19, [x24]
  409364:	ldr	x1, [x25, x22]
  409368:	cbz	x1, 4093f4 <ferror@plt+0x7794>
  40936c:	cmp	x1, x20
  409370:	b.eq	409454 <ferror@plt+0x77f4>  // b.none
  409374:	ldr	x2, [x21, #56]
  409378:	mov	x0, x20
  40937c:	blr	x2
  409380:	tst	w0, #0xff
  409384:	b.eq	4093ec <ferror@plt+0x778c>  // b.none
  409388:	ldr	x0, [x25, x22]
  40938c:	cbz	w23, 4093f8 <ferror@plt+0x7798>
  409390:	ldr	x1, [x19, #8]
  409394:	cbz	x1, 40944c <ferror@plt+0x77ec>
  409398:	ldp	x2, x3, [x1]
  40939c:	stp	x2, x3, [x19]
  4093a0:	str	xzr, [x1]
  4093a4:	ldp	x19, x20, [sp, #16]
  4093a8:	ldr	x2, [x21, #72]
  4093ac:	str	x2, [x1, #8]
  4093b0:	str	x1, [x21, #72]
  4093b4:	ldp	x21, x22, [sp, #32]
  4093b8:	ldp	x23, x24, [sp, #48]
  4093bc:	ldr	x25, [sp, #64]
  4093c0:	ldp	x29, x30, [sp], #80
  4093c4:	ret
  4093c8:	ldr	x1, [x2]
  4093cc:	cmp	x1, x20
  4093d0:	b.eq	409414 <ferror@plt+0x77b4>  // b.none
  4093d4:	ldr	x2, [x21, #56]
  4093d8:	mov	x0, x20
  4093dc:	blr	x2
  4093e0:	tst	w0, #0xff
  4093e4:	b.ne	409410 <ferror@plt+0x77b0>  // b.any
  4093e8:	ldr	x19, [x19, #8]
  4093ec:	ldr	x2, [x19, #8]
  4093f0:	cbnz	x2, 4093c8 <ferror@plt+0x7768>
  4093f4:	mov	x0, #0x0                   	// #0
  4093f8:	ldp	x19, x20, [sp, #16]
  4093fc:	ldp	x21, x22, [sp, #32]
  409400:	ldp	x23, x24, [sp, #48]
  409404:	ldr	x25, [sp, #64]
  409408:	ldp	x29, x30, [sp], #80
  40940c:	ret
  409410:	ldr	x2, [x19, #8]
  409414:	ldr	x0, [x2]
  409418:	cbz	w23, 4093f8 <ferror@plt+0x7798>
  40941c:	ldr	x1, [x2, #8]
  409420:	str	x1, [x19, #8]
  409424:	str	xzr, [x2]
  409428:	ldp	x19, x20, [sp, #16]
  40942c:	ldr	x1, [x21, #72]
  409430:	str	x1, [x2, #8]
  409434:	str	x2, [x21, #72]
  409438:	ldp	x21, x22, [sp, #32]
  40943c:	ldp	x23, x24, [sp, #48]
  409440:	ldr	x25, [sp, #64]
  409444:	ldp	x29, x30, [sp], #80
  409448:	ret
  40944c:	str	xzr, [x25, x22]
  409450:	b	4093f8 <ferror@plt+0x7798>
  409454:	mov	x0, x1
  409458:	b	40938c <ferror@plt+0x772c>
  40945c:	bl	401a40 <abort@plt>
  409460:	stp	x29, x30, [sp, #-64]!
  409464:	mov	x29, sp
  409468:	stp	x19, x20, [sp, #16]
  40946c:	mov	x20, x0
  409470:	stp	x21, x22, [sp, #32]
  409474:	mov	x22, x1
  409478:	ldp	x21, x0, [x1]
  40947c:	stp	x23, x24, [sp, #48]
  409480:	and	w23, w2, #0xff
  409484:	cmp	x21, x0
  409488:	b.cc	40949c <ferror@plt+0x783c>  // b.lo, b.ul, b.last
  40948c:	b	40953c <ferror@plt+0x78dc>
  409490:	add	x21, x21, #0x10
  409494:	cmp	x21, x0
  409498:	b.cs	40953c <ferror@plt+0x78dc>  // b.hs, b.nlast
  40949c:	ldr	x24, [x21]
  4094a0:	cbz	x24, 409490 <ferror@plt+0x7830>
  4094a4:	ldr	x19, [x21, #8]
  4094a8:	cbz	x19, 409524 <ferror@plt+0x78c4>
  4094ac:	ldr	x1, [x20, #16]
  4094b0:	ldr	x2, [x20, #48]
  4094b4:	ldr	x24, [x19]
  4094b8:	mov	x0, x24
  4094bc:	blr	x2
  4094c0:	ldr	x1, [x20, #16]
  4094c4:	cmp	x0, x1
  4094c8:	b.cs	4095f4 <ferror@plt+0x7994>  // b.hs, b.nlast
  4094cc:	ldr	x2, [x20]
  4094d0:	lsl	x0, x0, #4
  4094d4:	ldr	x3, [x19, #8]
  4094d8:	add	x4, x2, x0
  4094dc:	ldr	x5, [x2, x0]
  4094e0:	cbz	x5, 4094fc <ferror@plt+0x789c>
  4094e4:	ldr	x0, [x4, #8]
  4094e8:	str	x0, [x19, #8]
  4094ec:	str	x19, [x4, #8]
  4094f0:	cbz	x3, 409520 <ferror@plt+0x78c0>
  4094f4:	mov	x19, x3
  4094f8:	b	4094b0 <ferror@plt+0x7850>
  4094fc:	ldr	x4, [x20, #24]
  409500:	str	x24, [x2, x0]
  409504:	add	x0, x4, #0x1
  409508:	str	x0, [x20, #24]
  40950c:	str	xzr, [x19]
  409510:	ldr	x0, [x20, #72]
  409514:	str	x0, [x19, #8]
  409518:	str	x19, [x20, #72]
  40951c:	cbnz	x3, 4094f4 <ferror@plt+0x7894>
  409520:	ldr	x24, [x21]
  409524:	str	xzr, [x21, #8]
  409528:	cbz	w23, 409558 <ferror@plt+0x78f8>
  40952c:	ldr	x0, [x22, #8]
  409530:	add	x21, x21, #0x10
  409534:	cmp	x21, x0
  409538:	b.cc	40949c <ferror@plt+0x783c>  // b.lo, b.ul, b.last
  40953c:	mov	w23, #0x1                   	// #1
  409540:	mov	w0, w23
  409544:	ldp	x19, x20, [sp, #16]
  409548:	ldp	x21, x22, [sp, #32]
  40954c:	ldp	x23, x24, [sp, #48]
  409550:	ldp	x29, x30, [sp], #64
  409554:	ret
  409558:	ldr	x1, [x20, #16]
  40955c:	mov	x0, x24
  409560:	ldr	x2, [x20, #48]
  409564:	blr	x2
  409568:	ldr	x1, [x20, #16]
  40956c:	cmp	x0, x1
  409570:	b.cs	4095f4 <ferror@plt+0x7994>  // b.hs, b.nlast
  409574:	ldr	x1, [x20]
  409578:	lsl	x0, x0, #4
  40957c:	add	x19, x1, x0
  409580:	ldr	x2, [x1, x0]
  409584:	cbz	x2, 4095bc <ferror@plt+0x795c>
  409588:	ldr	x0, [x20, #72]
  40958c:	cbz	x0, 4095d0 <ferror@plt+0x7970>
  409590:	ldr	x1, [x0, #8]
  409594:	str	x1, [x20, #72]
  409598:	ldr	x1, [x19, #8]
  40959c:	stp	x24, x1, [x0]
  4095a0:	str	x0, [x19, #8]
  4095a4:	ldr	x1, [x22, #24]
  4095a8:	str	xzr, [x21]
  4095ac:	sub	x1, x1, #0x1
  4095b0:	str	x1, [x22, #24]
  4095b4:	ldr	x0, [x22, #8]
  4095b8:	b	409490 <ferror@plt+0x7830>
  4095bc:	ldr	x2, [x20, #24]
  4095c0:	str	x24, [x1, x0]
  4095c4:	add	x0, x2, #0x1
  4095c8:	str	x0, [x20, #24]
  4095cc:	b	4095a4 <ferror@plt+0x7944>
  4095d0:	mov	x0, #0x10                  	// #16
  4095d4:	bl	401940 <malloc@plt>
  4095d8:	cbnz	x0, 409598 <ferror@plt+0x7938>
  4095dc:	mov	w0, w23
  4095e0:	ldp	x19, x20, [sp, #16]
  4095e4:	ldp	x21, x22, [sp, #32]
  4095e8:	ldp	x23, x24, [sp, #48]
  4095ec:	ldp	x29, x30, [sp], #64
  4095f0:	ret
  4095f4:	bl	401a40 <abort@plt>
  4095f8:	ldr	x0, [x0, #16]
  4095fc:	ret
  409600:	ldr	x0, [x0, #24]
  409604:	ret
  409608:	ldr	x0, [x0, #32]
  40960c:	ret
  409610:	ldp	x3, x4, [x0]
  409614:	mov	x0, #0x0                   	// #0
  409618:	cmp	x3, x4
  40961c:	b.cc	409630 <ferror@plt+0x79d0>  // b.lo, b.ul, b.last
  409620:	b	409668 <ferror@plt+0x7a08>
  409624:	add	x3, x3, #0x10
  409628:	cmp	x3, x4
  40962c:	b.cs	409668 <ferror@plt+0x7a08>  // b.hs, b.nlast
  409630:	ldr	x1, [x3]
  409634:	cbz	x1, 409624 <ferror@plt+0x79c4>
  409638:	ldr	x1, [x3, #8]
  40963c:	mov	x2, #0x1                   	// #1
  409640:	cbz	x1, 409654 <ferror@plt+0x79f4>
  409644:	nop
  409648:	ldr	x1, [x1, #8]
  40964c:	add	x2, x2, #0x1
  409650:	cbnz	x1, 409648 <ferror@plt+0x79e8>
  409654:	cmp	x0, x2
  409658:	add	x3, x3, #0x10
  40965c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  409660:	cmp	x3, x4
  409664:	b.cc	409630 <ferror@plt+0x79d0>  // b.lo, b.ul, b.last
  409668:	ret
  40966c:	nop
  409670:	ldp	x3, x4, [x0]
  409674:	mov	x6, x0
  409678:	mov	x2, #0x0                   	// #0
  40967c:	mov	x5, #0x0                   	// #0
  409680:	cmp	x3, x4
  409684:	b.cc	409698 <ferror@plt+0x7a38>  // b.lo, b.ul, b.last
  409688:	b	4096c8 <ferror@plt+0x7a68>
  40968c:	add	x3, x3, #0x10
  409690:	cmp	x3, x4
  409694:	b.cs	4096c8 <ferror@plt+0x7a68>  // b.hs, b.nlast
  409698:	ldr	x1, [x3]
  40969c:	cbz	x1, 40968c <ferror@plt+0x7a2c>
  4096a0:	ldr	x1, [x3, #8]
  4096a4:	add	x5, x5, #0x1
  4096a8:	add	x2, x2, #0x1
  4096ac:	cbz	x1, 40968c <ferror@plt+0x7a2c>
  4096b0:	ldr	x1, [x1, #8]
  4096b4:	add	x2, x2, #0x1
  4096b8:	cbnz	x1, 4096b0 <ferror@plt+0x7a50>
  4096bc:	add	x3, x3, #0x10
  4096c0:	cmp	x3, x4
  4096c4:	b.cc	409698 <ferror@plt+0x7a38>  // b.lo, b.ul, b.last
  4096c8:	ldr	x1, [x6, #24]
  4096cc:	mov	w0, #0x0                   	// #0
  4096d0:	cmp	x1, x5
  4096d4:	b.eq	4096dc <ferror@plt+0x7a7c>  // b.none
  4096d8:	ret
  4096dc:	ldr	x0, [x6, #32]
  4096e0:	cmp	x0, x2
  4096e4:	cset	w0, eq  // eq = none
  4096e8:	ret
  4096ec:	nop
  4096f0:	stp	x29, x30, [sp, #-48]!
  4096f4:	mov	x29, sp
  4096f8:	ldp	x4, x5, [x0]
  4096fc:	stp	x19, x20, [sp, #16]
  409700:	mov	x20, x1
  409704:	stp	x21, x22, [sp, #32]
  409708:	mov	x19, #0x0                   	// #0
  40970c:	ldp	x21, x22, [x0, #16]
  409710:	cmp	x4, x5
  409714:	ldr	x3, [x0, #32]
  409718:	b.cc	40972c <ferror@plt+0x7acc>  // b.lo, b.ul, b.last
  40971c:	b	409760 <ferror@plt+0x7b00>
  409720:	add	x4, x4, #0x10
  409724:	cmp	x4, x5
  409728:	b.cs	409760 <ferror@plt+0x7b00>  // b.hs, b.nlast
  40972c:	ldr	x0, [x4]
  409730:	cbz	x0, 409720 <ferror@plt+0x7ac0>
  409734:	ldr	x0, [x4, #8]
  409738:	mov	x2, #0x1                   	// #1
  40973c:	cbz	x0, 40974c <ferror@plt+0x7aec>
  409740:	ldr	x0, [x0, #8]
  409744:	add	x2, x2, #0x1
  409748:	cbnz	x0, 409740 <ferror@plt+0x7ae0>
  40974c:	cmp	x19, x2
  409750:	add	x4, x4, #0x10
  409754:	csel	x19, x19, x2, cs  // cs = hs, nlast
  409758:	cmp	x4, x5
  40975c:	b.cc	40972c <ferror@plt+0x7acc>  // b.lo, b.ul, b.last
  409760:	mov	x0, x20
  409764:	mov	w1, #0x1                   	// #1
  409768:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  40976c:	add	x2, x2, #0xac8
  409770:	bl	401ab0 <__fprintf_chk@plt>
  409774:	mov	x3, x21
  409778:	mov	x0, x20
  40977c:	mov	w1, #0x1                   	// #1
  409780:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  409784:	add	x2, x2, #0xae0
  409788:	bl	401ab0 <__fprintf_chk@plt>
  40978c:	ucvtf	d1, x22
  409790:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  409794:	fmov	d2, x0
  409798:	ucvtf	d0, x21
  40979c:	mov	x3, x22
  4097a0:	mov	x0, x20
  4097a4:	mov	w1, #0x1                   	// #1
  4097a8:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  4097ac:	fmul	d1, d1, d2
  4097b0:	add	x2, x2, #0xaf8
  4097b4:	fdiv	d0, d1, d0
  4097b8:	bl	401ab0 <__fprintf_chk@plt>
  4097bc:	mov	x3, x19
  4097c0:	mov	x0, x20
  4097c4:	ldp	x19, x20, [sp, #16]
  4097c8:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  4097cc:	ldp	x21, x22, [sp, #32]
  4097d0:	add	x2, x2, #0xb20
  4097d4:	ldp	x29, x30, [sp], #48
  4097d8:	mov	w1, #0x1                   	// #1
  4097dc:	b	401ab0 <__fprintf_chk@plt>
  4097e0:	stp	x29, x30, [sp, #-48]!
  4097e4:	mov	x29, sp
  4097e8:	str	x21, [sp, #32]
  4097ec:	mov	x21, x0
  4097f0:	mov	x0, x1
  4097f4:	stp	x19, x20, [sp, #16]
  4097f8:	mov	x20, x1
  4097fc:	ldr	x1, [x21, #16]
  409800:	ldr	x2, [x21, #48]
  409804:	blr	x2
  409808:	ldr	x1, [x21, #16]
  40980c:	cmp	x0, x1
  409810:	b.cs	409880 <ferror@plt+0x7c20>  // b.hs, b.nlast
  409814:	ldr	x1, [x21]
  409818:	lsl	x0, x0, #4
  40981c:	add	x19, x1, x0
  409820:	ldr	x1, [x1, x0]
  409824:	cbnz	x1, 409830 <ferror@plt+0x7bd0>
  409828:	b	409854 <ferror@plt+0x7bf4>
  40982c:	ldr	x1, [x19]
  409830:	cmp	x1, x20
  409834:	b.eq	40986c <ferror@plt+0x7c0c>  // b.none
  409838:	ldr	x2, [x21, #56]
  40983c:	mov	x0, x20
  409840:	blr	x2
  409844:	tst	w0, #0xff
  409848:	b.ne	409868 <ferror@plt+0x7c08>  // b.any
  40984c:	ldr	x19, [x19, #8]
  409850:	cbnz	x19, 40982c <ferror@plt+0x7bcc>
  409854:	mov	x0, #0x0                   	// #0
  409858:	ldp	x19, x20, [sp, #16]
  40985c:	ldr	x21, [sp, #32]
  409860:	ldp	x29, x30, [sp], #48
  409864:	ret
  409868:	ldr	x20, [x19]
  40986c:	mov	x0, x20
  409870:	ldp	x19, x20, [sp, #16]
  409874:	ldr	x21, [sp, #32]
  409878:	ldp	x29, x30, [sp], #48
  40987c:	ret
  409880:	bl	401a40 <abort@plt>
  409884:	nop
  409888:	ldr	x1, [x0, #32]
  40988c:	cbz	x1, 4098b8 <ferror@plt+0x7c58>
  409890:	ldp	x1, x2, [x0]
  409894:	cmp	x1, x2
  409898:	b.cc	4098ac <ferror@plt+0x7c4c>  // b.lo, b.ul, b.last
  40989c:	b	4098c0 <ferror@plt+0x7c60>
  4098a0:	add	x1, x1, #0x10
  4098a4:	cmp	x1, x2
  4098a8:	b.cs	4098c0 <ferror@plt+0x7c60>  // b.hs, b.nlast
  4098ac:	ldr	x0, [x1]
  4098b0:	cbz	x0, 4098a0 <ferror@plt+0x7c40>
  4098b4:	ret
  4098b8:	mov	x0, #0x0                   	// #0
  4098bc:	ret
  4098c0:	stp	x29, x30, [sp, #-16]!
  4098c4:	mov	x29, sp
  4098c8:	bl	401a40 <abort@plt>
  4098cc:	nop
  4098d0:	stp	x29, x30, [sp, #-32]!
  4098d4:	mov	x29, sp
  4098d8:	stp	x19, x20, [sp, #16]
  4098dc:	mov	x20, x0
  4098e0:	mov	x19, x1
  4098e4:	mov	x0, x1
  4098e8:	ldr	x1, [x20, #16]
  4098ec:	ldr	x2, [x20, #48]
  4098f0:	blr	x2
  4098f4:	ldr	x1, [x20, #16]
  4098f8:	cmp	x0, x1
  4098fc:	b.cs	409960 <ferror@plt+0x7d00>  // b.hs, b.nlast
  409900:	ldr	x3, [x20]
  409904:	add	x3, x3, x0, lsl #4
  409908:	mov	x2, x3
  40990c:	b	409914 <ferror@plt+0x7cb4>
  409910:	cbz	x2, 409924 <ferror@plt+0x7cc4>
  409914:	ldp	x4, x2, [x2]
  409918:	cmp	x4, x19
  40991c:	b.ne	409910 <ferror@plt+0x7cb0>  // b.any
  409920:	cbnz	x2, 409950 <ferror@plt+0x7cf0>
  409924:	ldr	x1, [x20, #8]
  409928:	b	409934 <ferror@plt+0x7cd4>
  40992c:	ldr	x0, [x3]
  409930:	cbnz	x0, 409944 <ferror@plt+0x7ce4>
  409934:	add	x3, x3, #0x10
  409938:	cmp	x1, x3
  40993c:	b.hi	40992c <ferror@plt+0x7ccc>  // b.pmore
  409940:	mov	x0, #0x0                   	// #0
  409944:	ldp	x19, x20, [sp, #16]
  409948:	ldp	x29, x30, [sp], #32
  40994c:	ret
  409950:	ldr	x0, [x2]
  409954:	ldp	x19, x20, [sp, #16]
  409958:	ldp	x29, x30, [sp], #32
  40995c:	ret
  409960:	bl	401a40 <abort@plt>
  409964:	nop
  409968:	ldp	x5, x3, [x0]
  40996c:	mov	x6, x0
  409970:	cmp	x3, x5
  409974:	b.ls	4099c4 <ferror@plt+0x7d64>  // b.plast
  409978:	sub	x4, x1, #0x8
  40997c:	mov	x0, #0x0                   	// #0
  409980:	ldr	x1, [x5]
  409984:	cbnz	x1, 409998 <ferror@plt+0x7d38>
  409988:	add	x5, x5, #0x10
  40998c:	cmp	x5, x3
  409990:	b.cc	409980 <ferror@plt+0x7d20>  // b.lo, b.ul, b.last
  409994:	ret
  409998:	mov	x1, x5
  40999c:	nop
  4099a0:	cmp	x2, x0
  4099a4:	b.ls	409994 <ferror@plt+0x7d34>  // b.plast
  4099a8:	add	x0, x0, #0x1
  4099ac:	ldr	x3, [x1]
  4099b0:	str	x3, [x4, x0, lsl #3]
  4099b4:	ldr	x1, [x1, #8]
  4099b8:	cbnz	x1, 4099a0 <ferror@plt+0x7d40>
  4099bc:	ldr	x3, [x6, #8]
  4099c0:	b	409988 <ferror@plt+0x7d28>
  4099c4:	mov	x0, #0x0                   	// #0
  4099c8:	ret
  4099cc:	nop
  4099d0:	stp	x29, x30, [sp, #-64]!
  4099d4:	mov	x29, sp
  4099d8:	stp	x21, x22, [sp, #32]
  4099dc:	mov	x21, x1
  4099e0:	stp	x23, x24, [sp, #48]
  4099e4:	ldp	x23, x1, [x0]
  4099e8:	stp	x19, x20, [sp, #16]
  4099ec:	cmp	x1, x23
  4099f0:	b.ls	409a5c <ferror@plt+0x7dfc>  // b.plast
  4099f4:	mov	x24, x0
  4099f8:	mov	x22, x2
  4099fc:	mov	x20, #0x0                   	// #0
  409a00:	ldr	x0, [x23]
  409a04:	cbnz	x0, 409a2c <ferror@plt+0x7dcc>
  409a08:	add	x23, x23, #0x10
  409a0c:	cmp	x23, x1
  409a10:	b.cc	409a00 <ferror@plt+0x7da0>  // b.lo, b.ul, b.last
  409a14:	mov	x0, x20
  409a18:	ldp	x19, x20, [sp, #16]
  409a1c:	ldp	x21, x22, [sp, #32]
  409a20:	ldp	x23, x24, [sp, #48]
  409a24:	ldp	x29, x30, [sp], #64
  409a28:	ret
  409a2c:	mov	x19, x23
  409a30:	b	409a38 <ferror@plt+0x7dd8>
  409a34:	ldr	x0, [x19]
  409a38:	mov	x1, x22
  409a3c:	blr	x21
  409a40:	tst	w0, #0xff
  409a44:	b.eq	409a14 <ferror@plt+0x7db4>  // b.none
  409a48:	ldr	x19, [x19, #8]
  409a4c:	add	x20, x20, #0x1
  409a50:	cbnz	x19, 409a34 <ferror@plt+0x7dd4>
  409a54:	ldr	x1, [x24, #8]
  409a58:	b	409a08 <ferror@plt+0x7da8>
  409a5c:	mov	x20, #0x0                   	// #0
  409a60:	b	409a14 <ferror@plt+0x7db4>
  409a64:	nop
  409a68:	ldrb	w4, [x0]
  409a6c:	mov	x2, #0x0                   	// #0
  409a70:	cbz	w4, 409a94 <ferror@plt+0x7e34>
  409a74:	nop
  409a78:	lsl	x3, x2, #5
  409a7c:	sub	x2, x3, x2
  409a80:	add	x2, x2, w4, uxtb
  409a84:	ldrb	w4, [x0, #1]!
  409a88:	udiv	x3, x2, x1
  409a8c:	msub	x2, x3, x1, x2
  409a90:	cbnz	w4, 409a78 <ferror@plt+0x7e18>
  409a94:	mov	x0, x2
  409a98:	ret
  409a9c:	nop
  409aa0:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  409aa4:	add	x1, x1, #0xb50
  409aa8:	ldp	x2, x3, [x1]
  409aac:	stp	x2, x3, [x0]
  409ab0:	ldr	w1, [x1, #16]
  409ab4:	str	w1, [x0, #16]
  409ab8:	ret
  409abc:	nop
  409ac0:	stp	x29, x30, [sp, #-64]!
  409ac4:	cmp	x2, #0x0
  409ac8:	mov	x29, sp
  409acc:	stp	x23, x24, [sp, #48]
  409ad0:	mov	x23, x2
  409ad4:	adrp	x2, 409000 <ferror@plt+0x73a0>
  409ad8:	add	x2, x2, #0x2f0
  409adc:	stp	x19, x20, [sp, #16]
  409ae0:	csel	x23, x2, x23, eq  // eq = none
  409ae4:	cmp	x3, #0x0
  409ae8:	adrp	x2, 409000 <ferror@plt+0x73a0>
  409aec:	add	x2, x2, #0x300
  409af0:	mov	x19, x0
  409af4:	mov	x20, x4
  409af8:	csel	x24, x2, x3, eq  // eq = none
  409afc:	mov	x0, #0x50                  	// #80
  409b00:	stp	x21, x22, [sp, #32]
  409b04:	mov	x22, x1
  409b08:	bl	401940 <malloc@plt>
  409b0c:	mov	x21, x0
  409b10:	cbz	x0, 409bcc <ferror@plt+0x7f6c>
  409b14:	cbz	x22, 409be4 <ferror@plt+0x7f84>
  409b18:	str	x22, [x21, #40]
  409b1c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  409b20:	add	x0, x0, #0xb50
  409b24:	cmp	x22, x0
  409b28:	b.eq	409bf0 <ferror@plt+0x7f90>  // b.none
  409b2c:	mov	w0, #0xcccd                	// #52429
  409b30:	ldr	s2, [x22, #8]
  409b34:	movk	w0, #0x3dcc, lsl #16
  409b38:	fmov	s1, w0
  409b3c:	fcmpe	s2, s1
  409b40:	b.le	409bc0 <ferror@plt+0x7f60>
  409b44:	mov	w0, #0x6666                	// #26214
  409b48:	movk	w0, #0x3f66, lsl #16
  409b4c:	fmov	s0, w0
  409b50:	fcmpe	s2, s0
  409b54:	b.pl	409bc0 <ferror@plt+0x7f60>  // b.nfrst
  409b58:	mov	w0, #0xcccd                	// #52429
  409b5c:	ldr	s3, [x22, #12]
  409b60:	movk	w0, #0x3f8c, lsl #16
  409b64:	fmov	s0, w0
  409b68:	fcmpe	s3, s0
  409b6c:	b.le	409bc0 <ferror@plt+0x7f60>
  409b70:	ldr	s0, [x22]
  409b74:	fcmpe	s0, #0.0
  409b78:	b.lt	409bc0 <ferror@plt+0x7f60>  // b.tstop
  409b7c:	fadd	s1, s0, s1
  409b80:	ldr	s0, [x22, #4]
  409b84:	fcmpe	s1, s0
  409b88:	b.pl	409bc0 <ferror@plt+0x7f60>  // b.nfrst
  409b8c:	fmov	s3, #1.000000000000000000e+00
  409b90:	fcmpe	s0, s3
  409b94:	b.hi	409bc0 <ferror@plt+0x7f60>  // b.pmore
  409b98:	fcmpe	s2, s1
  409b9c:	b.le	409bc0 <ferror@plt+0x7f60>
  409ba0:	ldrb	w0, [x22, #16]
  409ba4:	cbnz	w0, 409c18 <ferror@plt+0x7fb8>
  409ba8:	ucvtf	s0, x19
  409bac:	mov	w0, #0x5f800000            	// #1602224128
  409bb0:	fmov	s1, w0
  409bb4:	fdiv	s0, s0, s2
  409bb8:	fcmpe	s0, s1
  409bbc:	b.lt	409c14 <ferror@plt+0x7fb4>  // b.tstop
  409bc0:	mov	x0, x21
  409bc4:	mov	x21, #0x0                   	// #0
  409bc8:	bl	401b00 <free@plt>
  409bcc:	mov	x0, x21
  409bd0:	ldp	x19, x20, [sp, #16]
  409bd4:	ldp	x21, x22, [sp, #32]
  409bd8:	ldp	x23, x24, [sp, #48]
  409bdc:	ldp	x29, x30, [sp], #64
  409be0:	ret
  409be4:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  409be8:	add	x0, x0, #0xb50
  409bec:	str	x0, [x21, #40]
  409bf0:	ucvtf	s0, x19
  409bf4:	mov	w0, #0xcccd                	// #52429
  409bf8:	movk	w0, #0x3f4c, lsl #16
  409bfc:	fmov	s2, w0
  409c00:	mov	w0, #0x5f800000            	// #1602224128
  409c04:	fmov	s1, w0
  409c08:	fdiv	s0, s0, s2
  409c0c:	fcmpe	s0, s1
  409c10:	b.ge	409bc0 <ferror@plt+0x7f60>  // b.tcont
  409c14:	fcvtzu	x19, s0
  409c18:	cmp	x19, #0xa
  409c1c:	mov	x0, #0xa                   	// #10
  409c20:	csel	x19, x19, x0, cs  // cs = hs, nlast
  409c24:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  409c28:	orr	x19, x19, #0x1
  409c2c:	movk	x4, #0xaaab
  409c30:	cmn	x19, #0x1
  409c34:	b.eq	409bc0 <ferror@plt+0x7f60>  // b.none
  409c38:	umulh	x1, x19, x4
  409c3c:	cmp	x19, #0x9
  409c40:	and	x0, x1, #0xfffffffffffffffe
  409c44:	add	x1, x0, x1, lsr #1
  409c48:	sub	x1, x19, x1
  409c4c:	b.ls	409c84 <ferror@plt+0x8024>  // b.plast
  409c50:	cbz	x1, 409c88 <ferror@plt+0x8028>
  409c54:	mov	x3, #0x10                  	// #16
  409c58:	mov	x2, #0x9                   	// #9
  409c5c:	mov	x0, #0x3                   	// #3
  409c60:	b	409c68 <ferror@plt+0x8008>
  409c64:	cbz	x1, 409c88 <ferror@plt+0x8028>
  409c68:	add	x0, x0, #0x2
  409c6c:	add	x2, x2, x3
  409c70:	cmp	x2, x19
  409c74:	add	x3, x3, #0x8
  409c78:	udiv	x1, x19, x0
  409c7c:	msub	x1, x1, x0, x19
  409c80:	b.cc	409c64 <ferror@plt+0x8004>  // b.lo, b.ul, b.last
  409c84:	cbnz	x1, 409c98 <ferror@plt+0x8038>
  409c88:	add	x19, x19, #0x2
  409c8c:	cmn	x19, #0x1
  409c90:	b.ne	409c38 <ferror@plt+0x7fd8>  // b.any
  409c94:	b	409bc0 <ferror@plt+0x7f60>
  409c98:	cmp	xzr, x19, lsr #61
  409c9c:	cset	x0, ne  // ne = any
  409ca0:	tbnz	x19, #60, 409bc0 <ferror@plt+0x7f60>
  409ca4:	cbnz	x0, 409bc0 <ferror@plt+0x7f60>
  409ca8:	str	x19, [x21, #16]
  409cac:	mov	x0, x19
  409cb0:	mov	x1, #0x10                  	// #16
  409cb4:	bl	4019f0 <calloc@plt>
  409cb8:	str	x0, [x21]
  409cbc:	cbz	x0, 409bc0 <ferror@plt+0x7f60>
  409cc0:	add	x19, x0, x19, lsl #4
  409cc4:	str	x19, [x21, #8]
  409cc8:	stp	xzr, xzr, [x21, #24]
  409ccc:	mov	x0, x21
  409cd0:	stp	x23, x24, [x21, #48]
  409cd4:	stp	x20, xzr, [x21, #64]
  409cd8:	ldp	x19, x20, [sp, #16]
  409cdc:	ldp	x21, x22, [sp, #32]
  409ce0:	ldp	x23, x24, [sp, #48]
  409ce4:	ldp	x29, x30, [sp], #64
  409ce8:	ret
  409cec:	nop
  409cf0:	stp	x29, x30, [sp, #-48]!
  409cf4:	mov	x29, sp
  409cf8:	ldr	x1, [x0, #8]
  409cfc:	str	x21, [sp, #32]
  409d00:	ldr	x21, [x0]
  409d04:	stp	x19, x20, [sp, #16]
  409d08:	mov	x20, x0
  409d0c:	cmp	x21, x1
  409d10:	b.cc	409d24 <ferror@plt+0x80c4>  // b.lo, b.ul, b.last
  409d14:	b	409d7c <ferror@plt+0x811c>
  409d18:	add	x21, x21, #0x10
  409d1c:	cmp	x1, x21
  409d20:	b.ls	409d7c <ferror@plt+0x811c>  // b.plast
  409d24:	ldr	x0, [x21]
  409d28:	cbz	x0, 409d18 <ferror@plt+0x80b8>
  409d2c:	ldr	x19, [x21, #8]
  409d30:	ldr	x1, [x20, #64]
  409d34:	cbz	x19, 409d5c <ferror@plt+0x80fc>
  409d38:	cbz	x1, 409d90 <ferror@plt+0x8130>
  409d3c:	ldr	x0, [x19]
  409d40:	blr	x1
  409d44:	ldr	x2, [x19, #8]
  409d48:	ldp	x1, x0, [x20, #64]
  409d4c:	stp	xzr, x0, [x19]
  409d50:	str	x19, [x20, #72]
  409d54:	mov	x19, x2
  409d58:	cbnz	x2, 409d38 <ferror@plt+0x80d8>
  409d5c:	cbz	x1, 409d68 <ferror@plt+0x8108>
  409d60:	ldr	x0, [x21]
  409d64:	blr	x1
  409d68:	stp	xzr, xzr, [x21]
  409d6c:	add	x21, x21, #0x10
  409d70:	ldr	x1, [x20, #8]
  409d74:	cmp	x1, x21
  409d78:	b.hi	409d24 <ferror@plt+0x80c4>  // b.pmore
  409d7c:	stp	xzr, xzr, [x20, #24]
  409d80:	ldp	x19, x20, [sp, #16]
  409d84:	ldr	x21, [sp, #32]
  409d88:	ldp	x29, x30, [sp], #48
  409d8c:	ret
  409d90:	ldr	x0, [x20, #72]
  409d94:	mov	x1, x19
  409d98:	str	xzr, [x19]
  409d9c:	ldr	x19, [x19, #8]
  409da0:	str	x0, [x1, #8]
  409da4:	str	x1, [x20, #72]
  409da8:	mov	x0, x1
  409dac:	cbnz	x19, 409d94 <ferror@plt+0x8134>
  409db0:	b	409d68 <ferror@plt+0x8108>
  409db4:	nop
  409db8:	stp	x29, x30, [sp, #-48]!
  409dbc:	mov	x29, sp
  409dc0:	str	x21, [sp, #32]
  409dc4:	mov	x21, x0
  409dc8:	ldr	x0, [x0, #64]
  409dcc:	stp	x19, x20, [sp, #16]
  409dd0:	ldp	x20, x1, [x21]
  409dd4:	cbz	x0, 409e30 <ferror@plt+0x81d0>
  409dd8:	ldr	x0, [x21, #32]
  409ddc:	cbz	x0, 409e30 <ferror@plt+0x81d0>
  409de0:	cmp	x20, x1
  409de4:	b.cc	409df8 <ferror@plt+0x8198>  // b.lo, b.ul, b.last
  409de8:	b	409e60 <ferror@plt+0x8200>
  409dec:	add	x20, x20, #0x10
  409df0:	cmp	x20, x1
  409df4:	b.cs	409e2c <ferror@plt+0x81cc>  // b.hs, b.nlast
  409df8:	ldr	x0, [x20]
  409dfc:	cbz	x0, 409dec <ferror@plt+0x818c>
  409e00:	mov	x19, x20
  409e04:	b	409e0c <ferror@plt+0x81ac>
  409e08:	ldr	x0, [x19]
  409e0c:	ldr	x1, [x21, #64]
  409e10:	blr	x1
  409e14:	ldr	x19, [x19, #8]
  409e18:	cbnz	x19, 409e08 <ferror@plt+0x81a8>
  409e1c:	ldr	x1, [x21, #8]
  409e20:	add	x20, x20, #0x10
  409e24:	cmp	x20, x1
  409e28:	b.cc	409df8 <ferror@plt+0x8198>  // b.lo, b.ul, b.last
  409e2c:	ldr	x20, [x21]
  409e30:	cmp	x1, x20
  409e34:	b.ls	409e60 <ferror@plt+0x8200>  // b.plast
  409e38:	ldr	x19, [x20, #8]
  409e3c:	cbz	x19, 409e54 <ferror@plt+0x81f4>
  409e40:	mov	x0, x19
  409e44:	ldr	x19, [x19, #8]
  409e48:	bl	401b00 <free@plt>
  409e4c:	cbnz	x19, 409e40 <ferror@plt+0x81e0>
  409e50:	ldr	x1, [x21, #8]
  409e54:	add	x20, x20, #0x10
  409e58:	cmp	x20, x1
  409e5c:	b.cc	409e38 <ferror@plt+0x81d8>  // b.lo, b.ul, b.last
  409e60:	ldr	x19, [x21, #72]
  409e64:	cbz	x19, 409e78 <ferror@plt+0x8218>
  409e68:	mov	x0, x19
  409e6c:	ldr	x19, [x19, #8]
  409e70:	bl	401b00 <free@plt>
  409e74:	cbnz	x19, 409e68 <ferror@plt+0x8208>
  409e78:	ldr	x0, [x21]
  409e7c:	bl	401b00 <free@plt>
  409e80:	mov	x0, x21
  409e84:	ldp	x19, x20, [sp, #16]
  409e88:	ldr	x21, [sp, #32]
  409e8c:	ldp	x29, x30, [sp], #48
  409e90:	b	401b00 <free@plt>
  409e94:	nop
  409e98:	stp	x29, x30, [sp, #-128]!
  409e9c:	mov	x29, sp
  409ea0:	str	x21, [sp, #32]
  409ea4:	ldr	x21, [x0, #40]
  409ea8:	stp	x19, x20, [sp, #16]
  409eac:	mov	x20, x0
  409eb0:	ldrb	w0, [x21, #16]
  409eb4:	cbnz	w0, 409ed8 <ferror@plt+0x8278>
  409eb8:	ucvtf	s0, x1
  409ebc:	ldr	s2, [x21, #8]
  409ec0:	mov	w0, #0x5f800000            	// #1602224128
  409ec4:	fmov	s1, w0
  409ec8:	fdiv	s0, s0, s2
  409ecc:	fcmpe	s0, s1
  409ed0:	fcvtzu	x1, s0
  409ed4:	b.ge	409f54 <ferror@plt+0x82f4>  // b.tcont
  409ed8:	cmp	x1, #0xa
  409edc:	mov	x19, #0xa                   	// #10
  409ee0:	csel	x1, x1, x19, cs  // cs = hs, nlast
  409ee4:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  409ee8:	orr	x19, x1, #0x1
  409eec:	movk	x4, #0xaaab
  409ef0:	cmn	x19, #0x1
  409ef4:	b.eq	409f54 <ferror@plt+0x82f4>  // b.none
  409ef8:	umulh	x1, x19, x4
  409efc:	cmp	x19, #0x9
  409f00:	and	x0, x1, #0xfffffffffffffffe
  409f04:	add	x1, x0, x1, lsr #1
  409f08:	sub	x1, x19, x1
  409f0c:	b.ls	409f44 <ferror@plt+0x82e4>  // b.plast
  409f10:	cbz	x1, 409f48 <ferror@plt+0x82e8>
  409f14:	mov	x3, #0x10                  	// #16
  409f18:	mov	x2, #0x9                   	// #9
  409f1c:	mov	x0, #0x3                   	// #3
  409f20:	b	409f2c <ferror@plt+0x82cc>
  409f24:	add	x3, x3, #0x8
  409f28:	cbz	x1, 409f48 <ferror@plt+0x82e8>
  409f2c:	add	x0, x0, #0x2
  409f30:	add	x2, x2, x3
  409f34:	cmp	x2, x19
  409f38:	udiv	x1, x19, x0
  409f3c:	msub	x1, x1, x0, x19
  409f40:	b.cc	409f24 <ferror@plt+0x82c4>  // b.lo, b.ul, b.last
  409f44:	cbnz	x1, 409f6c <ferror@plt+0x830c>
  409f48:	add	x19, x19, #0x2
  409f4c:	cmn	x19, #0x1
  409f50:	b.ne	409ef8 <ferror@plt+0x8298>  // b.any
  409f54:	mov	w19, #0x0                   	// #0
  409f58:	mov	w0, w19
  409f5c:	ldp	x19, x20, [sp, #16]
  409f60:	ldr	x21, [sp, #32]
  409f64:	ldp	x29, x30, [sp], #128
  409f68:	ret
  409f6c:	cmp	xzr, x19, lsr #61
  409f70:	cset	x0, ne  // ne = any
  409f74:	tbnz	x19, #60, 409f54 <ferror@plt+0x82f4>
  409f78:	cbnz	x0, 409f54 <ferror@plt+0x82f4>
  409f7c:	ldr	x0, [x20, #16]
  409f80:	cmp	x0, x19
  409f84:	b.eq	40a028 <ferror@plt+0x83c8>  // b.none
  409f88:	mov	x0, x19
  409f8c:	mov	x1, #0x10                  	// #16
  409f90:	bl	4019f0 <calloc@plt>
  409f94:	str	x0, [sp, #48]
  409f98:	cbz	x0, 409f54 <ferror@plt+0x82f4>
  409f9c:	ldp	x5, x4, [x20, #64]
  409fa0:	add	x3, x0, x19, lsl #4
  409fa4:	ldr	q0, [x20, #48]
  409fa8:	add	x0, sp, #0x30
  409fac:	mov	x1, x20
  409fb0:	mov	w2, #0x0                   	// #0
  409fb4:	stp	x3, x19, [sp, #56]
  409fb8:	stp	xzr, xzr, [sp, #72]
  409fbc:	str	x21, [sp, #88]
  409fc0:	str	q0, [sp, #96]
  409fc4:	stp	x5, x4, [sp, #112]
  409fc8:	bl	409460 <ferror@plt+0x7800>
  409fcc:	ands	w19, w0, #0xff
  409fd0:	b.ne	40a040 <ferror@plt+0x83e0>  // b.any
  409fd4:	ldr	x0, [sp, #120]
  409fd8:	str	x0, [x20, #72]
  409fdc:	add	x1, sp, #0x30
  409fe0:	mov	x0, x20
  409fe4:	mov	w2, #0x1                   	// #1
  409fe8:	bl	409460 <ferror@plt+0x7800>
  409fec:	tst	w0, #0xff
  409ff0:	b.eq	40a06c <ferror@plt+0x840c>  // b.none
  409ff4:	add	x1, sp, #0x30
  409ff8:	mov	x0, x20
  409ffc:	mov	w2, #0x0                   	// #0
  40a000:	bl	409460 <ferror@plt+0x7800>
  40a004:	tst	w0, #0xff
  40a008:	b.eq	40a06c <ferror@plt+0x840c>  // b.none
  40a00c:	ldr	x0, [sp, #48]
  40a010:	bl	401b00 <free@plt>
  40a014:	mov	w0, w19
  40a018:	ldp	x19, x20, [sp, #16]
  40a01c:	ldr	x21, [sp, #32]
  40a020:	ldp	x29, x30, [sp], #128
  40a024:	ret
  40a028:	mov	w19, #0x1                   	// #1
  40a02c:	mov	w0, w19
  40a030:	ldp	x19, x20, [sp, #16]
  40a034:	ldr	x21, [sp, #32]
  40a038:	ldp	x29, x30, [sp], #128
  40a03c:	ret
  40a040:	ldr	x0, [x20]
  40a044:	bl	401b00 <free@plt>
  40a048:	ldp	q1, q0, [sp, #48]
  40a04c:	ldr	x0, [sp, #120]
  40a050:	str	x0, [x20, #72]
  40a054:	stp	q1, q0, [x20]
  40a058:	mov	w0, w19
  40a05c:	ldp	x19, x20, [sp, #16]
  40a060:	ldr	x21, [sp, #32]
  40a064:	ldp	x29, x30, [sp], #128
  40a068:	ret
  40a06c:	bl	401a40 <abort@plt>
  40a070:	stp	x29, x30, [sp, #-64]!
  40a074:	mov	x29, sp
  40a078:	stp	x19, x20, [sp, #16]
  40a07c:	str	x21, [sp, #32]
  40a080:	cbz	x1, 40a1f0 <ferror@plt+0x8590>
  40a084:	mov	w3, #0x0                   	// #0
  40a088:	mov	x21, x2
  40a08c:	mov	x19, x0
  40a090:	mov	x20, x1
  40a094:	add	x2, sp, #0x38
  40a098:	bl	409310 <ferror@plt+0x76b0>
  40a09c:	mov	x3, x0
  40a0a0:	cbz	x0, 40a0c0 <ferror@plt+0x8460>
  40a0a4:	mov	w0, #0x0                   	// #0
  40a0a8:	cbz	x21, 40a0b0 <ferror@plt+0x8450>
  40a0ac:	str	x3, [x21]
  40a0b0:	ldp	x19, x20, [sp, #16]
  40a0b4:	ldr	x21, [sp, #32]
  40a0b8:	ldp	x29, x30, [sp], #64
  40a0bc:	ret
  40a0c0:	ldr	x0, [x19, #16]
  40a0c4:	ldr	x1, [x19, #40]
  40a0c8:	ucvtf	s0, x0
  40a0cc:	ldr	x0, [x19, #24]
  40a0d0:	ldr	s2, [x1, #8]
  40a0d4:	ucvtf	s1, x0
  40a0d8:	fmul	s3, s2, s0
  40a0dc:	fcmpe	s1, s3
  40a0e0:	b.gt	40a12c <ferror@plt+0x84cc>
  40a0e4:	ldr	x21, [sp, #56]
  40a0e8:	ldr	x0, [x21]
  40a0ec:	cbz	x0, 40a228 <ferror@plt+0x85c8>
  40a0f0:	ldr	x0, [x19, #72]
  40a0f4:	cbz	x0, 40a254 <ferror@plt+0x85f4>
  40a0f8:	ldr	x1, [x0, #8]
  40a0fc:	str	x1, [x19, #72]
  40a100:	ldr	x2, [x21, #8]
  40a104:	ldr	x1, [x19, #32]
  40a108:	stp	x20, x2, [x0]
  40a10c:	str	x0, [x21, #8]
  40a110:	add	x1, x1, #0x1
  40a114:	str	x1, [x19, #32]
  40a118:	mov	w0, #0x1                   	// #1
  40a11c:	ldp	x19, x20, [sp, #16]
  40a120:	ldr	x21, [sp, #32]
  40a124:	ldp	x29, x30, [sp], #64
  40a128:	ret
  40a12c:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  40a130:	add	x2, x2, #0xb50
  40a134:	cmp	x1, x2
  40a138:	b.eq	40a274 <ferror@plt+0x8614>  // b.none
  40a13c:	mov	w0, #0xcccd                	// #52429
  40a140:	movk	w0, #0x3dcc, lsl #16
  40a144:	fmov	s3, w0
  40a148:	fcmpe	s2, s3
  40a14c:	b.le	40a1f4 <ferror@plt+0x8594>
  40a150:	mov	w0, #0x6666                	// #26214
  40a154:	movk	w0, #0x3f66, lsl #16
  40a158:	fmov	s4, w0
  40a15c:	fcmpe	s2, s4
  40a160:	b.pl	40a1f4 <ferror@plt+0x8594>  // b.nfrst
  40a164:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  40a168:	ldr	s5, [x1, #12]
  40a16c:	ldr	s4, [x0, #2872]
  40a170:	fcmpe	s5, s4
  40a174:	b.le	40a1f4 <ferror@plt+0x8594>
  40a178:	ldr	s4, [x1]
  40a17c:	fcmpe	s4, #0.0
  40a180:	b.lt	40a1f4 <ferror@plt+0x8594>  // b.tstop
  40a184:	fadd	s3, s4, s3
  40a188:	ldr	s4, [x1, #4]
  40a18c:	fcmpe	s3, s4
  40a190:	b.pl	40a1f4 <ferror@plt+0x8594>  // b.nfrst
  40a194:	fmov	s6, #1.000000000000000000e+00
  40a198:	fcmpe	s4, s6
  40a19c:	b.hi	40a1f4 <ferror@plt+0x8594>  // b.pmore
  40a1a0:	fcmpe	s2, s3
  40a1a4:	b.le	40a1f4 <ferror@plt+0x8594>
  40a1a8:	ldrb	w0, [x1, #16]
  40a1ac:	fmul	s0, s0, s5
  40a1b0:	cbz	w0, 40a220 <ferror@plt+0x85c0>
  40a1b4:	mov	w0, #0x5f800000            	// #1602224128
  40a1b8:	fmov	s1, w0
  40a1bc:	fcmpe	s0, s1
  40a1c0:	b.ge	40a260 <ferror@plt+0x8600>  // b.tcont
  40a1c4:	fcvtzu	x1, s0
  40a1c8:	mov	x0, x19
  40a1cc:	bl	409e98 <ferror@plt+0x8238>
  40a1d0:	tst	w0, #0xff
  40a1d4:	b.eq	40a260 <ferror@plt+0x8600>  // b.none
  40a1d8:	add	x2, sp, #0x38
  40a1dc:	mov	x1, x20
  40a1e0:	mov	x0, x19
  40a1e4:	mov	w3, #0x0                   	// #0
  40a1e8:	bl	409310 <ferror@plt+0x76b0>
  40a1ec:	cbz	x0, 40a0e4 <ferror@plt+0x8484>
  40a1f0:	bl	401a40 <abort@plt>
  40a1f4:	mov	w0, #0xcccd                	// #52429
  40a1f8:	str	x2, [x19, #40]
  40a1fc:	movk	w0, #0x3f4c, lsl #16
  40a200:	fmov	s2, w0
  40a204:	fmul	s3, s0, s2
  40a208:	fcmpe	s1, s3
  40a20c:	b.le	40a0e4 <ferror@plt+0x8484>
  40a210:	mov	w0, #0xfdf4                	// #65012
  40a214:	movk	w0, #0x3fb4, lsl #16
  40a218:	fmov	s1, w0
  40a21c:	fmul	s0, s0, s1
  40a220:	fmul	s0, s0, s2
  40a224:	b	40a1b4 <ferror@plt+0x8554>
  40a228:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  40a22c:	ldur	q0, [x19, #24]
  40a230:	str	x20, [x21]
  40a234:	ldr	q1, [x0, #2880]
  40a238:	mov	w0, #0x1                   	// #1
  40a23c:	ldr	x21, [sp, #32]
  40a240:	add	v0.2d, v0.2d, v1.2d
  40a244:	stur	q0, [x19, #24]
  40a248:	ldp	x19, x20, [sp, #16]
  40a24c:	ldp	x29, x30, [sp], #64
  40a250:	ret
  40a254:	mov	x0, #0x10                  	// #16
  40a258:	bl	401940 <malloc@plt>
  40a25c:	cbnz	x0, 40a100 <ferror@plt+0x84a0>
  40a260:	mov	w0, #0xffffffff            	// #-1
  40a264:	ldp	x19, x20, [sp, #16]
  40a268:	ldr	x21, [sp, #32]
  40a26c:	ldp	x29, x30, [sp], #64
  40a270:	ret
  40a274:	mov	w0, #0xfdf4                	// #65012
  40a278:	movk	w0, #0x3fb4, lsl #16
  40a27c:	fmov	s1, w0
  40a280:	mov	w0, #0xcccd                	// #52429
  40a284:	fmul	s0, s0, s1
  40a288:	movk	w0, #0x3f4c, lsl #16
  40a28c:	fmov	s2, w0
  40a290:	fmul	s0, s0, s2
  40a294:	b	40a1b4 <ferror@plt+0x8554>
  40a298:	stp	x29, x30, [sp, #-64]!
  40a29c:	mov	x29, sp
  40a2a0:	stp	x19, x20, [sp, #16]
  40a2a4:	stp	x21, x22, [sp, #32]
  40a2a8:	cbz	x1, 40a414 <ferror@plt+0x87b4>
  40a2ac:	mov	x19, x0
  40a2b0:	mov	x21, x1
  40a2b4:	add	x2, sp, #0x38
  40a2b8:	mov	w3, #0x0                   	// #0
  40a2bc:	bl	409310 <ferror@plt+0x76b0>
  40a2c0:	mov	x20, x0
  40a2c4:	cbz	x0, 40a2dc <ferror@plt+0x867c>
  40a2c8:	mov	x0, x20
  40a2cc:	ldp	x19, x20, [sp, #16]
  40a2d0:	ldp	x21, x22, [sp, #32]
  40a2d4:	ldp	x29, x30, [sp], #64
  40a2d8:	ret
  40a2dc:	ldr	x0, [x19, #16]
  40a2e0:	ldr	x1, [x19, #40]
  40a2e4:	ucvtf	s0, x0
  40a2e8:	ldr	x0, [x19, #24]
  40a2ec:	ldr	s2, [x1, #8]
  40a2f0:	ucvtf	s1, x0
  40a2f4:	fmul	s3, s2, s0
  40a2f8:	fcmpe	s1, s3
  40a2fc:	b.gt	40a34c <ferror@plt+0x86ec>
  40a300:	ldr	x22, [sp, #56]
  40a304:	ldr	x0, [x22]
  40a308:	cbz	x0, 40a44c <ferror@plt+0x87ec>
  40a30c:	ldr	x0, [x19, #72]
  40a310:	cbz	x0, 40a47c <ferror@plt+0x881c>
  40a314:	ldr	x1, [x0, #8]
  40a318:	str	x1, [x19, #72]
  40a31c:	ldr	x2, [x22, #8]
  40a320:	mov	x20, x21
  40a324:	ldr	x1, [x19, #32]
  40a328:	stp	x21, x2, [x0]
  40a32c:	str	x0, [x22, #8]
  40a330:	add	x0, x1, #0x1
  40a334:	str	x0, [x19, #32]
  40a338:	mov	x0, x20
  40a33c:	ldp	x19, x20, [sp, #16]
  40a340:	ldp	x21, x22, [sp, #32]
  40a344:	ldp	x29, x30, [sp], #64
  40a348:	ret
  40a34c:	adrp	x2, 40b000 <ferror@plt+0x93a0>
  40a350:	add	x2, x2, #0xb50
  40a354:	cmp	x1, x2
  40a358:	b.eq	40a48c <ferror@plt+0x882c>  // b.none
  40a35c:	mov	w0, #0xcccd                	// #52429
  40a360:	movk	w0, #0x3dcc, lsl #16
  40a364:	fmov	s3, w0
  40a368:	fcmpe	s2, s3
  40a36c:	b.le	40a418 <ferror@plt+0x87b8>
  40a370:	mov	w0, #0x6666                	// #26214
  40a374:	movk	w0, #0x3f66, lsl #16
  40a378:	fmov	s4, w0
  40a37c:	fcmpe	s2, s4
  40a380:	b.pl	40a418 <ferror@plt+0x87b8>  // b.nfrst
  40a384:	mov	w0, #0xcccd                	// #52429
  40a388:	ldr	s5, [x1, #12]
  40a38c:	movk	w0, #0x3f8c, lsl #16
  40a390:	fmov	s4, w0
  40a394:	fcmpe	s5, s4
  40a398:	b.le	40a418 <ferror@plt+0x87b8>
  40a39c:	ldr	s4, [x1]
  40a3a0:	fcmpe	s4, #0.0
  40a3a4:	b.lt	40a418 <ferror@plt+0x87b8>  // b.tstop
  40a3a8:	fadd	s3, s4, s3
  40a3ac:	ldr	s4, [x1, #4]
  40a3b0:	fcmpe	s3, s4
  40a3b4:	b.pl	40a418 <ferror@plt+0x87b8>  // b.nfrst
  40a3b8:	fmov	s6, #1.000000000000000000e+00
  40a3bc:	fcmpe	s4, s6
  40a3c0:	b.hi	40a418 <ferror@plt+0x87b8>  // b.pmore
  40a3c4:	fcmpe	s2, s3
  40a3c8:	b.le	40a418 <ferror@plt+0x87b8>
  40a3cc:	ldrb	w0, [x1, #16]
  40a3d0:	fmul	s0, s0, s5
  40a3d4:	cbz	w0, 40a444 <ferror@plt+0x87e4>
  40a3d8:	mov	w0, #0x5f800000            	// #1602224128
  40a3dc:	fmov	s1, w0
  40a3e0:	fcmpe	s0, s1
  40a3e4:	b.ge	40a2c8 <ferror@plt+0x8668>  // b.tcont
  40a3e8:	fcvtzu	x1, s0
  40a3ec:	mov	x0, x19
  40a3f0:	bl	409e98 <ferror@plt+0x8238>
  40a3f4:	tst	w0, #0xff
  40a3f8:	b.eq	40a2c8 <ferror@plt+0x8668>  // b.none
  40a3fc:	add	x2, sp, #0x38
  40a400:	mov	x1, x21
  40a404:	mov	x0, x19
  40a408:	mov	w3, #0x0                   	// #0
  40a40c:	bl	409310 <ferror@plt+0x76b0>
  40a410:	cbz	x0, 40a300 <ferror@plt+0x86a0>
  40a414:	bl	401a40 <abort@plt>
  40a418:	mov	w0, #0xcccd                	// #52429
  40a41c:	str	x2, [x19, #40]
  40a420:	movk	w0, #0x3f4c, lsl #16
  40a424:	fmov	s2, w0
  40a428:	fmul	s3, s0, s2
  40a42c:	fcmpe	s1, s3
  40a430:	b.le	40a300 <ferror@plt+0x86a0>
  40a434:	mov	w0, #0xfdf4                	// #65012
  40a438:	movk	w0, #0x3fb4, lsl #16
  40a43c:	fmov	s1, w0
  40a440:	fmul	s0, s0, s1
  40a444:	fmul	s0, s0, s2
  40a448:	b	40a3d8 <ferror@plt+0x8778>
  40a44c:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  40a450:	mov	x20, x21
  40a454:	ldur	q0, [x19, #24]
  40a458:	str	x21, [x22]
  40a45c:	ldr	q1, [x0, #2880]
  40a460:	mov	x0, x20
  40a464:	ldp	x21, x22, [sp, #32]
  40a468:	add	v0.2d, v0.2d, v1.2d
  40a46c:	stur	q0, [x19, #24]
  40a470:	ldp	x19, x20, [sp, #16]
  40a474:	ldp	x29, x30, [sp], #64
  40a478:	ret
  40a47c:	mov	x0, #0x10                  	// #16
  40a480:	bl	401940 <malloc@plt>
  40a484:	cbz	x0, 40a2c8 <ferror@plt+0x8668>
  40a488:	b	40a31c <ferror@plt+0x86bc>
  40a48c:	mov	w0, #0xfdf4                	// #65012
  40a490:	movk	w0, #0x3fb4, lsl #16
  40a494:	fmov	s1, w0
  40a498:	mov	w0, #0xcccd                	// #52429
  40a49c:	fmul	s0, s0, s1
  40a4a0:	movk	w0, #0x3f4c, lsl #16
  40a4a4:	fmov	s2, w0
  40a4a8:	fmul	s0, s0, s2
  40a4ac:	b	40a3d8 <ferror@plt+0x8778>
  40a4b0:	stp	x29, x30, [sp, #-64]!
  40a4b4:	mov	w3, #0x1                   	// #1
  40a4b8:	mov	x29, sp
  40a4bc:	add	x2, sp, #0x38
  40a4c0:	stp	x19, x20, [sp, #16]
  40a4c4:	mov	x19, x0
  40a4c8:	bl	409310 <ferror@plt+0x76b0>
  40a4cc:	mov	x20, x0
  40a4d0:	cbz	x0, 40a4ec <ferror@plt+0x888c>
  40a4d4:	ldr	x1, [sp, #56]
  40a4d8:	ldr	x0, [x19, #32]
  40a4dc:	ldr	x1, [x1]
  40a4e0:	sub	x0, x0, #0x1
  40a4e4:	str	x0, [x19, #32]
  40a4e8:	cbz	x1, 40a4fc <ferror@plt+0x889c>
  40a4ec:	mov	x0, x20
  40a4f0:	ldp	x19, x20, [sp, #16]
  40a4f4:	ldp	x29, x30, [sp], #64
  40a4f8:	ret
  40a4fc:	ldr	x0, [x19, #16]
  40a500:	ldr	x1, [x19, #40]
  40a504:	ucvtf	s1, x0
  40a508:	ldr	x0, [x19, #24]
  40a50c:	ldr	s2, [x1]
  40a510:	sub	x0, x0, #0x1
  40a514:	str	x0, [x19, #24]
  40a518:	fmul	s3, s2, s1
  40a51c:	ucvtf	s0, x0
  40a520:	fcmpe	s0, s3
  40a524:	b.pl	40a4ec <ferror@plt+0x888c>  // b.nfrst
  40a528:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  40a52c:	add	x0, x0, #0xb50
  40a530:	cmp	x1, x0
  40a534:	b.eq	40a610 <ferror@plt+0x89b0>  // b.none
  40a538:	mov	w2, #0xcccd                	// #52429
  40a53c:	ldr	s3, [x1, #8]
  40a540:	movk	w2, #0x3dcc, lsl #16
  40a544:	fmov	s4, w2
  40a548:	fcmpe	s3, s4
  40a54c:	b.le	40a5fc <ferror@plt+0x899c>
  40a550:	mov	w2, #0x6666                	// #26214
  40a554:	movk	w2, #0x3f66, lsl #16
  40a558:	fmov	s5, w2
  40a55c:	fcmpe	s3, s5
  40a560:	b.pl	40a5fc <ferror@plt+0x899c>  // b.nfrst
  40a564:	mov	w2, #0xcccd                	// #52429
  40a568:	ldr	s6, [x1, #12]
  40a56c:	movk	w2, #0x3f8c, lsl #16
  40a570:	fmov	s5, w2
  40a574:	fcmpe	s6, s5
  40a578:	b.le	40a5fc <ferror@plt+0x899c>
  40a57c:	fcmpe	s2, #0.0
  40a580:	b.lt	40a5fc <ferror@plt+0x899c>  // b.tstop
  40a584:	fadd	s2, s2, s4
  40a588:	ldr	s4, [x1, #4]
  40a58c:	fcmpe	s2, s4
  40a590:	b.pl	40a5fc <ferror@plt+0x899c>  // b.nfrst
  40a594:	fmov	s5, #1.000000000000000000e+00
  40a598:	fcmpe	s4, s5
  40a59c:	b.hi	40a5fc <ferror@plt+0x899c>  // b.pmore
  40a5a0:	fcmpe	s3, s2
  40a5a4:	b.le	40a5fc <ferror@plt+0x899c>
  40a5a8:	ldrb	w0, [x1, #16]
  40a5ac:	fmul	s1, s1, s4
  40a5b0:	cbnz	w0, 40a5bc <ferror@plt+0x895c>
  40a5b4:	nop
  40a5b8:	fmul	s1, s1, s3
  40a5bc:	fcvtzu	x1, s1
  40a5c0:	mov	x0, x19
  40a5c4:	bl	409e98 <ferror@plt+0x8238>
  40a5c8:	tst	w0, #0xff
  40a5cc:	b.ne	40a4ec <ferror@plt+0x888c>  // b.any
  40a5d0:	str	x21, [sp, #32]
  40a5d4:	ldr	x21, [x19, #72]
  40a5d8:	cbz	x21, 40a5f0 <ferror@plt+0x8990>
  40a5dc:	nop
  40a5e0:	mov	x0, x21
  40a5e4:	ldr	x21, [x21, #8]
  40a5e8:	bl	401b00 <free@plt>
  40a5ec:	cbnz	x21, 40a5e0 <ferror@plt+0x8980>
  40a5f0:	ldr	x21, [sp, #32]
  40a5f4:	str	xzr, [x19, #72]
  40a5f8:	b	40a4ec <ferror@plt+0x888c>
  40a5fc:	movi	v2.2s, #0x0
  40a600:	str	x0, [x19, #40]
  40a604:	fmul	s2, s1, s2
  40a608:	fcmpe	s0, s2
  40a60c:	b.pl	40a4ec <ferror@plt+0x888c>  // b.nfrst
  40a610:	mov	w0, #0xcccd                	// #52429
  40a614:	movk	w0, #0x3f4c, lsl #16
  40a618:	fmov	s3, w0
  40a61c:	b	40a5b8 <ferror@plt+0x8958>
  40a620:	stp	x29, x30, [sp, #-16]!
  40a624:	mov	w0, #0xe                   	// #14
  40a628:	mov	x29, sp
  40a62c:	bl	401920 <nl_langinfo@plt>
  40a630:	cbz	x0, 40a650 <ferror@plt+0x89f0>
  40a634:	ldrb	w2, [x0]
  40a638:	adrp	x1, 40b000 <ferror@plt+0x93a0>
  40a63c:	add	x1, x1, #0xb68
  40a640:	cmp	w2, #0x0
  40a644:	csel	x0, x1, x0, eq  // eq = none
  40a648:	ldp	x29, x30, [sp], #16
  40a64c:	ret
  40a650:	ldp	x29, x30, [sp], #16
  40a654:	adrp	x0, 40b000 <ferror@plt+0x93a0>
  40a658:	add	x0, x0, #0xb68
  40a65c:	ret
  40a660:	mov	w2, #0x3                   	// #3
  40a664:	mov	w1, #0x0                   	// #0
  40a668:	b	40a670 <ferror@plt+0x8a10>
  40a66c:	nop
  40a670:	stp	x29, x30, [sp, #-112]!
  40a674:	mov	w6, #0xffffffe0            	// #-32
  40a678:	mov	x29, sp
  40a67c:	add	x7, sp, #0x50
  40a680:	stp	x19, x20, [sp, #16]
  40a684:	str	x7, [sp, #64]
  40a688:	stp	w6, wzr, [sp, #72]
  40a68c:	stp	x2, x3, [sp, #80]
  40a690:	add	x2, sp, #0x70
  40a694:	stp	x2, x2, [sp, #48]
  40a698:	stp	x4, x5, [sp, #96]
  40a69c:	cbz	w1, 40a75c <ferror@plt+0x8afc>
  40a6a0:	mov	w20, w0
  40a6a4:	mov	w3, w1
  40a6a8:	cmp	w1, #0x406
  40a6ac:	b.eq	40a778 <ferror@plt+0x8b18>  // b.none
  40a6b0:	cmp	w1, #0xb
  40a6b4:	b.gt	40a700 <ferror@plt+0x8aa0>
  40a6b8:	cmp	w1, #0x0
  40a6bc:	b.le	40a72c <ferror@plt+0x8acc>
  40a6c0:	mov	x1, #0x1                   	// #1
  40a6c4:	mov	x2, #0x514                 	// #1300
  40a6c8:	lsl	x1, x1, x3
  40a6cc:	tst	x1, x2
  40a6d0:	b.ne	40a7f4 <ferror@plt+0x8b94>  // b.any
  40a6d4:	mov	x2, #0xa0a                 	// #2570
  40a6d8:	tst	x1, x2
  40a6dc:	b.eq	40a72c <ferror@plt+0x8acc>  // b.none
  40a6e0:	mov	w1, w3
  40a6e4:	mov	w0, w20
  40a6e8:	bl	401b70 <fcntl@plt>
  40a6ec:	mov	w19, w0
  40a6f0:	mov	w0, w19
  40a6f4:	ldp	x19, x20, [sp, #16]
  40a6f8:	ldp	x29, x30, [sp], #112
  40a6fc:	ret
  40a700:	sub	w0, w1, #0x400
  40a704:	cmp	w0, #0xa
  40a708:	b.hi	40a72c <ferror@plt+0x8acc>  // b.pmore
  40a70c:	mov	x1, #0x1                   	// #1
  40a710:	mov	x2, #0x2c5                 	// #709
  40a714:	lsl	x1, x1, x0
  40a718:	tst	x1, x2
  40a71c:	b.ne	40a7f4 <ferror@plt+0x8b94>  // b.any
  40a720:	mov	x2, #0x502                 	// #1282
  40a724:	tst	x1, x2
  40a728:	b.ne	40a6e0 <ferror@plt+0x8a80>  // b.any
  40a72c:	ldr	w0, [sp, #72]
  40a730:	ldr	x1, [sp, #48]
  40a734:	tbnz	w0, #31, 40a8a0 <ferror@plt+0x8c40>
  40a738:	ldr	x2, [x1]
  40a73c:	mov	w0, w20
  40a740:	mov	w1, w3
  40a744:	bl	401b70 <fcntl@plt>
  40a748:	mov	w19, w0
  40a74c:	mov	w0, w19
  40a750:	ldp	x19, x20, [sp, #16]
  40a754:	ldp	x29, x30, [sp], #112
  40a758:	ret
  40a75c:	ldr	w2, [sp, #80]
  40a760:	bl	401b70 <fcntl@plt>
  40a764:	mov	w19, w0
  40a768:	mov	w0, w19
  40a76c:	ldp	x19, x20, [sp, #16]
  40a770:	ldp	x29, x30, [sp], #112
  40a774:	ret
  40a778:	stp	x21, x22, [sp, #32]
  40a77c:	adrp	x21, 41e000 <ferror@plt+0x1c3a0>
  40a780:	mov	w2, #0xffffffe8            	// #-24
  40a784:	str	w2, [sp, #72]
  40a788:	ldr	w2, [x21, #1096]
  40a78c:	ldr	w22, [sp, #80]
  40a790:	tbnz	w2, #31, 40a7c0 <ferror@plt+0x8b60>
  40a794:	mov	w2, w22
  40a798:	bl	401b70 <fcntl@plt>
  40a79c:	mov	w19, w0
  40a7a0:	tbnz	w0, #31, 40a824 <ferror@plt+0x8bc4>
  40a7a4:	mov	w0, #0x1                   	// #1
  40a7a8:	str	w0, [x21, #1096]
  40a7ac:	mov	w0, w19
  40a7b0:	ldp	x19, x20, [sp, #16]
  40a7b4:	ldp	x21, x22, [sp, #32]
  40a7b8:	ldp	x29, x30, [sp], #112
  40a7bc:	ret
  40a7c0:	mov	w2, w22
  40a7c4:	mov	w1, #0x0                   	// #0
  40a7c8:	bl	401b70 <fcntl@plt>
  40a7cc:	mov	w19, w0
  40a7d0:	tbnz	w0, #31, 40a7e0 <ferror@plt+0x8b80>
  40a7d4:	ldr	w0, [x21, #1096]
  40a7d8:	cmn	w0, #0x1
  40a7dc:	b.eq	40a854 <ferror@plt+0x8bf4>  // b.none
  40a7e0:	mov	w0, w19
  40a7e4:	ldp	x19, x20, [sp, #16]
  40a7e8:	ldp	x21, x22, [sp, #32]
  40a7ec:	ldp	x29, x30, [sp], #112
  40a7f0:	ret
  40a7f4:	ldr	w0, [sp, #72]
  40a7f8:	ldr	x1, [sp, #48]
  40a7fc:	tbnz	w0, #31, 40a8b4 <ferror@plt+0x8c54>
  40a800:	ldr	w2, [x1]
  40a804:	mov	w0, w20
  40a808:	mov	w1, w3
  40a80c:	bl	401b70 <fcntl@plt>
  40a810:	mov	w19, w0
  40a814:	mov	w0, w19
  40a818:	ldp	x19, x20, [sp, #16]
  40a81c:	ldp	x29, x30, [sp], #112
  40a820:	ret
  40a824:	bl	401c30 <__errno_location@plt>
  40a828:	ldr	w0, [x0]
  40a82c:	cmp	w0, #0x16
  40a830:	b.ne	40a7a4 <ferror@plt+0x8b44>  // b.any
  40a834:	mov	w2, w22
  40a838:	mov	w0, w20
  40a83c:	mov	w1, #0x0                   	// #0
  40a840:	bl	401b70 <fcntl@plt>
  40a844:	mov	w19, w0
  40a848:	tbnz	w0, #31, 40a7e0 <ferror@plt+0x8b80>
  40a84c:	mov	w0, #0xffffffff            	// #-1
  40a850:	str	w0, [x21, #1096]
  40a854:	mov	w0, w19
  40a858:	mov	w1, #0x1                   	// #1
  40a85c:	bl	401b70 <fcntl@plt>
  40a860:	tbnz	w0, #31, 40a87c <ferror@plt+0x8c1c>
  40a864:	orr	w2, w0, #0x1
  40a868:	mov	w1, #0x2                   	// #2
  40a86c:	mov	w0, w19
  40a870:	bl	401b70 <fcntl@plt>
  40a874:	cmn	w0, #0x1
  40a878:	b.ne	40a7e0 <ferror@plt+0x8b80>  // b.any
  40a87c:	bl	401c30 <__errno_location@plt>
  40a880:	mov	x20, x0
  40a884:	mov	w0, w19
  40a888:	mov	w19, #0xffffffff            	// #-1
  40a88c:	ldr	w21, [x20]
  40a890:	bl	401a10 <close@plt>
  40a894:	str	w21, [x20]
  40a898:	ldp	x21, x22, [sp, #32]
  40a89c:	b	40a6f0 <ferror@plt+0x8a90>
  40a8a0:	cmn	w0, #0x7
  40a8a4:	b.ge	40a738 <ferror@plt+0x8ad8>  // b.tcont
  40a8a8:	ldr	x1, [sp, #56]
  40a8ac:	add	x1, x1, w0, sxtw
  40a8b0:	b	40a738 <ferror@plt+0x8ad8>
  40a8b4:	cmn	w0, #0x7
  40a8b8:	b.ge	40a800 <ferror@plt+0x8ba0>  // b.tcont
  40a8bc:	ldr	x1, [sp, #56]
  40a8c0:	add	x1, x1, w0, sxtw
  40a8c4:	b	40a800 <ferror@plt+0x8ba0>
  40a8c8:	stp	x29, x30, [sp, #-64]!
  40a8cc:	mov	x29, sp
  40a8d0:	stp	x19, x20, [sp, #16]
  40a8d4:	adrp	x20, 41d000 <ferror@plt+0x1b3a0>
  40a8d8:	add	x20, x20, #0xdf0
  40a8dc:	stp	x21, x22, [sp, #32]
  40a8e0:	adrp	x21, 41d000 <ferror@plt+0x1b3a0>
  40a8e4:	add	x21, x21, #0xde8
  40a8e8:	sub	x20, x20, x21
  40a8ec:	mov	w22, w0
  40a8f0:	stp	x23, x24, [sp, #48]
  40a8f4:	mov	x23, x1
  40a8f8:	mov	x24, x2
  40a8fc:	bl	4017d8 <mbrtowc@plt-0x38>
  40a900:	cmp	xzr, x20, asr #3
  40a904:	b.eq	40a930 <ferror@plt+0x8cd0>  // b.none
  40a908:	asr	x20, x20, #3
  40a90c:	mov	x19, #0x0                   	// #0
  40a910:	ldr	x3, [x21, x19, lsl #3]
  40a914:	mov	x2, x24
  40a918:	add	x19, x19, #0x1
  40a91c:	mov	x1, x23
  40a920:	mov	w0, w22
  40a924:	blr	x3
  40a928:	cmp	x20, x19
  40a92c:	b.ne	40a910 <ferror@plt+0x8cb0>  // b.any
  40a930:	ldp	x19, x20, [sp, #16]
  40a934:	ldp	x21, x22, [sp, #32]
  40a938:	ldp	x23, x24, [sp, #48]
  40a93c:	ldp	x29, x30, [sp], #64
  40a940:	ret
  40a944:	nop
  40a948:	ret
  40a94c:	nop
  40a950:	adrp	x2, 41e000 <ferror@plt+0x1c3a0>
  40a954:	mov	x1, #0x0                   	// #0
  40a958:	ldr	x2, [x2, #568]
  40a95c:	b	4018a0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a960 <.fini>:
  40a960:	stp	x29, x30, [sp, #-16]!
  40a964:	mov	x29, sp
  40a968:	ldp	x29, x30, [sp], #16
  40a96c:	ret
