// Seed: 1367545476
module module_0 (
    input supply1 id_0,
    output tri0 id_1
    , id_31,
    input tri id_2,
    output supply1 id_3,
    output tri id_4,
    input wire id_5,
    output wor id_6,
    output wor id_7,
    output tri0 id_8,
    input wire id_9,
    output wire id_10,
    output wand id_11,
    input wand id_12,
    output wire id_13,
    output wor id_14
    , id_32,
    input supply0 id_15,
    output wand id_16,
    output wand id_17,
    input uwire id_18,
    output tri1 id_19,
    output supply0 id_20,
    input uwire id_21,
    output tri0 id_22
    , id_33,
    input supply1 id_23,
    output wor id_24,
    output wire id_25,
    output tri0 id_26,
    output wire id_27,
    output tri0 id_28,
    input supply1 id_29
);
  assign id_31 = id_21;
  assign module_1.id_0 = 0;
endmodule
program module_1 (
    output wire  id_0,
    output logic id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  wire  id_4
);
  always id_1 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
endprogram
