// Seed: 895173100
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4 ==? 1;
  assign id_2 = id_5 < id_4;
  assign id_4 = id_4;
  wire id_6;
  wire id_7, id_8;
  assign id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  tri id_4 = 1;
endmodule
