[Library]
others = $MODEL_TECH/../modelsim.ini
RTG4 = C:/Microsemi/Libero_SoC_v11.8/Designer/lib/modelsim/precompiled/vlog/RTG4
syncad_vhdl_lib = C:\Microsemi\Libero_SoC_v11.8\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
