// Seed: 4165757956
module module_0;
  reg id_2;
  function id_3(input id_4);
    id_3 <= id_3;
    $display(1, (id_3), id_4);
    id_4 <= id_1;
    id_2 <= 1;
  endfunction
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
    , id_20,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    output wor id_16
    , id_21,
    input tri id_17,
    output tri0 id_18
);
  wire id_22;
  nor (id_11, id_13, id_15, id_17, id_2, id_20, id_21, id_22, id_3, id_4, id_5, id_6, id_7, id_9);
  if (1) begin
    assign id_11 = id_3 & 1;
  end
  always_comb begin
    if (id_9) begin
      id_12 = id_20++;
    end else
      @*
      if (id_2 & 1) begin
        $display(1);
      end
  end
  module_0();
endmodule
