Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Drs/Term6/CAD/New folder/Alu_Cad/super_alu_test_isim_beh.exe -prj C:/Drs/Term6/CAD/New folder/Alu_Cad/super_alu_test_beh.prj work.super_alu_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Drs/Term6/CAD/New folder/Alu_Cad/register.vhd" into library work
Parsing VHDL file "C:/Drs/Term6/CAD/New folder/Alu_Cad/super_alu.vhd" into library work
Parsing VHDL file "C:/Drs/Term6/CAD/New folder/Alu_Cad/super_alu_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture reg of entity Reg [reg_default]
Compiling architecture super_alu of entity super_alu [super_alu_default]
Compiling architecture behavior of entity super_alu_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Drs/Term6/CAD/New folder/Alu_Cad/super_alu_test_isim_beh.exe
Fuse Memory Usage: 36132 KB
Fuse CPU Usage: 374 ms
