<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4675" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4675{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4675{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4675{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4675{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t5_4675{left:527px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6_4675{left:527px;bottom:976px;letter-spacing:-0.11px;}
#t7_4675{left:527px;bottom:959px;letter-spacing:-0.11px;}
#t8_4675{left:527px;bottom:943px;letter-spacing:-0.14px;}
#t9_4675{left:82px;bottom:918px;letter-spacing:-0.16px;}
#ta_4675{left:139px;bottom:918px;letter-spacing:-0.16px;}
#tb_4675{left:190px;bottom:918px;letter-spacing:-0.14px;}
#tc_4675{left:434px;bottom:918px;letter-spacing:-0.14px;}
#td_4675{left:527px;bottom:918px;letter-spacing:-0.11px;}
#te_4675{left:709px;bottom:918px;}
#tf_4675{left:712px;bottom:918px;letter-spacing:-0.13px;}
#tg_4675{left:82px;bottom:894px;letter-spacing:-0.17px;}
#th_4675{left:139px;bottom:894px;letter-spacing:-0.16px;}
#ti_4675{left:190px;bottom:894px;letter-spacing:-0.14px;}
#tj_4675{left:434px;bottom:894px;letter-spacing:-0.13px;}
#tk_4675{left:527px;bottom:894px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tl_4675{left:82px;bottom:869px;letter-spacing:-0.17px;}
#tm_4675{left:139px;bottom:869px;letter-spacing:-0.16px;}
#tn_4675{left:190px;bottom:869px;letter-spacing:-0.15px;}
#to_4675{left:434px;bottom:869px;letter-spacing:-0.13px;}
#tp_4675{left:527px;bottom:869px;letter-spacing:-0.12px;}
#tq_4675{left:527px;bottom:848px;letter-spacing:-0.12px;}
#tr_4675{left:527px;bottom:831px;letter-spacing:-0.11px;}
#ts_4675{left:527px;bottom:814px;letter-spacing:-0.11px;}
#tt_4675{left:527px;bottom:793px;letter-spacing:-0.12px;}
#tu_4675{left:527px;bottom:776px;letter-spacing:-0.11px;}
#tv_4675{left:527px;bottom:759px;letter-spacing:-0.12px;}
#tw_4675{left:82px;bottom:735px;letter-spacing:-0.16px;}
#tx_4675{left:139px;bottom:735px;letter-spacing:-0.16px;}
#ty_4675{left:190px;bottom:735px;letter-spacing:-0.14px;}
#tz_4675{left:434px;bottom:735px;letter-spacing:-0.13px;}
#t10_4675{left:527px;bottom:735px;letter-spacing:-0.12px;}
#t11_4675{left:709px;bottom:735px;}
#t12_4675{left:712px;bottom:735px;letter-spacing:-0.13px;}
#t13_4675{left:82px;bottom:710px;letter-spacing:-0.16px;}
#t14_4675{left:139px;bottom:710px;letter-spacing:-0.16px;}
#t15_4675{left:190px;bottom:710px;letter-spacing:-0.14px;}
#t16_4675{left:434px;bottom:710px;letter-spacing:-0.14px;}
#t17_4675{left:527px;bottom:710px;letter-spacing:-0.11px;}
#t18_4675{left:709px;bottom:710px;}
#t19_4675{left:712px;bottom:710px;letter-spacing:-0.13px;}
#t1a_4675{left:82px;bottom:686px;letter-spacing:-0.17px;}
#t1b_4675{left:139px;bottom:686px;letter-spacing:-0.16px;}
#t1c_4675{left:190px;bottom:686px;letter-spacing:-0.14px;}
#t1d_4675{left:434px;bottom:686px;letter-spacing:-0.13px;}
#t1e_4675{left:527px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_4675{left:82px;bottom:661px;letter-spacing:-0.17px;}
#t1g_4675{left:139px;bottom:661px;letter-spacing:-0.16px;}
#t1h_4675{left:190px;bottom:661px;letter-spacing:-0.15px;}
#t1i_4675{left:434px;bottom:661px;letter-spacing:-0.13px;}
#t1j_4675{left:527px;bottom:661px;letter-spacing:-0.12px;}
#t1k_4675{left:527px;bottom:640px;letter-spacing:-0.12px;}
#t1l_4675{left:527px;bottom:623px;letter-spacing:-0.11px;}
#t1m_4675{left:527px;bottom:606px;letter-spacing:-0.11px;}
#t1n_4675{left:527px;bottom:585px;letter-spacing:-0.12px;}
#t1o_4675{left:527px;bottom:568px;letter-spacing:-0.11px;}
#t1p_4675{left:527px;bottom:551px;letter-spacing:-0.12px;}
#t1q_4675{left:82px;bottom:527px;letter-spacing:-0.16px;}
#t1r_4675{left:139px;bottom:527px;letter-spacing:-0.16px;}
#t1s_4675{left:190px;bottom:527px;letter-spacing:-0.14px;}
#t1t_4675{left:434px;bottom:527px;letter-spacing:-0.13px;}
#t1u_4675{left:527px;bottom:527px;letter-spacing:-0.12px;}
#t1v_4675{left:709px;bottom:527px;}
#t1w_4675{left:712px;bottom:527px;letter-spacing:-0.13px;}
#t1x_4675{left:82px;bottom:503px;letter-spacing:-0.16px;}
#t1y_4675{left:139px;bottom:503px;letter-spacing:-0.16px;}
#t1z_4675{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t20_4675{left:434px;bottom:503px;letter-spacing:-0.13px;}
#t21_4675{left:527px;bottom:503px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t22_4675{left:709px;bottom:503px;}
#t23_4675{left:712px;bottom:503px;letter-spacing:-0.13px;}
#t24_4675{left:82px;bottom:478px;letter-spacing:-0.17px;}
#t25_4675{left:139px;bottom:478px;letter-spacing:-0.16px;}
#t26_4675{left:190px;bottom:478px;letter-spacing:-0.14px;}
#t27_4675{left:434px;bottom:478px;letter-spacing:-0.13px;}
#t28_4675{left:527px;bottom:478px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_4675{left:82px;bottom:454px;letter-spacing:-0.15px;}
#t2a_4675{left:139px;bottom:454px;letter-spacing:-0.17px;}
#t2b_4675{left:190px;bottom:454px;letter-spacing:-0.15px;}
#t2c_4675{left:434px;bottom:454px;letter-spacing:-0.13px;}
#t2d_4675{left:527px;bottom:454px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2e_4675{left:527px;bottom:432px;letter-spacing:-0.12px;}
#t2f_4675{left:527px;bottom:415px;letter-spacing:-0.11px;}
#t2g_4675{left:527px;bottom:399px;letter-spacing:-0.11px;}
#t2h_4675{left:527px;bottom:377px;letter-spacing:-0.12px;}
#t2i_4675{left:527px;bottom:360px;letter-spacing:-0.11px;}
#t2j_4675{left:527px;bottom:344px;letter-spacing:-0.12px;}
#t2k_4675{left:82px;bottom:319px;letter-spacing:-0.16px;}
#t2l_4675{left:139px;bottom:319px;letter-spacing:-0.16px;}
#t2m_4675{left:190px;bottom:319px;letter-spacing:-0.14px;}
#t2n_4675{left:434px;bottom:319px;letter-spacing:-0.13px;}
#t2o_4675{left:527px;bottom:319px;letter-spacing:-0.12px;}
#t2p_4675{left:709px;bottom:319px;}
#t2q_4675{left:712px;bottom:319px;letter-spacing:-0.13px;}
#t2r_4675{left:83px;bottom:295px;letter-spacing:-0.16px;}
#t2s_4675{left:139px;bottom:295px;letter-spacing:-0.16px;}
#t2t_4675{left:190px;bottom:295px;letter-spacing:-0.14px;}
#t2u_4675{left:434px;bottom:295px;letter-spacing:-0.13px;}
#t2v_4675{left:527px;bottom:295px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2w_4675{left:709px;bottom:295px;}
#t2x_4675{left:712px;bottom:295px;letter-spacing:-0.13px;}
#t2y_4675{left:82px;bottom:270px;letter-spacing:-0.17px;}
#t2z_4675{left:139px;bottom:270px;letter-spacing:-0.17px;}
#t30_4675{left:190px;bottom:270px;letter-spacing:-0.15px;}
#t31_4675{left:434px;bottom:270px;letter-spacing:-0.13px;}
#t32_4675{left:527px;bottom:270px;letter-spacing:-0.12px;}
#t33_4675{left:83px;bottom:246px;letter-spacing:-0.16px;}
#t34_4675{left:139px;bottom:246px;letter-spacing:-0.16px;}
#t35_4675{left:190px;bottom:246px;letter-spacing:-0.15px;}
#t36_4675{left:434px;bottom:246px;letter-spacing:-0.13px;}
#t37_4675{left:527px;bottom:246px;letter-spacing:-0.12px;}
#t38_4675{left:527px;bottom:224px;letter-spacing:-0.12px;}
#t39_4675{left:527px;bottom:208px;letter-spacing:-0.11px;}
#t3a_4675{left:527px;bottom:191px;letter-spacing:-0.11px;}
#t3b_4675{left:527px;bottom:169px;letter-spacing:-0.12px;}
#t3c_4675{left:527px;bottom:153px;letter-spacing:-0.11px;}
#t3d_4675{left:527px;bottom:136px;letter-spacing:-0.12px;}
#t3e_4675{left:83px;bottom:111px;letter-spacing:-0.16px;}
#t3f_4675{left:139px;bottom:111px;letter-spacing:-0.16px;}
#t3g_4675{left:190px;bottom:111px;letter-spacing:-0.14px;}
#t3h_4675{left:434px;bottom:111px;letter-spacing:-0.13px;}
#t3i_4675{left:527px;bottom:111px;letter-spacing:-0.12px;}
#t3j_4675{left:709px;bottom:111px;}
#t3k_4675{left:712px;bottom:111px;letter-spacing:-0.13px;}
#t3l_4675{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t3m_4675{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3n_4675{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t3o_4675{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t3p_4675{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t3q_4675{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t3r_4675{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t3s_4675{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t3t_4675{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4675{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4675{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4675{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4675{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4675{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4675{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4675" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4675Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4675" style="-webkit-user-select: none;"><object width="935" height="1210" data="4675/4675.svg" type="image/svg+xml" id="pdf4675" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4675" class="t s1_4675">Vol. 4 </span><span id="t2_4675" class="t s1_4675">2-153 </span>
<span id="t3_4675" class="t s2_4675">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4675" class="t s3_4675">63:0 </span><span id="t5_4675" class="t s3_4675">CORE C6 Residency Counter (R/O) </span>
<span id="t6_4675" class="t s3_4675">Value since last reset that this core is in processor- </span>
<span id="t7_4675" class="t s3_4675">specific C6 states. Count at the same frequency as the </span>
<span id="t8_4675" class="t s3_4675">TSC. </span>
<span id="t9_4675" class="t s3_4675">400H </span><span id="ta_4675" class="t s3_4675">1024 </span><span id="tb_4675" class="t s3_4675">IA32_MC0_CTL </span><span id="tc_4675" class="t s3_4675">Package </span><span id="td_4675" class="t s3_4675">See Section 16.3.2.1, “IA32_MC</span><span id="te_4675" class="t s4_4675">i</span><span id="tf_4675" class="t s3_4675">_CTL MSRs.” </span>
<span id="tg_4675" class="t s3_4675">401H </span><span id="th_4675" class="t s3_4675">1025 </span><span id="ti_4675" class="t s3_4675">IA32_MC0_STATUS </span><span id="tj_4675" class="t s3_4675">Package </span><span id="tk_4675" class="t s3_4675">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tl_4675" class="t s3_4675">402H </span><span id="tm_4675" class="t s3_4675">1026 </span><span id="tn_4675" class="t s3_4675">IA32_MC0_ADDR </span><span id="to_4675" class="t s3_4675">Package </span><span id="tp_4675" class="t s3_4675">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tq_4675" class="t s3_4675">The IA32_MC0_ADDR register is either not </span>
<span id="tr_4675" class="t s3_4675">implemented or contains no address if the ADDRV flag </span>
<span id="ts_4675" class="t s3_4675">in the IA32_MC0_STATUS register is clear. </span>
<span id="tt_4675" class="t s3_4675">When not implemented in the processor, all reads and </span>
<span id="tu_4675" class="t s3_4675">writes to this MSR will cause a general-protection </span>
<span id="tv_4675" class="t s3_4675">exception. </span>
<span id="tw_4675" class="t s3_4675">403H </span><span id="tx_4675" class="t s3_4675">1027 </span><span id="ty_4675" class="t s3_4675">IA32_MC0_MISC </span><span id="tz_4675" class="t s3_4675">Package </span><span id="t10_4675" class="t s3_4675">See Section 16.3.2.4, “IA32_MC</span><span id="t11_4675" class="t s4_4675">i</span><span id="t12_4675" class="t s3_4675">_MISC MSRs.” </span>
<span id="t13_4675" class="t s3_4675">404H </span><span id="t14_4675" class="t s3_4675">1028 </span><span id="t15_4675" class="t s3_4675">IA32_MC1_CTL </span><span id="t16_4675" class="t s3_4675">Package </span><span id="t17_4675" class="t s3_4675">See Section 16.3.2.1, “IA32_MC</span><span id="t18_4675" class="t s4_4675">i</span><span id="t19_4675" class="t s3_4675">_CTL MSRs.” </span>
<span id="t1a_4675" class="t s3_4675">405H </span><span id="t1b_4675" class="t s3_4675">1029 </span><span id="t1c_4675" class="t s3_4675">IA32_MC1_STATUS </span><span id="t1d_4675" class="t s3_4675">Package </span><span id="t1e_4675" class="t s3_4675">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1f_4675" class="t s3_4675">406H </span><span id="t1g_4675" class="t s3_4675">1030 </span><span id="t1h_4675" class="t s3_4675">IA32_MC1_ADDR </span><span id="t1i_4675" class="t s3_4675">Package </span><span id="t1j_4675" class="t s3_4675">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1k_4675" class="t s3_4675">The IA32_MC1_ADDR register is either not </span>
<span id="t1l_4675" class="t s3_4675">implemented or contains no address if the ADDRV flag </span>
<span id="t1m_4675" class="t s3_4675">in the IA32_MC1_STATUS register is clear. </span>
<span id="t1n_4675" class="t s3_4675">When not implemented in the processor, all reads and </span>
<span id="t1o_4675" class="t s3_4675">writes to this MSR will cause a general-protection </span>
<span id="t1p_4675" class="t s3_4675">exception. </span>
<span id="t1q_4675" class="t s3_4675">407H </span><span id="t1r_4675" class="t s3_4675">1031 </span><span id="t1s_4675" class="t s3_4675">IA32_MC1_MISC </span><span id="t1t_4675" class="t s3_4675">Package </span><span id="t1u_4675" class="t s3_4675">See Section 16.3.2.4, “IA32_MC</span><span id="t1v_4675" class="t s4_4675">i</span><span id="t1w_4675" class="t s3_4675">_MISC MSRs.” </span>
<span id="t1x_4675" class="t s3_4675">408H </span><span id="t1y_4675" class="t s3_4675">1032 </span><span id="t1z_4675" class="t s3_4675">IA32_MC2_CTL </span><span id="t20_4675" class="t s3_4675">Core </span><span id="t21_4675" class="t s3_4675">See Section 16.3.2.1, “IA32_MC</span><span id="t22_4675" class="t s4_4675">i</span><span id="t23_4675" class="t s3_4675">_CTL MSRs.” </span>
<span id="t24_4675" class="t s3_4675">409H </span><span id="t25_4675" class="t s3_4675">1033 </span><span id="t26_4675" class="t s3_4675">IA32_MC2_STATUS </span><span id="t27_4675" class="t s3_4675">Core </span><span id="t28_4675" class="t s3_4675">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t29_4675" class="t s3_4675">40AH </span><span id="t2a_4675" class="t s3_4675">1034 </span><span id="t2b_4675" class="t s3_4675">IA32_MC2_ADDR </span><span id="t2c_4675" class="t s3_4675">Core </span><span id="t2d_4675" class="t s3_4675">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2e_4675" class="t s3_4675">The IA32_MC2_ADDR register is either not </span>
<span id="t2f_4675" class="t s3_4675">implemented or contains no address if the ADDRV flag </span>
<span id="t2g_4675" class="t s3_4675">in the IA32_MC2_STATUS register is clear. </span>
<span id="t2h_4675" class="t s3_4675">When not implemented in the processor, all reads and </span>
<span id="t2i_4675" class="t s3_4675">writes to this MSR will cause a general-protection </span>
<span id="t2j_4675" class="t s3_4675">exception. </span>
<span id="t2k_4675" class="t s3_4675">40BH </span><span id="t2l_4675" class="t s3_4675">1035 </span><span id="t2m_4675" class="t s3_4675">IA32_MC2_MISC </span><span id="t2n_4675" class="t s3_4675">Core </span><span id="t2o_4675" class="t s3_4675">See Section 16.3.2.4, “IA32_MC</span><span id="t2p_4675" class="t s4_4675">i</span><span id="t2q_4675" class="t s3_4675">_MISC MSRs.” </span>
<span id="t2r_4675" class="t s3_4675">40CH </span><span id="t2s_4675" class="t s3_4675">1036 </span><span id="t2t_4675" class="t s3_4675">IA32_MC3_CTL </span><span id="t2u_4675" class="t s3_4675">Core </span><span id="t2v_4675" class="t s3_4675">See Section 16.3.2.1, “IA32_MC</span><span id="t2w_4675" class="t s4_4675">i</span><span id="t2x_4675" class="t s3_4675">_CTL MSRs.” </span>
<span id="t2y_4675" class="t s3_4675">40DH </span><span id="t2z_4675" class="t s3_4675">1037 </span><span id="t30_4675" class="t s3_4675">IA32_MC3_STATUS </span><span id="t31_4675" class="t s3_4675">Core </span><span id="t32_4675" class="t s3_4675">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t33_4675" class="t s3_4675">40EH </span><span id="t34_4675" class="t s3_4675">1038 </span><span id="t35_4675" class="t s3_4675">IA32_MC3_ADDR </span><span id="t36_4675" class="t s3_4675">Core </span><span id="t37_4675" class="t s3_4675">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t38_4675" class="t s3_4675">The MSR_MC4_ADDR register is either not </span>
<span id="t39_4675" class="t s3_4675">implemented or contains no address if the ADDRV flag </span>
<span id="t3a_4675" class="t s3_4675">in the MSR_MC4_STATUS register is clear. </span>
<span id="t3b_4675" class="t s3_4675">When not implemented in the processor, all reads and </span>
<span id="t3c_4675" class="t s3_4675">writes to this MSR will cause a general-protection </span>
<span id="t3d_4675" class="t s3_4675">exception. </span>
<span id="t3e_4675" class="t s3_4675">40FH </span><span id="t3f_4675" class="t s3_4675">1039 </span><span id="t3g_4675" class="t s3_4675">IA32_MC3_MISC </span><span id="t3h_4675" class="t s3_4675">Core </span><span id="t3i_4675" class="t s3_4675">See Section 16.3.2.4, “IA32_MC</span><span id="t3j_4675" class="t s4_4675">i</span><span id="t3k_4675" class="t s3_4675">_MISC MSRs.” </span>
<span id="t3l_4675" class="t s5_4675">Table 2-15. </span><span id="t3m_4675" class="t s5_4675">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t3n_4675" class="t s6_4675">Register </span>
<span id="t3o_4675" class="t s6_4675">Address </span><span id="t3p_4675" class="t s6_4675">Register Name / Bit Fields </span><span id="t3q_4675" class="t s6_4675">Scope </span><span id="t3r_4675" class="t s6_4675">Bit Description </span>
<span id="t3s_4675" class="t s6_4675">Hex </span><span id="t3t_4675" class="t s6_4675">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
