{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756610003837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756610003840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 30 23:13:23 2025 " "Processing started: Sat Aug 30 23:13:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756610003840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610003840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_test_v1 -c de2_test_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_test_v1 -c de2_test_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610003840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756610004195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756610004195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_v1 " "Found entity 1: ram_v1" {  } { { "ram_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/ram_v1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_config_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tse_config_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tse_config_v1 " "Found entity 1: tse_config_v1" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sink_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_sink_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_sink_v1 " "Found entity 1: test_sink_v1" {  } { { "test_sink_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funky_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file funky_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 funky_v1 " "Found entity 1: funky_v1" {  } { { "funky_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/funky_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_test_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_test_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_test_v1 " "Found entity 1: de2_test_v1" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triple_eth_v1 " "Found entity 1: triple_eth_v1" {  } { { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/triple_eth_v1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/triple_eth_v1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 triple_eth_v1_0002 " "Found entity 1: triple_eth_v1_0002" {  } { { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "triple_eth_v1/altera_tse_clk_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "triple_eth_v1/altera_tse_crc328checker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "triple_eth_v1/altera_tse_crc328generator.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "triple_eth_v1/altera_tse_crc32ctl8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "triple_eth_v1/altera_tse_crc32galois8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "triple_eth_v1/altera_tse_gmii_io.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "triple_eth_v1/altera_tse_lb_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "triple_eth_v1/altera_tse_lb_wrt_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "triple_eth_v1/altera_tse_hashing.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "triple_eth_v1/altera_tse_host_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "triple_eth_v1/altera_tse_host_control_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610009951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610009951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "triple_eth_v1/altera_tse_register_map_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "triple_eth_v1/altera_tse_shared_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "triple_eth_v1/altera_tse_shared_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "triple_eth_v1/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "triple_eth_v1/altera_tse_altshifttaps.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "triple_eth_v1/altera_tse_fifoless_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610010952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610010952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "triple_eth_v1/altera_tse_fifoless_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "triple_eth_v1/altera_tse_magic_detection.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "triple_eth_v1/altera_tse_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "triple_eth_v1/altera_tse_mdio_clk_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "triple_eth_v1/altera_tse_mdio_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "triple_eth_v1/altera_tse_mii_rx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "triple_eth_v1/altera_tse_mii_tx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "triple_eth_v1/altera_tse_pipeline_base.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "triple_eth_v1/altera_tse_pipeline_stage.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "triple_eth_v1/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610011962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610011962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "triple_eth_v1/altera_tse_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "triple_eth_v1/altera_tse_rgmii_in1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "triple_eth_v1/altera_tse_rgmii_in4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "triple_eth_v1/altera_tse_nf_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "triple_eth_v1/altera_tse_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "triple_eth_v1/altera_tse_rgmii_out1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "triple_eth_v1/altera_tse_rgmii_out4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "triple_eth_v1/altera_tse_rx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "triple_eth_v1/altera_tse_rx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "triple_eth_v1/altera_tse_rx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "triple_eth_v1/altera_tse_timing_adapter32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "triple_eth_v1/altera_tse_timing_adapter8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "triple_eth_v1/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "triple_eth_v1/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "triple_eth_v1/altera_tse_top_fifoless_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610012918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610012918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "triple_eth_v1/altera_tse_top_wo_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "triple_eth_v1/altera_tse_top_gen_host.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "triple_eth_v1/altera_tse_tx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "triple_eth_v1/altera_tse_tx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "triple_eth_v1/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "triple_eth_v1/altera_tse_tx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "triple_eth_v1/altera_tse_false_path_marker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "triple_eth_v1/altera_tse_clock_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610013969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610013969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "triple_eth_v1/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "triple_eth_v1/altera_tse_gray_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "triple_eth_v1/altera_tse_bin_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "triple_eth_v1/altera_tse_ph_calculator.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "triple_eth_v1/altera_tse_sdpm_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014635 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014689 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014796 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014850 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014951 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610014951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610014951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015003 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015099 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015140 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015234 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015289 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015429 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015492 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015614 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015670 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "triple_eth_v1/altera_tse_ecc_status_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "triple_eth_v1/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610015769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610015769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENET0_RX_EN de2_test_v1.v(154) " "Verilog HDL Implicit Net warning at de2_test_v1.v(154): created implicit net for \"ENET0_RX_EN\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610015770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_test_v1 " "Elaborating entity \"de2_test_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756610015933 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] de2_test_v1.v(14) " "Output port \"LEDG\[8..1\]\" at de2_test_v1.v(14) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] de2_test_v1.v(15) " "Output port \"LEDR\[17..16\]\" at de2_test_v1.v(15) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2_test_v1.v(24) " "Output port \"HEX0\" at de2_test_v1.v(24) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2_test_v1.v(25) " "Output port \"HEX1\" at de2_test_v1.v(25) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2_test_v1.v(26) " "Output port \"HEX2\" at de2_test_v1.v(26) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2_test_v1.v(27) " "Output port \"HEX3\" at de2_test_v1.v(27) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de2_test_v1.v(28) " "Output port \"HEX4\" at de2_test_v1.v(28) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de2_test_v1.v(29) " "Output port \"HEX5\" at de2_test_v1.v(29) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 de2_test_v1.v(30) " "Output port \"HEX6\" at de2_test_v1.v(30) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 de2_test_v1.v(31) " "Output port \"HEX7\" at de2_test_v1.v(31) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC de2_test_v1.v(37) " "Output port \"ENET0_MDC\" at de2_test_v1.v(37) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N de2_test_v1.v(39) " "Output port \"ENET0_RST_N\" at de2_test_v1.v(39) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756610015935 "|de2_test_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funky_v1 funky_v1:funky_instantiation " "Elaborating entity \"funky_v1\" for hierarchy \"funky_v1:funky_instantiation\"" {  } { { "de2_test_v1.v" "funky_instantiation" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610015940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_sink_v1 test_sink_v1:test_sink1 " "Elaborating entity \"test_sink_v1\" for hierarchy \"test_sink_v1:test_sink1\"" {  } { { "de2_test_v1.v" "test_sink1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610015943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 test_sink_v1.sv(55) " "Verilog HDL assignment warning at test_sink_v1.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "test_sink_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756610015943 "|de2_test_v1|test_sink_v1:test_sink1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 test_sink_v1.sv(64) " "Verilog HDL assignment warning at test_sink_v1.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "test_sink_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756610015943 "|de2_test_v1|test_sink_v1:test_sink1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_v1 test_sink_v1:test_sink1\|ram_v1:ram1 " "Elaborating entity \"ram_v1\" for hierarchy \"test_sink_v1:test_sink1\|ram_v1:ram1\"" {  } { { "test_sink_v1.sv" "ram1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610015948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_config_v1 tse_config_v1:configurator " "Elaborating entity \"tse_config_v1\" for hierarchy \"tse_config_v1:configurator\"" {  } { { "de2_test_v1.v" "configurator" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610015967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disable_datapath_command tse_config_v1.sv(55) " "Verilog HDL or VHDL warning at tse_config_v1.sv(55): object \"disable_datapath_command\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756610015967 "|de2_test_v1|tse_config_v1:configurator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_lower tse_config_v1.sv(56) " "Verilog HDL or VHDL warning at tse_config_v1.sv(56): object \"mac_lower\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756610015967 "|de2_test_v1|tse_config_v1:configurator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_upper tse_config_v1.sv(57) " "Verilog HDL or VHDL warning at tse_config_v1.sv(57): object \"mac_upper\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756610015967 "|de2_test_v1|tse_config_v1:configurator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth_speed tse_config_v1.sv(58) " "Verilog HDL or VHDL warning at tse_config_v1.sv(58): object \"eth_speed\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756610015967 "|de2_test_v1|tse_config_v1:configurator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_eth_v1 triple_eth_v1:eth0_instantiation " "Elaborating entity \"triple_eth_v1\" for hierarchy \"triple_eth_v1:eth0_instantiation\"" {  } { { "de2_test_v1.v" "eth0_instantiation" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610015976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_eth_v1_0002 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst " "Elaborating entity \"triple_eth_v1_0002\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\"" {  } { { "triple_eth_v1.v" "triple_eth_v1_inst" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610015981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "triple_eth_v1/triple_eth_v1_0002.v" "i_tse_mac" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "triple_eth_v1/altera_tse_mac_control.v" "U_REG" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_RXCNT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross\"" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "host_convert_addr_clock_cross" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610016738 ""}  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756610016738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ip1 " "Found entity 1: altsyncram_3ip1" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610016769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610016769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ip1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated " "Elaborating entity \"altsyncram_3ip1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_TXCNT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser\"" {  } { { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "host_convert_addr_tx_clock_crosser" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610016993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610017003 ""}  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756610017003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fp1 " "Found entity 1: altsyncram_3fp1" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610017035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610017035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fp1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated " "Elaborating entity \"altsyncram_3fp1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "triple_eth_v1/altera_tse_mac_control.v" "U_CTRL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_loopback_ff triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF " "Elaborating entity \"altera_tse_loopback_ff\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_LBFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_wrt_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW " "Elaborating entity \"altera_tse_lb_wrt_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\"" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "U_LBW" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_24 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF " "Elaborating entity \"altera_tse_a_fifo_24\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\"" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "U_LBFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_sdpm_altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM " "Elaborating entity \"altera_tse_sdpm_altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inf1 " "Found entity 1: altsyncram_inf1" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610017940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610017940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inf1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated " "Elaborating entity \"altsyncram_inf1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610017973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "U_SYNC_RD_G_PTR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_read_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR " "Elaborating entity \"altera_tse_lb_read_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR\"" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "U_LBR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_RX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "triple_eth_v1/altera_tse_mac_rx.v" "U_CRC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "triple_eth_v1/altera_tse_crc328checker.v" "U_GALS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "triple_eth_v1/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_TX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "triple_eth_v1/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "triple_eth_v1/altera_tse_mac_tx.v" "U_CRC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "triple_eth_v1/altera_tse_crc328generator.v" "U_CTL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610018970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92i1 " "Found entity 1: altsyncram_92i1" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610019098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610019098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92i1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated " "Elaborating entity \"altsyncram_92i1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsh1 " "Found entity 1: altsyncram_dsh1" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610019347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610019347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsh1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated " "Elaborating entity \"altsyncram_dsh1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sh1 " "Found entity 1: altsyncram_7sh1" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_7sh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610019624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610019624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sh1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated " "Elaborating entity \"altsyncram_7sh1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "U_RETR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "triple_eth_v1/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2i1 " "Found entity 1: altsyncram_j2i1" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_j2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610019862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610019862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2i1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated " "Elaborating entity \"altsyncram_j2i1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610019863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610020020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610020064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610020107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ph1 " "Found entity 1: altsyncram_7ph1" {  } { { "db/altsyncram_7ph1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_7ph1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610020143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610020143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ph1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated " "Elaborating entity \"altsyncram_7ph1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610020144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610020186 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1756610021198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.08.30.23:13:43 Progress: Loading sld7548dd3f/alt_sld_fab_wrapper_hw.tcl " "2025.08.30.23:13:43 Progress: Loading sld7548dd3f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610023086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610024883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610024959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610028062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610028136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610028209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610028299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610028302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610028302 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1756610028956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7548dd3f/alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610029124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610029124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610029177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610029177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610029179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610029179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610029214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610029214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610029269 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610029269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610029269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610029313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610029313 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[38\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[39\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030205 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1756610030205 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1756610030205 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610030229 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1756610030229 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1756610030229 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756610031181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756610031181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756610031181 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610031181 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756610031181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610031302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610031302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610031302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756610031302 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756610031302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ulm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ulm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ulm " "Found entity 1: shift_taps_ulm" {  } { { "db/shift_taps_ulm.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_ulm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610031330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610031330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc81 " "Found entity 1: altsyncram_cc81" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610031362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610031362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qof " "Found entity 1: cntr_qof" {  } { { "db/cntr_qof.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/cntr_qof.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610031394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610031394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qec " "Found entity 1: cmpr_qec" {  } { { "db/cmpr_qec.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/cmpr_qec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756610031425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610031425 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1756610032824 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1756610032824 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1756610032846 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1756610032846 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1756610032846 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1756610032846 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1756610032846 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1756610032857 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756610032948 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1756610032948 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 193 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 273 -1 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 378 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 245 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 183 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 155 -1 0 } } { "triple_eth_v1/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 127 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 193 -1 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 1756 -1 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3222 -1 0 } } { "triple_eth_v1/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 926 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 807 -1 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 380 -1 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 317 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 116 -1 0 } } { "triple_eth_v1/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lfsr_10.v" 67 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1756610032955 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1756610032955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756610033249 "|de2_test_v1|ENET0_RST_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756610033249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610033402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "848 " "848 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756610034142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610034273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756610037552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756610037552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756610037756 "|de2_test_v1|ENETCLK_25"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756610037756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2632 " "Implemented 2632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756610037756 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756610037756 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1756610037756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2408 " "Implemented 2408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756610037756 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756610037756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756610037756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 302 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 302 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756610037823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 30 23:13:57 2025 " "Processing ended: Sat Aug 30 23:13:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756610037823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756610037823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756610037823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756610037823 ""}
