#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Sun Nov 27 15:06:09 2011
# Process ID: 1364
# Log file: C:/JUAN CORRALES/UTP/SEMESTRE 1102/ARQUITECTURA DE COMPUTADORES/RegisterFile/planAhead_run_3/planAhead.log
# Journal file: C:/JUAN CORRALES/UTP/SEMESTRE 1102/ARQUITECTURA DE COMPUTADORES/RegisterFile/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui -source {C:/JUAN CORRALES/UTP/SEMESTRE 1102/ARQUITECTURA DE COMPUTADORES/RegisterFile/pa.fromHdl.tcl}
# create_project -name RegisterFile -dir "C:/JUAN CORRALES/UTP/SEMESTRE 1102/ARQUITECTURA DE COMPUTADORES/RegisterFile/planAhead_run_3" -part xc5vlx110ff676-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top Registe_File $srcset
# set_param project.paUcfFile  "Registe_File.ucf"
# set hdlfile [add_files [list {Register.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Multiplexor.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decodificador.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Registe_File.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "Registe_File.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx110ff676-3
exit
