-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111011101110111110000101011", 
    1 => "10111111100011000000011010010111", 
    2 => "00111110100110110010000000110011", 
    3 => "10111111010010001000010000000111", 
    4 => "10111111101001011000010010110011", 
    5 => "10111111001111000111001110100000", 
    6 => "10111111100011011000101000100010", 
    7 => "10111111100011010000101110001100", 
    8 => "00111101110001110001000011111100", 
    9 => "00111111100010001111010101101001", 
    10 => "10111111100111010010000111010011", 
    11 => "00111101000001110111100101011010", 
    12 => "10111110001111011010111010110101", 
    13 => "10111111010011010111000011101100", 
    14 => "00111101111011111011001110001101", 
    15 => "00111110000101111011101111110101", 
    16 => "10111101100001100101111010110100", 
    17 => "10111110011010101011100011000100", 
    18 => "00111100110110111011000101110110", 
    19 => "00111111100010111101100110010111", 
    20 => "00111110100001110000111111100110", 
    21 => "00111110001110101101111010000010", 
    22 => "10111101100110000001101110110101", 
    23 => "00111110011111010110011001001011", 
    24 => "00111110111101001100000001011110", 
    25 => "00111111011010010100000011101110", 
    26 => "00111110100101000001111100101001", 
    27 => "00111011101011011000101100101100", 
    28 => "00111110000100001111100101011001", 
    29 => "00111111001011001101010111111011", 
    30 => "00111110100110000111010011111001", 
    31 => "00111110001000111100111010001010", 
    32 => "00111111000101101000010100011111", 
    33 => "00111110101011110110110100111010", 
    34 => "00111110111101110101100000100100", 
    35 => "00111110110101110000000101101101", 
    36 => "00111100000111011111001101111111", 
    37 => "10111110101100110010110110110100", 
    38 => "00111111000101111101000010010101", 
    39 => "00111111100000010111100100011011", 
    40 => "00111110001110110100100101100101", 
    41 => "00111110100000110011010011010000", 
    42 => "00111110111010001001101111011100", 
    43 => "00111110100101011010010101111011", 
    44 => "00111111000100011001011000011101", 
    45 => "10111011001000010010100000101111", 
    46 => "10111101100100011001111001111000", 
    47 => "00111101110000000110110001000110", 
    48 => "10111111000101001100000001001001", 
    49 => "00111111100100010110100000111101", 
    50 => "00111111011010011011010111010011", 
    51 => "10111101111000100111100010010101", 
    52 => "10111110001000011010001100101001", 
    53 => "10111110011000010001111100011110", 
    54 => "00111110100111110110111000001001", 
    55 => "00111110001000110101101001110000", 
    56 => "00111110110010010011011111100000", 
    57 => "10111101111111011000001101110100", 
    58 => "10111110010000010001101000010101", 
    59 => "00111110110000010011000111011101", 
    60 => "01000000010001000011101011100100", 
    61 => "10111110101000001111111000000101", 
    62 => "10111110101000001100010100001011", 
    63 => "10111110101001001110111101010110", 
    64 => "10111110101100101110001101010111", 
    65 => "00111110100001101100100110101011", 
    66 => "00111110001111000000001011111110", 
    67 => "10111101111100010010000001010011", 
    68 => "10111101011110111010010100001011", 
    69 => "00111111010010101110011001000111", 
    70 => "00111111111010001000110000111000", 
    71 => "00111110010000111010101100010101", 
    72 => "00111110100100111010011101010000", 
    73 => "10111101110101000011001010001101", 
    74 => "10111100111100111100010101110111", 
    75 => "00111101011001001010000101100100", 
    76 => "10111101111100001000110011100100", 
    77 => "10111101011100011000101101001100", 
    78 => "00111110110100111011100111000111", 
    79 => "00111111101001011110100110100011", 
    80 => "00111111110010110111010000100111", 
    81 => "00111111001000010000001110000111", 
    82 => "00111111011111010010111111101111", 
    83 => "00111111010110010010001110111011", 
    84 => "00111110101000010110010011101111", 
    85 => "00111101001110000000111001111001", 
    86 => "00111110101100011000100100000010", 
    87 => "10111110010010010100010010110100", 
    88 => "00111110111000010000001101010101", 
    89 => "00111111111100011100111011011100", 
    90 => "00111111010111000010000000000011", 
    91 => "10111111010010111100100100111111", 
    92 => "00111110100011101000001110001010", 
    93 => "00111111000000010101101110110111", 
    94 => "10111101101010010101111011110100", 
    95 => "00111111101001101011011111111010", 
    96 => "00111111101001111010100111101001", 
    97 => "00111111101000000111011111100010", 
    98 => "00111111001001111000001111011101", 
    99 => "00111110111111110010010100001100" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

