{"vcs1":{"timestamp_begin":1752222329.183323896, "rt":0.46, "ut":0.32, "st":0.12}}
{"vcselab":{"timestamp_begin":1752222329.729242792, "rt":0.43, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1752222330.229487949, "rt":0.19, "ut":0.14, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1752222328.642583776}
{"VCS_COMP_START_TIME": 1752222328.642583776}
{"VCS_COMP_END_TIME": 1752222330.502857222}
{"VCS_USER_OPTIONS": "-full64 -licqueue -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 349728}}
{"vcselab": {"peak_mem": 233712}}
