# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 14:52:19  September 30, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		SRAM_TEST_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY SRAM_control
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:52:19  SEPTEMBER 30, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE SRAM_TEST.vhd
set_global_assignment -name VHDL_FILE RAM_control.vhd
set_global_assignment -name VHDL_FILE SRAM_control.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AF8 -to sram_ce
set_location_assignment PIN_AD4 -to sram_lb
set_location_assignment PIN_AD5 -to sram_oe
set_location_assignment PIN_AC4 -to sram_ub
set_location_assignment PIN_AE8 -to sram_we
set_location_assignment PIN_T8 -to ADDR[19]
set_location_assignment PIN_AB8 -to ADDR[18]
set_location_assignment PIN_AB9 -to ADDR[17]
set_location_assignment PIN_AC11 -to ADDR[16]
set_location_assignment PIN_AB11 -to ADDR[15]
set_location_assignment PIN_AA4 -to ADDR[14]
set_location_assignment PIN_AC3 -to ADDR[13]
set_location_assignment PIN_AB4 -to ADDR[12]
set_location_assignment PIN_AD3 -to ADDR[11]
set_location_assignment PIN_AF2 -to ADDR[10]
set_location_assignment PIN_T7 -to ADDR[9]
set_location_assignment PIN_AF5 -to ADDR[8]
set_location_assignment PIN_AC5 -to ADDR[7]
set_location_assignment PIN_AB5 -to ADDR[6]
set_location_assignment PIN_AE6 -to ADDR[5]
set_location_assignment PIN_AB6 -to ADDR[4]
set_location_assignment PIN_AB7 -to ADDR[0]
set_location_assignment PIN_AC7 -to ADDR[3]
set_location_assignment PIN_AE7 -to ADDR[2]
set_location_assignment PIN_AD7 -to ADDR[1]
set_global_assignment -name BDF_FILE SRAM_TEST.bdf
set_location_assignment PIN_AG3 -to DATA_SRAM[15]
set_location_assignment PIN_AH3 -to DATA_SRAM[0]
set_location_assignment PIN_AF4 -to DATA_SRAM[1]
set_location_assignment PIN_AG4 -to DATA_SRAM[2]
set_location_assignment PIN_AH4 -to DATA_SRAM[3]
set_location_assignment PIN_AF6 -to DATA_SRAM[4]
set_location_assignment PIN_AG6 -to DATA_SRAM[5]
set_location_assignment PIN_AH6 -to DATA_SRAM[6]
set_location_assignment PIN_AF7 -to DATA_SRAM[7]
set_location_assignment PIN_AD1 -to DATA_SRAM[8]
set_location_assignment PIN_AD2 -to DATA_SRAM[9]
set_location_assignment PIN_AE2 -to DATA_SRAM[10]
set_location_assignment PIN_AE1 -to DATA_SRAM[11]
set_location_assignment PIN_AE3 -to DATA_SRAM[12]
set_location_assignment PIN_AE4 -to DATA_SRAM[13]
set_location_assignment PIN_AF3 -to DATA_SRAM[14]
set_global_assignment -name VHDL_FILE ECHO_GEN.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top