Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 27 14:55:57 2022
| Host         : DESKTOP-PEVSSVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_driver_timing_summary_routed.rpt -pb display_driver_timing_summary_routed.pb -rpx display_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : display_driver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.850        0.000                      0                  130        0.245        0.000                      0                  130        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.850        0.000                      0                  130        0.245        0.000                      0                  130        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.766ns (21.447%)  route 2.806ns (78.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.881     8.895    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607    15.030    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[28]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y86         FDRE (Setup_fdre_C_R)       -0.524    14.745    Nexys4DispDriver/counter_3bits/s_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.766ns (21.447%)  route 2.806ns (78.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.881     8.895    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607    15.030    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[29]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y86         FDRE (Setup_fdre_C_R)       -0.524    14.745    Nexys4DispDriver/counter_3bits/s_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.766ns (21.447%)  route 2.806ns (78.553%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.881     8.895    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607    15.030    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[30]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y86         FDRE (Setup_fdre_C_R)       -0.524    14.745    Nexys4DispDriver/counter_3bits/s_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.869%)  route 2.737ns (78.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.812     8.826    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    Nexys4DispDriver/counter_3bits/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.869%)  route 2.737ns (78.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.812     8.826    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    Nexys4DispDriver/counter_3bits/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.869%)  route 2.737ns (78.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.812     8.826    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    Nexys4DispDriver/counter_3bits/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.869%)  route 2.737ns (78.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.812     8.826    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    Nexys4DispDriver/counter_3bits/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.766ns (22.312%)  route 2.667ns (77.688%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.743     8.757    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607    15.030    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[24]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y85         FDRE (Setup_fdre_C_R)       -0.524    14.745    Nexys4DispDriver/counter_3bits/s_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.766ns (22.312%)  route 2.667ns (77.688%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.743     8.757    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607    15.030    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[25]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y85         FDRE (Setup_fdre_C_R)       -0.524    14.745    Nexys4DispDriver/counter_3bits/s_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.766ns (22.312%)  route 2.667ns (77.688%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  Nexys4DispDriver/counter_3bits/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.978     6.820    Nexys4DispDriver/counter_3bits/s_counter_reg__0[11]
    SLICE_X89Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_4/O
                         net (fo=1, routed)           0.946     7.890    Nexys4DispDriver/counter_3bits/s_counter[0]_i_4_n_0
    SLICE_X89Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.014 r  Nexys4DispDriver/counter_3bits/s_counter[0]_i_1/O
                         net (fo=31, routed)          0.743     8.757    Nexys4DispDriver/counter_3bits/s_counter
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607    15.030    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[26]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X88Y85         FDRE (Setup_fdre_C_R)       -0.524    14.745    Nexys4DispDriver/counter_3bits/s_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  5.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 PulseGenerator/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PulseGenerator/s_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    PulseGenerator/clk_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  PulseGenerator/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  PulseGenerator/s_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.827    PulseGenerator/s_count[0]
    SLICE_X87Y81         LUT1 (Prop_lut1_I0_O)        0.042     1.869 r  PulseGenerator/s_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    PulseGenerator/s_count_0[0]
    SLICE_X87Y81         FDRE                                         r  PulseGenerator/s_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    PulseGenerator/clk_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  PulseGenerator/s_count_reg[0]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    PulseGenerator/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Nexys4DispDriver/counter_3bits/s_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.810    Nexys4DispDriver/counter_3bits/s_counter_reg__0[14]
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  Nexys4DispDriver/counter_3bits/s_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    Nexys4DispDriver/counter_3bits/s_counter_reg[12]_i_1_n_5
    SLICE_X88Y82         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.871     2.036    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[14]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X88Y82         FDRE (Hold_fdre_C_D)         0.134     1.654    Nexys4DispDriver/counter_3bits/s_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Nexys4DispDriver/counter_3bits/s_counter_reg[30]/Q
                         net (fo=2, routed)           0.125     1.812    Nexys4DispDriver/counter_3bits/s_counter_reg__0[30]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  Nexys4DispDriver/counter_3bits/s_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    Nexys4DispDriver/counter_3bits/s_counter_reg[28]_i_1_n_5
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.874     2.039    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[30]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    Nexys4DispDriver/counter_3bits/s_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y84         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Nexys4DispDriver/counter_3bits/s_counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.812    Nexys4DispDriver/counter_3bits/s_counter_reg__0[22]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  Nexys4DispDriver/counter_3bits/s_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    Nexys4DispDriver/counter_3bits/s_counter_reg[20]_i_1_n_5
    SLICE_X88Y84         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y84         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[22]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.134     1.656    Nexys4DispDriver/counter_3bits/s_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Nexys4DispDriver/counter_3bits/s_counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.809    Nexys4DispDriver/counter_3bits/s_counter_reg__0[10]
    SLICE_X88Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  Nexys4DispDriver/counter_3bits/s_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    Nexys4DispDriver/counter_3bits/s_counter_reg[8]_i_1_n_5
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[10]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.134     1.653    Nexys4DispDriver/counter_3bits/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  Nexys4DispDriver/counter_3bits/s_counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.811    Nexys4DispDriver/counter_3bits/s_counter_reg__0[18]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  Nexys4DispDriver/counter_3bits/s_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    Nexys4DispDriver/counter_3bits/s_counter_reg[16]_i_1_n_5
    SLICE_X88Y83         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[18]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.134     1.655    Nexys4DispDriver/counter_3bits/s_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Nexys4DispDriver/counter_3bits/s_counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.809    Nexys4DispDriver/counter_3bits/s_counter_reg__0[6]
    SLICE_X88Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  Nexys4DispDriver/counter_3bits/s_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    Nexys4DispDriver/counter_3bits/s_counter_reg[4]_i_1_n_5
    SLICE_X88Y80         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[6]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.134     1.652    Nexys4DispDriver/counter_3bits/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.598     1.517    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Nexys4DispDriver/counter_3bits/s_counter_reg[1]/Q
                         net (fo=2, routed)           0.182     1.863    Nexys4DispDriver/counter_3bits/s_counter_reg[1]
    SLICE_X89Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.868     2.033    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/count_reg[1]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.066     1.596    Nexys4DispDriver/counter_3bits/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Nexys4DispDriver/counter_3bits/s_counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.813    Nexys4DispDriver/counter_3bits/s_counter_reg__0[26]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  Nexys4DispDriver/counter_3bits/s_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    Nexys4DispDriver/counter_3bits/s_counter_reg[24]_i_1_n_5
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.874     2.039    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[26]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    Nexys4DispDriver/counter_3bits/s_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Nexys4DispDriver/counter_3bits/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nexys4DispDriver/counter_3bits/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.598     1.517    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Nexys4DispDriver/counter_3bits/s_counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.808    Nexys4DispDriver/counter_3bits/s_counter_reg[2]
    SLICE_X88Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  Nexys4DispDriver/counter_3bits/s_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.918    Nexys4DispDriver/counter_3bits/s_counter_reg[0]_i_2_n_5
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.868     2.033    Nexys4DispDriver/counter_3bits/clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  Nexys4DispDriver/counter_3bits/s_counter_reg[2]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.134     1.651    Nexys4DispDriver/counter_3bits/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    Nexys4DispDriver/counter_3bits/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y81    Nexys4DispDriver/counter_3bits/s_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y81    Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y82    Nexys4DispDriver/counter_3bits/s_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y82    Nexys4DispDriver/counter_3bits/s_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y82    Nexys4DispDriver/counter_3bits/s_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    Nexys4DispDriver/counter_3bits/s_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    Nexys4DispDriver/counter_3bits/s_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    Nexys4DispDriver/counter_3bits/s_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    Nexys4DispDriver/counter_3bits/s_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    Nexys4DispDriver/counter_3bits/s_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    Nexys4DispDriver/counter_3bits/s_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    Nexys4DispDriver/counter_3bits/s_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    Nexys4DispDriver/counter_3bits/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    Nexys4DispDriver/counter_3bits/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y81    Nexys4DispDriver/counter_3bits/s_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y81    Nexys4DispDriver/counter_3bits/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y81    Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y81    Nexys4DispDriver/counter_3bits/s_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    Nexys4DispDriver/counter_3bits/s_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    Nexys4DispDriver/counter_3bits/s_counter_reg[12]/C



