
---------- Begin Simulation Statistics ----------
final_tick                               772964453000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 354919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828168                       # Number of bytes of host memory used
host_op_rate                                   613450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   140.88                       # Real time elapsed on the host
host_tick_rate                              397122582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    50000001                       # Number of instructions simulated
sim_ops                                      86421295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055946                       # Number of seconds simulated
sim_ticks                                 55945687500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      1                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           32                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.031250                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.176777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           31     96.88%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      3.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           32                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         1                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                1    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 1                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             1                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             204.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       204.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.DecodedInsts                      3                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       31                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.CacheLines                         2                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             1                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                              2                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 3                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 29                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.009804                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 33                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.090909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.522233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       32     96.97%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        1      3.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   33                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.idleCycles                             171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.009804                       # Inst execution rate
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   3                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     1                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     2                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            1                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             1                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.004902                       # insts written-back per cycle
system.cpu.iew.wb_sent                              1                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       43                       # number of integer regfile reads
system.cpu.int_regfile_writes                       1                       # number of integer regfile writes
system.cpu.ipc                               0.004902                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.004902                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     1     50.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1     50.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      2                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      2                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 37                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            1                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 5                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                          3                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         2                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined               2                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined            5                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            33                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.060606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.348155                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  32     96.97%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   1      3.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              33                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.009804                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                       2                       # number of misc regfile reads
system.cpu.numCycles                              204                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.CommittedMaps                     1                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       31                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                     8                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                      3                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                   3                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                        2                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups                7                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           34                       # The number of ROB reads
system.cpu.rob.rob_writes                           7                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         72372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   7645897                       # Number of branches fetched
system.switch_cpus.committedInsts            50000000                       # Number of instructions committed
system.switch_cpus.committedOps              86421294                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            19354366                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 57428                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6951398                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                173912                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000144                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            67695284                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    11                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999856                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                111875255                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       111859137.322381                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     40374432                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     33578774                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      6306273                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              782669                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       16117.677619                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      86184200                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             86184200                       # number of integer instructions
system.switch_cpus.num_int_register_reads    187181601                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     71648028                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            19354365                       # Number of load instructions
system.switch_cpus.num_mem_refs              26303282                       # number of memory refs
system.switch_cpus.num_store_insts            6948917                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        236963      0.27%      0.27% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          59880936     69.29%     69.56% # Class of executed instruction
system.switch_cpus.op_class::IntMult              102      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                11      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead         19354365     22.40%     91.96% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         6948917      8.04%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           86421294                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       431716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       840190                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2760                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       144159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        14135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       292669                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          14135                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8510                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11354                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34302                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18206                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       124880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       124880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 124880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3905152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3905152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3905152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52508                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52508    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               52508                       # Request fanout histogram
system.membus.reqLayer2.occupancy           122827000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          282056500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::UNDEFINED 717018765500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  55945687500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            286768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       456878                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          109697                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24009                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          24009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           121706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          121706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           255                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       286513                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1272163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1272673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        16320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47342528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47358848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          158868                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8023680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           591351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004667                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 588591     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2760      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             591351                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          751603000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         624333000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            382500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.data       259964                       # number of demand (read+write) hits
system.l2.demand_hits::total                   259964                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       259964                       # number of overall hits
system.l2.overall_hits::total                  259964                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          253                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       148254                       # number of demand (read+write) misses
system.l2.demand_misses::total                 148510                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          253                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       148254                       # number of overall misses
system.l2.overall_misses::total                148510                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       175500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst     21293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6901633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6923216000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       175500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       114000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     21293000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6901633500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6923216000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       408218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               408474                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       408218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              408474                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.363174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.363573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.363174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.363573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        87750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       114000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84162.055336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 46552.764175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46617.843916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        87750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       114000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84162.055336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 46552.764175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46617.843916                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              125370                       # number of writebacks
system.l2.writebacks::total                    125370                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       148254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            148510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       148254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           148510                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       165500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       109000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     20028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6160363500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6180666000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       165500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       109000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     20028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6160363500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6180666000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.363174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.363174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363573                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        82750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       109000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79162.055336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 41552.764175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41617.843916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        82750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       109000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79162.055336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 41552.764175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41617.843916                       # average overall mshr miss latency
system.l2.replacements                         144733                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       331508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           331508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       331508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       331508                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data        24009                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                24009                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data        24009                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24009                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        70040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70040                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        51666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51666                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3623521000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3623521000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       121706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            121706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.424515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.424515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 70133.569465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70133.569465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        51666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3365191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3365191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.424515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.424515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65133.569465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65133.569465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       175500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     21293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        87750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84162.055336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84190.196078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       165500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     20028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20193500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        82750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79162.055336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79190.196078                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       189924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            189924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        96588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           96589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data       114000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3278112500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3278226500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       286512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        286513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.337117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.337119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       114000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 33939.128049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 33939.956931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        96588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        96589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       109000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2795172500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2795281500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.337117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.337119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       109000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 28939.128049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 28939.956931                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3970.206472                       # Cycle average of tags in use
system.l2.tags.total_refs                      814615                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    144733                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.628398                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              717018856500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.796664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.154455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.046476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.951742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3939.257135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.961733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969289                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2681                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6870349                       # Number of tag accesses
system.l2.tags.data_accesses                  6870349                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus.data        96002                       # number of demand (read+write) hits
system.l3.demand_hits::total                    96002                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus.data        96002                       # number of overall hits
system.l3.overall_hits::total                   96002                       # number of overall hits
system.l3.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst          253                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        52252                       # number of demand (read+write) misses
system.l3.demand_misses::total                  52508                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l3.overall_misses::.cpu.data                 1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst          253                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        52252                       # number of overall misses
system.l3.overall_misses::total                 52508                       # number of overall misses
system.l3.demand_miss_latency::.cpu.inst       153500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.data       103000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst     18510000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   4262812500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4281579000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.cpu.inst       153500                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.data       103000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst     18510000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   4262812500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4281579000                       # number of overall miss cycles
system.l3.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst          253                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data       148254                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               148510                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst          253                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data       148254                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              148510                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.352449                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.353565                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.352449                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.353565                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.cpu.inst        76750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.data       103000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 73162.055336                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 81581.805481                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81541.460349                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.inst        76750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.data       103000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 73162.055336                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 81581.805481                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81541.460349                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                8510                       # number of writebacks
system.l3.writebacks::total                      8510                       # number of writebacks
system.l3.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst          253                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        52252                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             52508                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst          253                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        52252                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            52508                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.cpu.inst       133500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.data        93000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst     15980000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   3740292500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3756499000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.inst       133500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.data        93000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst     15980000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   3740292500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3756499000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.352449                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.353565                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.352449                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.353565                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.cpu.inst        66750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.data        93000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 63162.055336                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 71581.805481                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71541.460349                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.inst        66750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.data        93000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 63162.055336                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 71581.805481                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71541.460349                       # average overall mshr miss latency
system.l3.replacements                          25124                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       125370                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           125370                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       125370                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       125370                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         8875                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          8875                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus.data        17364                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 17364                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus.data        34302                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               34302                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data   2872873000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2872873000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data        51666                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             51666                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.663918                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.663918                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 83752.346802                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83752.346802                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        34302                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          34302                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   2529853000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2529853000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.663918                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.663918                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73752.346802                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73752.346802                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus.data        78638                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             78638                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst          253                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        17950                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           18206                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.cpu.inst       153500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.data       103000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst     18510000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   1389939500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1408706000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst          253                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        96588                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         96844                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.185841                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.187993                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.cpu.inst        76750                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.data       103000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 73162.055336                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77433.955432                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 77375.920026                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.cpu.inst            2                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst          253                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        17950                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        18206                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.inst       133500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.data        93000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     15980000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1210439500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   1226646000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.185841                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.187993                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        66750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 63162.055336                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 67433.955432                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 67375.920026                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 19920.082770                       # Cycle average of tags in use
system.l3.tags.total_refs                       46208                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     25124                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.839198                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle              717018846000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2494.994254                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.106921                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         0.030888                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    48.241950                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 17376.708757                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.076141                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.001472                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.530295                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.607913                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32452                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          866                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31502                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.990356                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4740280                       # Number of tag accesses
system.l3.tags.data_accesses                  4740280                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             96844                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       133880                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           35403                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            51666                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           51666                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        96844                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       441179                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     17528320                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           25124                       # Total snoops (count)
system.tol3bus.snoopTraffic                    544640                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           173634                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.081407                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.273460                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 159499     91.86%     91.86% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  14135      8.14%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             173634                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          271704500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         222765000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        16192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3344128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3360512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       544640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          544640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        52252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               52508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8510                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8510                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       289424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     59774545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60067400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       289424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           291711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        9735156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9735156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        9735156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       289424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     59774545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69802556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     52220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.059958274750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              127681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       52508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8510                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               14                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    610445500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  262380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1594370500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11632.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30382.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.282478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.702277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.267105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17629     67.00%     67.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5445     20.70%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          858      3.26%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          318      1.21%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          976      3.71%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      0.23%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           63      0.24%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           99      0.38%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          861      3.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     108.621118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.104985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1715.915297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          482     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.561077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.540160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              104     21.53%     21.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      2.07%     23.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              364     75.36%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.83%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3358464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  542848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3360512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               544640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        60.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55778582500                       # Total gap between requests
system.mem_ctrls.avgGap                     914133.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        16192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3342080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       542848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2287.933274570984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1143.966637285492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 289423.559233229549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 59737937.799048408866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9703125.017455546185                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        52252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        51250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5596250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1588671750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1021754664000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     22119.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30404.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 120065177.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            109963140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58446795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           205574880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           30886740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4416188400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10465118490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12670412640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27956591085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.709492                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32842265250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1868100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21235322250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             77890260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             41399655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169103760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13389300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4416188400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9604733130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13394947680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27717652185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        495.438584                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34731990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1868100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19345597500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst     67695031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         67695031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67695031                       # number of overall hits
system.cpu.icache.overall_hits::total        67695031                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       178500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     21678500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21857000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       178500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     21678500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21857000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67695284                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     67695286                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67695284                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     67695286                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        89250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85685.770751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85713.725490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        89250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85685.770751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85713.725490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     21552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21729500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       177500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     21552000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21729500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        88750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85185.770751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85213.725490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        88750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85185.770751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85213.725490                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67695031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        67695031                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     21678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21857000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67695284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     67695286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        89250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85685.770751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85713.725490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       177500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     21552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21729500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        88750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85185.770751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85213.725490                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           188.475063                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      717018862000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   186.475068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.364209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.368115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         270781399                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        270781399                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     25873537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25873537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     25873537                       # number of overall hits
system.cpu.dcache.overall_hits::total        25873537                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       432227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         432228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       432227                       # number of overall misses
system.cpu.dcache.overall_misses::total        432228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       115500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9132767500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9132883000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       115500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9132767500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9132883000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     26305764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26305765                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     26305764                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26305765                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.016431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016431                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.016431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016431                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       115500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 21129.562707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21129.781041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       115500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 21129.562707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21129.781041                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       331508                       # number of writebacks
system.cpu.dcache.writebacks::total            331508                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       432227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       432228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       432227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432228                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8916654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8916769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       115000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8916654000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8916769000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       115000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20629.562707                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20629.781041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       115000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20629.562707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20629.781041                       # average overall mshr miss latency
system.cpu.dcache.replacements                 407707                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19067854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19067854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       286512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        286513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       115500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4754289000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4754404500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19354366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19354367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       115500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16593.681940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16594.027147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       286512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       286513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4611033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4611148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       115000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16093.681940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16094.027147                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6805683                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6805683                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       145715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       145715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4378478500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4378478500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6951398                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6951398                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.020962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30048.234567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30048.234567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       145715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       145715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4305621000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4305621000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29548.234567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29548.234567                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.845002                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26245010                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            407707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.372233                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      717018980000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.004165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   510.840837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105631279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105631279                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 772964453000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 717026825500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  55937627500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
