

================================================================
== Vivado HLS Report for 'image_inverter1'
================================================================
* Date:           Tue Mar  9 16:23:05 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        image_inverter
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 0.389 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     14|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|     32|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |outStream_TDATA_int        |    xor   |      0|  0|   8|           8|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  14|          11|           6|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |inStream_TDATA_blk_n   |   9|          2|    1|          2|
    |outStream_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  18|          4|    2|          4|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |   image_inverter1  | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |   image_inverter1  | return value |
|inStream_TDATA    |  in |    8|     axis     |  inStream_V_data_V |    pointer   |
|inStream_TVALID   |  in |    1|     axis     |  inStream_V_last_V |    pointer   |
|inStream_TREADY   | out |    1|     axis     |  inStream_V_last_V |    pointer   |
|inStream_TLAST    |  in |    1|     axis     |  inStream_V_last_V |    pointer   |
|inStream_TKEEP    |  in |    1|     axis     |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB    |  in |    1|     axis     |  inStream_V_strb_V |    pointer   |
|outStream_TDATA   | out |    8|     axis     | outStream_V_data_V |    pointer   |
|outStream_TVALID  | out |    1|     axis     | outStream_V_last_V |    pointer   |
|outStream_TREADY  |  in |    1|     axis     | outStream_V_last_V |    pointer   |
|outStream_TLAST   | out |    1|     axis     | outStream_V_last_V |    pointer   |
|outStream_TKEEP   | out |    1|     axis     | outStream_V_keep_V |    pointer   |
|outStream_TSTRB   | out |    1|     axis     | outStream_V_strb_V |    pointer   |
+------------------+-----+-----+--------------+--------------------+--------------+

