// Seed: 450969540
`timescale 1 ps / 1ps
module module_0 (
    id_1
);
  output id_1;
  reg id_1;
  type_0 id_2 (
      .id_0(id_1),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(1 + 1),
      .id_4(1),
      .id_5(1),
      .id_6(id_1),
      .id_7(""),
      .id_8(id_3),
      .id_9(id_1)
  );
  logic   id_4;
  logic   id_5;
  integer id_6 = id_4;
  always @(id_4, 1 or posedge id_5 or !id_5 or posedge 1) begin
    id_1 <= 1;
    id_1 = 1'b0;
  end
endmodule
