# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do uart_v1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera_lite/16.0/projects/uart_v1 {C:/altera_lite/16.0/projects/uart_v1/DE1_SOC_golden_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:18 on Nov 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera_lite/16.0/projects/uart_v1" C:/altera_lite/16.0/projects/uart_v1/DE1_SOC_golden_top.v 
# -- Compiling module DE1_SOC_golden_top
# 
# Top level modules:
# 	DE1_SOC_golden_top
# End time: 00:52:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/altera_lite/16.0/projects/uart_v1 {C:/altera_lite/16.0/projects/uart_v1/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:18 on Nov 29,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera_lite/16.0/projects/uart_v1" C:/altera_lite/16.0/projects/uart_v1/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 00:52:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v1/uart_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:34 on Nov 29,2022
# vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v1/uart_tb.v 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 00:52:34 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v1/uart_tx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:42 on Nov 29,2022
# vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v1/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 00:52:42 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uart_tb
# vsim work.uart_tb 
# Start time: 00:52:45 on Nov 29,2022
# Loading work.uart_tb
# Loading work.uart_rx
# Loading work.uart_tx
add wave -position insertpoint sim:/uart_tb/*
vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v1/uart_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:18 on Nov 29,2022
# vlog -reportprogress 300 -work work C:/altera_lite/16.0/projects/uart_v1/uart_tb.v 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 00:55:18 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uart_tb
# End time: 00:55:23 on Nov 29,2022, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim work.uart_tb 
# Start time: 00:55:23 on Nov 29,2022
# Loading work.uart_tb
# Loading work.uart_rx
# Loading work.uart_tx
add wave -position insertpoint sim:/uart_tb/*
# End time: 00:59:35 on Nov 29,2022, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
