Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 18 11:05:38 2021
| Host         : DESKTOP-0NACQ70 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab_4_wrapper_methodology_drc_routed.rpt -pb Lab_4_wrapper_methodology_drc_routed.pb -rpx Lab_4_wrapper_methodology_drc_routed.rpx
| Design       : Lab_4_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 228
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 128        |
| TIMING-20 | Warning  | Non-clocked latch            | 100        |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[0]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[10]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[10]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[10]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[11]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[11]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[11]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[12]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[12]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[12]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[13]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[13]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[13]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[14]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[14]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[14]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[15]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[15]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[15]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[16]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[16]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[16]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[17]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[17]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[17]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[18]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[18]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[18]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[19]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[19]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[19]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[1]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[20]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[20]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[20]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[21]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[21]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[21]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[22]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[22]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[22]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[23]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[23]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[23]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[24]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[24]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[24]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[25]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[25]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[25]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[26]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[26]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[26]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[27]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[27]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[27]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[28]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[28]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[29]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[29]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[30]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[30]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[31]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[31]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[3]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[4]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[5]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[6]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[6]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[6]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[7]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[7]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[7]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[8]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[8]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[8]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[9]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[9]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[9]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_temp_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_temp_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[2]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[10]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[11]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[12]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[13]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[14]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[15]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[16]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[17]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[18]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[19]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[1]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[20]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[21]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[22]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[23]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[24]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[25]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[26]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[27]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[28]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[29]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[2]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[31]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[3]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[4]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[5]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[6]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[7]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[8]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[9]_C/CLR, Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUA_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUA_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUB_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUB_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[0] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[1] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[2] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[3] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOut_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOut_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcA_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcA_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcB_reg[0] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcB_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcB_reg[1] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcB_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/HI_en_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/HI_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IRWrite_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IRWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IorD_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IorD_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemRegEn_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemRegEn_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemWrite_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemtoReg_reg[0] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemtoReg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemtoReg_reg[1] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemtoReg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Mult_reg_sel_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Mult_reg_sel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Mult_rst_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Mult_rst_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCSource_reg[0] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCSource_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCSource_reg[1] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCSource_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWriteCond_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWriteCond_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWrite_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegDst_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegDst_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegWrite_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[0] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[1] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[2] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[3] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[4] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SHAMT_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SLLV_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SLLV_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/leading_sel_reg cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/leading_sel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[0] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[1] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[2] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[3] cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[0]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[10]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[11]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[12]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[13]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[14]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[15]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[16]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[17]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[18]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[19]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[1]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[20]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[21]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[22]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[23]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[24]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[25]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[26]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[27]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[28]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[29]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[2]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[31]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[3]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[4]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[5]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[6]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[7]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[8]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[9]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[0]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[10]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[11]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[12]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[13]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[14]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[15]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[16]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[17]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[18]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[19]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[1]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[20]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[21]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[22]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[23]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[24]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[25]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[26]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[27]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[2]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[3]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[4]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[5]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[6]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[7]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[8]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[9]_LDC cannot be properly analyzed as its control pin Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


