m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vdecoder
!s110 1644587924
!i10b 1
!s100 UUK0j_jm3l<D<CjW6hjmc0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IV;4?2iVXNkhBmmlfE^2M<0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8
w1644587657
8C:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder.v
FC:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder.v
!i122 12
L0 1 36
Z3 OV;L;2020.1;71
r1
!s85 0
31
Z4 !s108 1644587924.000000
!s107 C:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vdecoder_tb
!s110 1644587925
!i10b 1
!s100 9:?^mYcO21mTRRFPom8dM2
R0
I2<cQJFb7_DaA3h`O_]Gb82
R1
R2
w1644587908
8C:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder_tb.v
FC:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder_tb.v
!i122 13
L0 1 30
R3
r1
!s85 0
31
R4
!s107 C:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/G Shivanesh/Desktop/Verilog_labs/lab3_extras/decoder_8/decoder_tb.v|
!i113 1
R5
R6
