|DLX
ADC_CLK_10 => uart_pll:pll_for_uart.inclk0
MAX10_CLK1_50 => tx_fifo:fifo_tx.wrclk
MAX10_CLK1_50 => Fetch_stage:fetcher.clk
MAX10_CLK1_50 => decode_stage:decoder.clk
MAX10_CLK1_50 => execute_stage:execute_order_66.clk
MAX10_CLK1_50 => memory_stage:remember.clk
MAX10_CLK1_50 => write_back_stage:writer.clk
MAX10_CLK2_50 => ~NO_FANOUT~
HEX0[0] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[7] << <VCC>
HEX1[0] << Mux13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << Mux12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << Mux11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << Mux10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] << Mux9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << Mux8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
HEX1[7] << <VCC>
HEX2[0] << <VCC>
HEX2[1] << <VCC>
HEX2[2] << <VCC>
HEX2[3] << <VCC>
HEX2[4] << <VCC>
HEX2[5] << <VCC>
HEX2[6] << <VCC>
HEX2[7] << <VCC>
HEX3[0] << <VCC>
HEX3[1] << <VCC>
HEX3[2] << <VCC>
HEX3[3] << <VCC>
HEX3[4] << <VCC>
HEX3[5] << <VCC>
HEX3[6] << <VCC>
HEX3[7] << <VCC>
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX4[7] << <VCC>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <VCC>
HEX5[7] << <VCC>
KEY[0] => ~NO_FANOUT~
KEY[1] => uart_pll:pll_for_uart.areset
RX => ~NO_FANOUT~
TX << uart_tx:tx_side.tx_wire


|DLX|uart_pll:pll_for_uart
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|DLX|uart_pll:pll_for_uart|altpll:altpll_component
inclk[0] => uart_pll_altpll:auto_generated.inclk[0]
inclk[1] => uart_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => uart_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= uart_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DLX|uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DLX|tx_fifo:fifo_tx
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
wrfull <= dcfifo:dcfifo_component.wrfull


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component
data[0] => dcfifo_7jj1:auto_generated.data[0]
data[1] => dcfifo_7jj1:auto_generated.data[1]
data[2] => dcfifo_7jj1:auto_generated.data[2]
data[3] => dcfifo_7jj1:auto_generated.data[3]
data[4] => dcfifo_7jj1:auto_generated.data[4]
data[5] => dcfifo_7jj1:auto_generated.data[5]
data[6] => dcfifo_7jj1:auto_generated.data[6]
data[7] => dcfifo_7jj1:auto_generated.data[7]
q[0] <= dcfifo_7jj1:auto_generated.q[0]
q[1] <= dcfifo_7jj1:auto_generated.q[1]
q[2] <= dcfifo_7jj1:auto_generated.q[2]
q[3] <= dcfifo_7jj1:auto_generated.q[3]
q[4] <= dcfifo_7jj1:auto_generated.q[4]
q[5] <= dcfifo_7jj1:auto_generated.q[5]
q[6] <= dcfifo_7jj1:auto_generated.q[6]
q[7] <= dcfifo_7jj1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7jj1:auto_generated.rdclk
rdreq => dcfifo_7jj1:auto_generated.rdreq
wrclk => dcfifo_7jj1:auto_generated.wrclk
wrreq => dcfifo_7jj1:auto_generated.wrreq
aclr => dcfifo_7jj1:auto_generated.aclr
rdempty <= dcfifo_7jj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7jj1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7jj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7jj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7jj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7jj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7jj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7jj1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7jj1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7jj1:auto_generated.rdusedw[7]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated
aclr => a_graycounter_jg6:rdptr_g1p.aclr
aclr => a_graycounter_fub:wrptr_g1p.aclr
aclr => altsyncram_e761:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_e761:fifo_ram.data_a[0]
data[1] => altsyncram_e761:fifo_ram.data_a[1]
data[2] => altsyncram_e761:fifo_ram.data_a[2]
data[3] => altsyncram_e761:fifo_ram.data_a[3]
data[4] => altsyncram_e761:fifo_ram.data_a[4]
data[5] => altsyncram_e761:fifo_ram.data_a[5]
data[6] => altsyncram_e761:fifo_ram.data_a[6]
data[7] => altsyncram_e761:fifo_ram.data_a[7]
q[0] <= altsyncram_e761:fifo_ram.q_b[0]
q[1] <= altsyncram_e761:fifo_ram.q_b[1]
q[2] <= altsyncram_e761:fifo_ram.q_b[2]
q[3] <= altsyncram_e761:fifo_ram.q_b[3]
q[4] <= altsyncram_e761:fifo_ram.q_b[4]
q[5] <= altsyncram_e761:fifo_ram.q_b[5]
q[6] <= altsyncram_e761:fifo_ram.q_b[6]
q[7] <= altsyncram_e761:fifo_ram.q_b[7]
rdclk => a_graycounter_jg6:rdptr_g1p.clock
rdclk => altsyncram_e761:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fub:wrptr_g1p.clock
wrclk => altsyncram_e761:fifo_ram.clock0
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_gray2bin_kra:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_gray2bin_kra:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_jg6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_fub:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_5h5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_5h5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DLX|uart_tx:tx_side
clk => tx_wire~reg0.CLK
clk => data_stored[0].CLK
clk => data_stored[1].CLK
clk => data_stored[2].CLK
clk => data_stored[3].CLK
clk => data_stored[4].CLK
clk => data_stored[5].CLK
clk => data_stored[6].CLK
clk => data_stored[7].CLK
clk => iter_cnt[0].CLK
clk => iter_cnt[1].CLK
clk => iter_cnt[2].CLK
clk => iter_cnt[3].CLK
clk => iter_cnt[4].CLK
clk => iter_cnt[5].CLK
clk => iter_cnt[6].CLK
clk => iter_cnt[7].CLK
clk => iter_cnt[8].CLK
clk => iter_cnt[9].CLK
clk => iter_cnt[10].CLK
clk => iter_cnt[11].CLK
clk => iter_cnt[12].CLK
clk => iter_cnt[13].CLK
clk => iter_cnt[14].CLK
clk => iter_cnt[15].CLK
clk => iter_cnt[16].CLK
clk => iter_cnt[17].CLK
clk => iter_cnt[18].CLK
clk => iter_cnt[19].CLK
clk => iter_cnt[20].CLK
clk => iter_cnt[21].CLK
clk => iter_cnt[22].CLK
clk => iter_cnt[23].CLK
clk => iter_cnt[24].CLK
clk => iter_cnt[25].CLK
clk => iter_cnt[26].CLK
clk => iter_cnt[27].CLK
clk => iter_cnt[28].CLK
clk => iter_cnt[29].CLK
clk => iter_cnt[30].CLK
clk => iter_cnt[31].CLK
clk => tx_state~6.DATAIN
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_wire~reg0.ENA
rst => data_stored[0].ENA
rst => data_stored[1].ENA
rst => data_stored[2].ENA
rst => data_stored[3].ENA
rst => data_stored[4].ENA
rst => data_stored[5].ENA
rst => data_stored[6].ENA
rst => data_stored[7].ENA
rst => iter_cnt[0].ENA
rst => iter_cnt[1].ENA
rst => iter_cnt[2].ENA
rst => iter_cnt[3].ENA
rst => iter_cnt[4].ENA
rst => iter_cnt[5].ENA
rst => iter_cnt[6].ENA
rst => iter_cnt[7].ENA
rst => iter_cnt[8].ENA
rst => iter_cnt[9].ENA
rst => iter_cnt[10].ENA
rst => iter_cnt[11].ENA
rst => iter_cnt[12].ENA
rst => iter_cnt[13].ENA
rst => iter_cnt[14].ENA
rst => iter_cnt[15].ENA
rst => iter_cnt[16].ENA
rst => iter_cnt[17].ENA
rst => iter_cnt[18].ENA
rst => iter_cnt[19].ENA
rst => iter_cnt[20].ENA
rst => iter_cnt[21].ENA
rst => iter_cnt[22].ENA
rst => iter_cnt[23].ENA
rst => iter_cnt[24].ENA
rst => iter_cnt[25].ENA
rst => iter_cnt[26].ENA
rst => iter_cnt[27].ENA
rst => iter_cnt[28].ENA
rst => iter_cnt[29].ENA
rst => iter_cnt[30].ENA
rst => iter_cnt[31].ENA
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
valid_in => tx_state.OUTPUTSELECT
data_in[0] => Selector44.IN2
data_in[1] => Selector43.IN2
data_in[2] => Selector42.IN2
data_in[3] => Selector41.IN2
data_in[4] => Selector40.IN2
data_in[5] => Selector39.IN2
data_in[6] => Selector38.IN2
data_in[7] => Selector37.IN2
rd <= rd.DB_MAX_OUTPUT_PORT_TYPE
tx_wire <= tx_wire~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX|Fetch_stage:fetcher
clk => instructions_ROM:instruct.clock
clk => prev_op_code[0].CLK
clk => prev_op_code[1].CLK
clk => prev_op_code[2].CLK
clk => prev_op_code[3].CLK
clk => prev_op_code[4].CLK
clk => prev_op_code[5].CLK
clk => prev_dest_reg[0].CLK
clk => prev_dest_reg[1].CLK
clk => prev_dest_reg[2].CLK
clk => prev_dest_reg[3].CLK
clk => prev_dest_reg[4].CLK
clk => reg_branch_sel.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => stopped.CLK
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => update_instruct.IN1
mux_sel_from_mem => update_instruct.IN1
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => pc.OUTPUTSELECT
mux_sel_from_mem => reg_branch_sel.DATAIN
address_from_mem[0] => Add0.IN20
address_from_mem[0] => pc.DATAB
address_from_mem[1] => Add0.IN19
address_from_mem[1] => pc.DATAB
address_from_mem[2] => Add0.IN18
address_from_mem[2] => pc.DATAB
address_from_mem[3] => Add0.IN17
address_from_mem[3] => pc.DATAB
address_from_mem[4] => Add0.IN16
address_from_mem[4] => pc.DATAB
address_from_mem[5] => Add0.IN15
address_from_mem[5] => pc.DATAB
address_from_mem[6] => Add0.IN14
address_from_mem[6] => pc.DATAB
address_from_mem[7] => Add0.IN13
address_from_mem[7] => pc.DATAB
address_from_mem[8] => Add0.IN12
address_from_mem[8] => pc.DATAB
address_from_mem[9] => Add0.IN11
address_from_mem[9] => pc.DATAB
regged_address[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
regged_address[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
regged_address[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
regged_address[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
regged_address[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
regged_address[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
regged_address[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
regged_address[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
regged_address[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
regged_address[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[0] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct.DB_MAX_OUTPUT_PORT_TYPE


|DLX|Fetch_stage:fetcher|instructions_ROM:instruct
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p4r3:auto_generated.address_a[0]
address_a[1] => altsyncram_p4r3:auto_generated.address_a[1]
address_a[2] => altsyncram_p4r3:auto_generated.address_a[2]
address_a[3] => altsyncram_p4r3:auto_generated.address_a[3]
address_a[4] => altsyncram_p4r3:auto_generated.address_a[4]
address_a[5] => altsyncram_p4r3:auto_generated.address_a[5]
address_a[6] => altsyncram_p4r3:auto_generated.address_a[6]
address_a[7] => altsyncram_p4r3:auto_generated.address_a[7]
address_a[8] => altsyncram_p4r3:auto_generated.address_a[8]
address_a[9] => altsyncram_p4r3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p4r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p4r3:auto_generated.q_a[0]
q_a[1] <= altsyncram_p4r3:auto_generated.q_a[1]
q_a[2] <= altsyncram_p4r3:auto_generated.q_a[2]
q_a[3] <= altsyncram_p4r3:auto_generated.q_a[3]
q_a[4] <= altsyncram_p4r3:auto_generated.q_a[4]
q_a[5] <= altsyncram_p4r3:auto_generated.q_a[5]
q_a[6] <= altsyncram_p4r3:auto_generated.q_a[6]
q_a[7] <= altsyncram_p4r3:auto_generated.q_a[7]
q_a[8] <= altsyncram_p4r3:auto_generated.q_a[8]
q_a[9] <= altsyncram_p4r3:auto_generated.q_a[9]
q_a[10] <= altsyncram_p4r3:auto_generated.q_a[10]
q_a[11] <= altsyncram_p4r3:auto_generated.q_a[11]
q_a[12] <= altsyncram_p4r3:auto_generated.q_a[12]
q_a[13] <= altsyncram_p4r3:auto_generated.q_a[13]
q_a[14] <= altsyncram_p4r3:auto_generated.q_a[14]
q_a[15] <= altsyncram_p4r3:auto_generated.q_a[15]
q_a[16] <= altsyncram_p4r3:auto_generated.q_a[16]
q_a[17] <= altsyncram_p4r3:auto_generated.q_a[17]
q_a[18] <= altsyncram_p4r3:auto_generated.q_a[18]
q_a[19] <= altsyncram_p4r3:auto_generated.q_a[19]
q_a[20] <= altsyncram_p4r3:auto_generated.q_a[20]
q_a[21] <= altsyncram_p4r3:auto_generated.q_a[21]
q_a[22] <= altsyncram_p4r3:auto_generated.q_a[22]
q_a[23] <= altsyncram_p4r3:auto_generated.q_a[23]
q_a[24] <= altsyncram_p4r3:auto_generated.q_a[24]
q_a[25] <= altsyncram_p4r3:auto_generated.q_a[25]
q_a[26] <= altsyncram_p4r3:auto_generated.q_a[26]
q_a[27] <= altsyncram_p4r3:auto_generated.q_a[27]
q_a[28] <= altsyncram_p4r3:auto_generated.q_a[28]
q_a[29] <= altsyncram_p4r3:auto_generated.q_a[29]
q_a[30] <= altsyncram_p4r3:auto_generated.q_a[30]
q_a[31] <= altsyncram_p4r3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|DLX|decode_stage:decoder
clk => register_RAM:registers_content.clk
clk => regged_instruct[0]~reg0.CLK
clk => regged_instruct[1]~reg0.CLK
clk => regged_instruct[2]~reg0.CLK
clk => regged_instruct[3]~reg0.CLK
clk => regged_instruct[4]~reg0.CLK
clk => regged_instruct[5]~reg0.CLK
clk => regged_instruct[6]~reg0.CLK
clk => regged_instruct[7]~reg0.CLK
clk => regged_instruct[8]~reg0.CLK
clk => regged_instruct[9]~reg0.CLK
clk => regged_instruct[10]~reg0.CLK
clk => regged_instruct[11]~reg0.CLK
clk => regged_instruct[12]~reg0.CLK
clk => regged_instruct[13]~reg0.CLK
clk => regged_instruct[14]~reg0.CLK
clk => regged_instruct[15]~reg0.CLK
clk => regged_instruct[16]~reg0.CLK
clk => regged_instruct[17]~reg0.CLK
clk => regged_instruct[18]~reg0.CLK
clk => regged_instruct[19]~reg0.CLK
clk => regged_instruct[20]~reg0.CLK
clk => regged_instruct[21]~reg0.CLK
clk => regged_instruct[22]~reg0.CLK
clk => regged_instruct[23]~reg0.CLK
clk => regged_instruct[24]~reg0.CLK
clk => regged_instruct[25]~reg0.CLK
clk => regged_instruct[26]~reg0.CLK
clk => regged_instruct[27]~reg0.CLK
clk => regged_instruct[28]~reg0.CLK
clk => regged_instruct[29]~reg0.CLK
clk => regged_instruct[30]~reg0.CLK
clk => regged_instruct[31]~reg0.CLK
clk => regged_nxt_pc[0]~reg0.CLK
clk => regged_nxt_pc[1]~reg0.CLK
clk => regged_nxt_pc[2]~reg0.CLK
clk => regged_nxt_pc[3]~reg0.CLK
clk => regged_nxt_pc[4]~reg0.CLK
clk => regged_nxt_pc[5]~reg0.CLK
clk => regged_nxt_pc[6]~reg0.CLK
clk => regged_nxt_pc[7]~reg0.CLK
clk => regged_nxt_pc[8]~reg0.CLK
clk => regged_nxt_pc[9]~reg0.CLK
clk => sign_extnd_immediate[0]~reg0.CLK
clk => sign_extnd_immediate[1]~reg0.CLK
clk => sign_extnd_immediate[2]~reg0.CLK
clk => sign_extnd_immediate[3]~reg0.CLK
clk => sign_extnd_immediate[4]~reg0.CLK
clk => sign_extnd_immediate[5]~reg0.CLK
clk => sign_extnd_immediate[6]~reg0.CLK
clk => sign_extnd_immediate[7]~reg0.CLK
clk => sign_extnd_immediate[8]~reg0.CLK
clk => sign_extnd_immediate[9]~reg0.CLK
clk => sign_extnd_immediate[10]~reg0.CLK
clk => sign_extnd_immediate[11]~reg0.CLK
clk => sign_extnd_immediate[12]~reg0.CLK
clk => sign_extnd_immediate[13]~reg0.CLK
clk => sign_extnd_immediate[14]~reg0.CLK
clk => sign_extnd_immediate[15]~reg0.CLK
clk => sign_extnd_immediate[16]~reg0.CLK
clk => sign_extnd_immediate[17]~reg0.CLK
clk => sign_extnd_immediate[18]~reg0.CLK
clk => sign_extnd_immediate[19]~reg0.CLK
clk => sign_extnd_immediate[20]~reg0.CLK
clk => sign_extnd_immediate[21]~reg0.CLK
clk => sign_extnd_immediate[22]~reg0.CLK
clk => sign_extnd_immediate[23]~reg0.CLK
clk => sign_extnd_immediate[24]~reg0.CLK
clk => sign_extnd_immediate[25]~reg0.CLK
clk => sign_extnd_immediate[26]~reg0.CLK
clk => sign_extnd_immediate[27]~reg0.CLK
clk => sign_extnd_immediate[28]~reg0.CLK
clk => sign_extnd_immediate[29]~reg0.CLK
clk => sign_extnd_immediate[30]~reg0.CLK
clk => sign_extnd_immediate[31]~reg0.CLK
rst => op_code[5].OUTPUTSELECT
rst => op_code[4].OUTPUTSELECT
rst => op_code[3].OUTPUTSELECT
rst => op_code[2].OUTPUTSELECT
rst => op_code[1].OUTPUTSELECT
rst => op_code[0].OUTPUTSELECT
fetch_next_pc_address[0] => regged_nxt_pc[0]~reg0.DATAIN
fetch_next_pc_address[1] => regged_nxt_pc[1]~reg0.DATAIN
fetch_next_pc_address[2] => regged_nxt_pc[2]~reg0.DATAIN
fetch_next_pc_address[3] => regged_nxt_pc[3]~reg0.DATAIN
fetch_next_pc_address[4] => regged_nxt_pc[4]~reg0.DATAIN
fetch_next_pc_address[5] => regged_nxt_pc[5]~reg0.DATAIN
fetch_next_pc_address[6] => regged_nxt_pc[6]~reg0.DATAIN
fetch_next_pc_address[7] => regged_nxt_pc[7]~reg0.DATAIN
fetch_next_pc_address[8] => regged_nxt_pc[8]~reg0.DATAIN
fetch_next_pc_address[9] => regged_nxt_pc[9]~reg0.DATAIN
fetch_instruct[0] => regged_instruct.DATAA
fetch_instruct[0] => reg0_addr[0].DATAB
fetch_instruct[0] => sign_extnd_immediate[0]~reg0.DATAIN
fetch_instruct[1] => regged_instruct.DATAA
fetch_instruct[1] => reg0_addr[1].DATAB
fetch_instruct[1] => sign_extnd_immediate[1]~reg0.DATAIN
fetch_instruct[2] => regged_instruct.DATAA
fetch_instruct[2] => reg0_addr[2].DATAB
fetch_instruct[2] => sign_extnd_immediate[2]~reg0.DATAIN
fetch_instruct[3] => regged_instruct.DATAA
fetch_instruct[3] => reg0_addr[3].DATAB
fetch_instruct[3] => sign_extnd_immediate[3]~reg0.DATAIN
fetch_instruct[4] => regged_instruct.DATAA
fetch_instruct[4] => reg0_addr[4].DATAB
fetch_instruct[4] => sign_extnd_immediate[4]~reg0.DATAIN
fetch_instruct[5] => sign_extnd_immediate[5]~reg0.DATAIN
fetch_instruct[5] => regged_instruct.DATAA
fetch_instruct[6] => sign_extnd_immediate[6]~reg0.DATAIN
fetch_instruct[6] => regged_instruct.DATAA
fetch_instruct[7] => sign_extnd_immediate[7]~reg0.DATAIN
fetch_instruct[7] => regged_instruct.DATAA
fetch_instruct[8] => sign_extnd_immediate[8]~reg0.DATAIN
fetch_instruct[8] => regged_instruct.DATAA
fetch_instruct[9] => sign_extnd_immediate[9]~reg0.DATAIN
fetch_instruct[9] => regged_instruct.DATAA
fetch_instruct[10] => sign_extnd_immediate[10]~reg0.DATAIN
fetch_instruct[10] => regged_instruct.DATAA
fetch_instruct[11] => regged_instruct.DATAA
fetch_instruct[11] => reg1_addr[0].DATAA
fetch_instruct[11] => sign_extnd_immediate[11]~reg0.DATAIN
fetch_instruct[12] => regged_instruct.DATAA
fetch_instruct[12] => reg1_addr[1].DATAA
fetch_instruct[12] => sign_extnd_immediate[12]~reg0.DATAIN
fetch_instruct[13] => regged_instruct.DATAA
fetch_instruct[13] => reg1_addr[2].DATAA
fetch_instruct[13] => sign_extnd_immediate[13]~reg0.DATAIN
fetch_instruct[14] => regged_instruct.DATAA
fetch_instruct[14] => reg1_addr[3].DATAA
fetch_instruct[14] => sign_extnd_immediate[14]~reg0.DATAIN
fetch_instruct[15] => sgn_extnd.IN1
fetch_instruct[15] => sign_extnd_immediate[15]~reg0.DATAIN
fetch_instruct[15] => regged_instruct.DATAA
fetch_instruct[15] => reg1_addr[4].DATAA
fetch_instruct[16] => regged_instruct.DATAA
fetch_instruct[16] => reg0_addr.DATAA
fetch_instruct[16] => reg0_addr.DATAB
fetch_instruct[17] => regged_instruct.DATAA
fetch_instruct[17] => reg0_addr.DATAA
fetch_instruct[17] => reg0_addr.DATAB
fetch_instruct[18] => regged_instruct.DATAA
fetch_instruct[18] => reg0_addr.DATAA
fetch_instruct[18] => reg0_addr.DATAB
fetch_instruct[19] => regged_instruct.DATAA
fetch_instruct[19] => reg0_addr.DATAA
fetch_instruct[19] => reg0_addr.DATAB
fetch_instruct[20] => regged_instruct.DATAA
fetch_instruct[20] => reg0_addr.DATAA
fetch_instruct[20] => reg0_addr.DATAB
fetch_instruct[21] => regged_instruct.DATAA
fetch_instruct[21] => reg0_addr.DATAB
fetch_instruct[21] => reg1_addr[0].DATAB
fetch_instruct[22] => regged_instruct.DATAA
fetch_instruct[22] => reg0_addr.DATAB
fetch_instruct[22] => reg1_addr[1].DATAB
fetch_instruct[23] => regged_instruct.DATAA
fetch_instruct[23] => reg0_addr.DATAB
fetch_instruct[23] => reg1_addr[2].DATAB
fetch_instruct[24] => regged_instruct.DATAA
fetch_instruct[24] => reg0_addr.DATAB
fetch_instruct[24] => reg1_addr[3].DATAB
fetch_instruct[25] => regged_instruct.DATAA
fetch_instruct[25] => reg0_addr.DATAB
fetch_instruct[25] => reg1_addr[4].DATAB
fetch_instruct[26] => op_code[0].DATAB
fetch_instruct[26] => regged_instruct.DATAA
fetch_instruct[27] => op_code[1].DATAB
fetch_instruct[27] => regged_instruct.DATAA
fetch_instruct[28] => op_code[2].DATAB
fetch_instruct[28] => regged_instruct.DATAA
fetch_instruct[29] => op_code[3].DATAB
fetch_instruct[29] => regged_instruct.DATAA
fetch_instruct[30] => op_code[4].DATAB
fetch_instruct[30] => regged_instruct.DATAA
fetch_instruct[31] => op_code[5].DATAB
fetch_instruct[31] => regged_instruct.DATAA
reg_write_address[0] => register_RAM:registers_content.wr_addr[0]
reg_write_address[1] => register_RAM:registers_content.wr_addr[1]
reg_write_address[2] => register_RAM:registers_content.wr_addr[2]
reg_write_address[3] => register_RAM:registers_content.wr_addr[3]
reg_write_address[4] => register_RAM:registers_content.wr_addr[4]
reg_write_value[0] => register_RAM:registers_content.data_i[0]
reg_write_value[1] => register_RAM:registers_content.data_i[1]
reg_write_value[2] => register_RAM:registers_content.data_i[2]
reg_write_value[3] => register_RAM:registers_content.data_i[3]
reg_write_value[4] => register_RAM:registers_content.data_i[4]
reg_write_value[5] => register_RAM:registers_content.data_i[5]
reg_write_value[6] => register_RAM:registers_content.data_i[6]
reg_write_value[7] => register_RAM:registers_content.data_i[7]
reg_write_value[8] => register_RAM:registers_content.data_i[8]
reg_write_value[9] => register_RAM:registers_content.data_i[9]
reg_write_value[10] => register_RAM:registers_content.data_i[10]
reg_write_value[11] => register_RAM:registers_content.data_i[11]
reg_write_value[12] => register_RAM:registers_content.data_i[12]
reg_write_value[13] => register_RAM:registers_content.data_i[13]
reg_write_value[14] => register_RAM:registers_content.data_i[14]
reg_write_value[15] => register_RAM:registers_content.data_i[15]
reg_write_value[16] => register_RAM:registers_content.data_i[16]
reg_write_value[17] => register_RAM:registers_content.data_i[17]
reg_write_value[18] => register_RAM:registers_content.data_i[18]
reg_write_value[19] => register_RAM:registers_content.data_i[19]
reg_write_value[20] => register_RAM:registers_content.data_i[20]
reg_write_value[21] => register_RAM:registers_content.data_i[21]
reg_write_value[22] => register_RAM:registers_content.data_i[22]
reg_write_value[23] => register_RAM:registers_content.data_i[23]
reg_write_value[24] => register_RAM:registers_content.data_i[24]
reg_write_value[25] => register_RAM:registers_content.data_i[25]
reg_write_value[26] => register_RAM:registers_content.data_i[26]
reg_write_value[27] => register_RAM:registers_content.data_i[27]
reg_write_value[28] => register_RAM:registers_content.data_i[28]
reg_write_value[29] => register_RAM:registers_content.data_i[29]
reg_write_value[30] => register_RAM:registers_content.data_i[30]
reg_write_value[31] => register_RAM:registers_content.data_i[31]
reg_wr_en => register_RAM:registers_content.we_en
regged_nxt_pc[0] <= regged_nxt_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[1] <= regged_nxt_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[2] <= regged_nxt_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[3] <= regged_nxt_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[4] <= regged_nxt_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[5] <= regged_nxt_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[6] <= regged_nxt_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[7] <= regged_nxt_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[8] <= regged_nxt_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_nxt_pc[9] <= regged_nxt_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[0] <= regged_instruct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[0] <= sign_extnd_immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[1] <= sign_extnd_immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[2] <= sign_extnd_immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[3] <= sign_extnd_immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[4] <= sign_extnd_immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[5] <= sign_extnd_immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[6] <= sign_extnd_immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[7] <= sign_extnd_immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[8] <= sign_extnd_immediate[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[9] <= sign_extnd_immediate[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[10] <= sign_extnd_immediate[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[11] <= sign_extnd_immediate[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[12] <= sign_extnd_immediate[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[13] <= sign_extnd_immediate[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[14] <= sign_extnd_immediate[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[15] <= sign_extnd_immediate[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[16] <= sign_extnd_immediate[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[17] <= sign_extnd_immediate[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[18] <= sign_extnd_immediate[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[19] <= sign_extnd_immediate[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[20] <= sign_extnd_immediate[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[21] <= sign_extnd_immediate[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[22] <= sign_extnd_immediate[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[23] <= sign_extnd_immediate[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[24] <= sign_extnd_immediate[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[25] <= sign_extnd_immediate[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[26] <= sign_extnd_immediate[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[27] <= sign_extnd_immediate[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[28] <= sign_extnd_immediate[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[29] <= sign_extnd_immediate[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[30] <= sign_extnd_immediate[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_extnd_immediate[31] <= sign_extnd_immediate[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_0[0] <= register_RAM:registers_content.reg0_q[0]
reg_0[1] <= register_RAM:registers_content.reg0_q[1]
reg_0[2] <= register_RAM:registers_content.reg0_q[2]
reg_0[3] <= register_RAM:registers_content.reg0_q[3]
reg_0[4] <= register_RAM:registers_content.reg0_q[4]
reg_0[5] <= register_RAM:registers_content.reg0_q[5]
reg_0[6] <= register_RAM:registers_content.reg0_q[6]
reg_0[7] <= register_RAM:registers_content.reg0_q[7]
reg_0[8] <= register_RAM:registers_content.reg0_q[8]
reg_0[9] <= register_RAM:registers_content.reg0_q[9]
reg_0[10] <= register_RAM:registers_content.reg0_q[10]
reg_0[11] <= register_RAM:registers_content.reg0_q[11]
reg_0[12] <= register_RAM:registers_content.reg0_q[12]
reg_0[13] <= register_RAM:registers_content.reg0_q[13]
reg_0[14] <= register_RAM:registers_content.reg0_q[14]
reg_0[15] <= register_RAM:registers_content.reg0_q[15]
reg_0[16] <= register_RAM:registers_content.reg0_q[16]
reg_0[17] <= register_RAM:registers_content.reg0_q[17]
reg_0[18] <= register_RAM:registers_content.reg0_q[18]
reg_0[19] <= register_RAM:registers_content.reg0_q[19]
reg_0[20] <= register_RAM:registers_content.reg0_q[20]
reg_0[21] <= register_RAM:registers_content.reg0_q[21]
reg_0[22] <= register_RAM:registers_content.reg0_q[22]
reg_0[23] <= register_RAM:registers_content.reg0_q[23]
reg_0[24] <= register_RAM:registers_content.reg0_q[24]
reg_0[25] <= register_RAM:registers_content.reg0_q[25]
reg_0[26] <= register_RAM:registers_content.reg0_q[26]
reg_0[27] <= register_RAM:registers_content.reg0_q[27]
reg_0[28] <= register_RAM:registers_content.reg0_q[28]
reg_0[29] <= register_RAM:registers_content.reg0_q[29]
reg_0[30] <= register_RAM:registers_content.reg0_q[30]
reg_0[31] <= register_RAM:registers_content.reg0_q[31]
reg_1[0] <= register_RAM:registers_content.reg1_q[0]
reg_1[1] <= register_RAM:registers_content.reg1_q[1]
reg_1[2] <= register_RAM:registers_content.reg1_q[2]
reg_1[3] <= register_RAM:registers_content.reg1_q[3]
reg_1[4] <= register_RAM:registers_content.reg1_q[4]
reg_1[5] <= register_RAM:registers_content.reg1_q[5]
reg_1[6] <= register_RAM:registers_content.reg1_q[6]
reg_1[7] <= register_RAM:registers_content.reg1_q[7]
reg_1[8] <= register_RAM:registers_content.reg1_q[8]
reg_1[9] <= register_RAM:registers_content.reg1_q[9]
reg_1[10] <= register_RAM:registers_content.reg1_q[10]
reg_1[11] <= register_RAM:registers_content.reg1_q[11]
reg_1[12] <= register_RAM:registers_content.reg1_q[12]
reg_1[13] <= register_RAM:registers_content.reg1_q[13]
reg_1[14] <= register_RAM:registers_content.reg1_q[14]
reg_1[15] <= register_RAM:registers_content.reg1_q[15]
reg_1[16] <= register_RAM:registers_content.reg1_q[16]
reg_1[17] <= register_RAM:registers_content.reg1_q[17]
reg_1[18] <= register_RAM:registers_content.reg1_q[18]
reg_1[19] <= register_RAM:registers_content.reg1_q[19]
reg_1[20] <= register_RAM:registers_content.reg1_q[20]
reg_1[21] <= register_RAM:registers_content.reg1_q[21]
reg_1[22] <= register_RAM:registers_content.reg1_q[22]
reg_1[23] <= register_RAM:registers_content.reg1_q[23]
reg_1[24] <= register_RAM:registers_content.reg1_q[24]
reg_1[25] <= register_RAM:registers_content.reg1_q[25]
reg_1[26] <= register_RAM:registers_content.reg1_q[26]
reg_1[27] <= register_RAM:registers_content.reg1_q[27]
reg_1[28] <= register_RAM:registers_content.reg1_q[28]
reg_1[29] <= register_RAM:registers_content.reg1_q[29]
reg_1[30] <= register_RAM:registers_content.reg1_q[30]
reg_1[31] <= register_RAM:registers_content.reg1_q[31]
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT
branch_taken => regged_instruct.OUTPUTSELECT


|DLX|decode_stage:decoder|register_RAM:registers_content
data_i[0] => reg0_q.DATAB
data_i[0] => reg1_q.DATAB
data_i[0] => reg_ram~36.DATAIN
data_i[0] => reg_ram.DATAIN
data_i[1] => reg0_q.DATAB
data_i[1] => reg1_q.DATAB
data_i[1] => reg_ram~35.DATAIN
data_i[1] => reg_ram.DATAIN1
data_i[2] => reg0_q.DATAB
data_i[2] => reg1_q.DATAB
data_i[2] => reg_ram~34.DATAIN
data_i[2] => reg_ram.DATAIN2
data_i[3] => reg0_q.DATAB
data_i[3] => reg1_q.DATAB
data_i[3] => reg_ram~33.DATAIN
data_i[3] => reg_ram.DATAIN3
data_i[4] => reg0_q.DATAB
data_i[4] => reg1_q.DATAB
data_i[4] => reg_ram~32.DATAIN
data_i[4] => reg_ram.DATAIN4
data_i[5] => reg0_q.DATAB
data_i[5] => reg1_q.DATAB
data_i[5] => reg_ram~31.DATAIN
data_i[5] => reg_ram.DATAIN5
data_i[6] => reg0_q.DATAB
data_i[6] => reg1_q.DATAB
data_i[6] => reg_ram~30.DATAIN
data_i[6] => reg_ram.DATAIN6
data_i[7] => reg0_q.DATAB
data_i[7] => reg1_q.DATAB
data_i[7] => reg_ram~29.DATAIN
data_i[7] => reg_ram.DATAIN7
data_i[8] => reg0_q.DATAB
data_i[8] => reg1_q.DATAB
data_i[8] => reg_ram~28.DATAIN
data_i[8] => reg_ram.DATAIN8
data_i[9] => reg0_q.DATAB
data_i[9] => reg1_q.DATAB
data_i[9] => reg_ram~27.DATAIN
data_i[9] => reg_ram.DATAIN9
data_i[10] => reg0_q.DATAB
data_i[10] => reg1_q.DATAB
data_i[10] => reg_ram~26.DATAIN
data_i[10] => reg_ram.DATAIN10
data_i[11] => reg0_q.DATAB
data_i[11] => reg1_q.DATAB
data_i[11] => reg_ram~25.DATAIN
data_i[11] => reg_ram.DATAIN11
data_i[12] => reg0_q.DATAB
data_i[12] => reg1_q.DATAB
data_i[12] => reg_ram~24.DATAIN
data_i[12] => reg_ram.DATAIN12
data_i[13] => reg0_q.DATAB
data_i[13] => reg1_q.DATAB
data_i[13] => reg_ram~23.DATAIN
data_i[13] => reg_ram.DATAIN13
data_i[14] => reg0_q.DATAB
data_i[14] => reg1_q.DATAB
data_i[14] => reg_ram~22.DATAIN
data_i[14] => reg_ram.DATAIN14
data_i[15] => reg0_q.DATAB
data_i[15] => reg1_q.DATAB
data_i[15] => reg_ram~21.DATAIN
data_i[15] => reg_ram.DATAIN15
data_i[16] => reg0_q.DATAB
data_i[16] => reg1_q.DATAB
data_i[16] => reg_ram~20.DATAIN
data_i[16] => reg_ram.DATAIN16
data_i[17] => reg0_q.DATAB
data_i[17] => reg1_q.DATAB
data_i[17] => reg_ram~19.DATAIN
data_i[17] => reg_ram.DATAIN17
data_i[18] => reg0_q.DATAB
data_i[18] => reg1_q.DATAB
data_i[18] => reg_ram~18.DATAIN
data_i[18] => reg_ram.DATAIN18
data_i[19] => reg0_q.DATAB
data_i[19] => reg1_q.DATAB
data_i[19] => reg_ram~17.DATAIN
data_i[19] => reg_ram.DATAIN19
data_i[20] => reg0_q.DATAB
data_i[20] => reg1_q.DATAB
data_i[20] => reg_ram~16.DATAIN
data_i[20] => reg_ram.DATAIN20
data_i[21] => reg0_q.DATAB
data_i[21] => reg1_q.DATAB
data_i[21] => reg_ram~15.DATAIN
data_i[21] => reg_ram.DATAIN21
data_i[22] => reg0_q.DATAB
data_i[22] => reg1_q.DATAB
data_i[22] => reg_ram~14.DATAIN
data_i[22] => reg_ram.DATAIN22
data_i[23] => reg0_q.DATAB
data_i[23] => reg1_q.DATAB
data_i[23] => reg_ram~13.DATAIN
data_i[23] => reg_ram.DATAIN23
data_i[24] => reg0_q.DATAB
data_i[24] => reg1_q.DATAB
data_i[24] => reg_ram~12.DATAIN
data_i[24] => reg_ram.DATAIN24
data_i[25] => reg0_q.DATAB
data_i[25] => reg1_q.DATAB
data_i[25] => reg_ram~11.DATAIN
data_i[25] => reg_ram.DATAIN25
data_i[26] => reg0_q.DATAB
data_i[26] => reg1_q.DATAB
data_i[26] => reg_ram~10.DATAIN
data_i[26] => reg_ram.DATAIN26
data_i[27] => reg0_q.DATAB
data_i[27] => reg1_q.DATAB
data_i[27] => reg_ram~9.DATAIN
data_i[27] => reg_ram.DATAIN27
data_i[28] => reg0_q.DATAB
data_i[28] => reg1_q.DATAB
data_i[28] => reg_ram~8.DATAIN
data_i[28] => reg_ram.DATAIN28
data_i[29] => reg0_q.DATAB
data_i[29] => reg1_q.DATAB
data_i[29] => reg_ram~7.DATAIN
data_i[29] => reg_ram.DATAIN29
data_i[30] => reg0_q.DATAB
data_i[30] => reg1_q.DATAB
data_i[30] => reg_ram~6.DATAIN
data_i[30] => reg_ram.DATAIN30
data_i[31] => reg0_q.DATAB
data_i[31] => reg1_q.DATAB
data_i[31] => reg_ram~5.DATAIN
data_i[31] => reg_ram.DATAIN31
wr_addr[0] => Equal1.IN4
wr_addr[0] => Equal3.IN4
wr_addr[0] => reg_ram~4.DATAIN
wr_addr[0] => reg_ram.WADDR
wr_addr[1] => Equal1.IN3
wr_addr[1] => Equal3.IN3
wr_addr[1] => reg_ram~3.DATAIN
wr_addr[1] => reg_ram.WADDR1
wr_addr[2] => Equal1.IN2
wr_addr[2] => Equal3.IN2
wr_addr[2] => reg_ram~2.DATAIN
wr_addr[2] => reg_ram.WADDR2
wr_addr[3] => Equal1.IN1
wr_addr[3] => Equal3.IN1
wr_addr[3] => reg_ram~1.DATAIN
wr_addr[3] => reg_ram.WADDR3
wr_addr[4] => Equal1.IN0
wr_addr[4] => Equal3.IN0
wr_addr[4] => reg_ram~0.DATAIN
wr_addr[4] => reg_ram.WADDR4
rd_addr0[0] => Equal1.IN9
rd_addr0[0] => Equal0.IN4
rd_addr0[0] => reg_ram.RADDR
rd_addr0[1] => Equal1.IN8
rd_addr0[1] => Equal0.IN3
rd_addr0[1] => reg_ram.RADDR1
rd_addr0[2] => Equal1.IN7
rd_addr0[2] => Equal0.IN2
rd_addr0[2] => reg_ram.RADDR2
rd_addr0[3] => Equal1.IN6
rd_addr0[3] => Equal0.IN1
rd_addr0[3] => reg_ram.RADDR3
rd_addr0[4] => Equal1.IN5
rd_addr0[4] => Equal0.IN0
rd_addr0[4] => reg_ram.RADDR4
rd_addr1[0] => Equal3.IN9
rd_addr1[0] => Equal2.IN4
rd_addr1[0] => reg_ram.PORTBRADDR
rd_addr1[1] => Equal3.IN8
rd_addr1[1] => Equal2.IN3
rd_addr1[1] => reg_ram.PORTBRADDR1
rd_addr1[2] => Equal3.IN7
rd_addr1[2] => Equal2.IN2
rd_addr1[2] => reg_ram.PORTBRADDR2
rd_addr1[3] => Equal3.IN6
rd_addr1[3] => Equal2.IN1
rd_addr1[3] => reg_ram.PORTBRADDR3
rd_addr1[4] => Equal3.IN5
rd_addr1[4] => Equal2.IN0
rd_addr1[4] => reg_ram.PORTBRADDR4
we_en => process_0.IN1
we_en => process_0.IN1
we_en => reg_ram~37.DATAIN
we_en => reg_ram.WE
clk => reg_ram~37.CLK
clk => reg_ram~0.CLK
clk => reg_ram~1.CLK
clk => reg_ram~2.CLK
clk => reg_ram~3.CLK
clk => reg_ram~4.CLK
clk => reg_ram~5.CLK
clk => reg_ram~6.CLK
clk => reg_ram~7.CLK
clk => reg_ram~8.CLK
clk => reg_ram~9.CLK
clk => reg_ram~10.CLK
clk => reg_ram~11.CLK
clk => reg_ram~12.CLK
clk => reg_ram~13.CLK
clk => reg_ram~14.CLK
clk => reg_ram~15.CLK
clk => reg_ram~16.CLK
clk => reg_ram~17.CLK
clk => reg_ram~18.CLK
clk => reg_ram~19.CLK
clk => reg_ram~20.CLK
clk => reg_ram~21.CLK
clk => reg_ram~22.CLK
clk => reg_ram~23.CLK
clk => reg_ram~24.CLK
clk => reg_ram~25.CLK
clk => reg_ram~26.CLK
clk => reg_ram~27.CLK
clk => reg_ram~28.CLK
clk => reg_ram~29.CLK
clk => reg_ram~30.CLK
clk => reg_ram~31.CLK
clk => reg_ram~32.CLK
clk => reg_ram~33.CLK
clk => reg_ram~34.CLK
clk => reg_ram~35.CLK
clk => reg_ram~36.CLK
clk => reg1_q[0]~reg0.CLK
clk => reg1_q[1]~reg0.CLK
clk => reg1_q[2]~reg0.CLK
clk => reg1_q[3]~reg0.CLK
clk => reg1_q[4]~reg0.CLK
clk => reg1_q[5]~reg0.CLK
clk => reg1_q[6]~reg0.CLK
clk => reg1_q[7]~reg0.CLK
clk => reg1_q[8]~reg0.CLK
clk => reg1_q[9]~reg0.CLK
clk => reg1_q[10]~reg0.CLK
clk => reg1_q[11]~reg0.CLK
clk => reg1_q[12]~reg0.CLK
clk => reg1_q[13]~reg0.CLK
clk => reg1_q[14]~reg0.CLK
clk => reg1_q[15]~reg0.CLK
clk => reg1_q[16]~reg0.CLK
clk => reg1_q[17]~reg0.CLK
clk => reg1_q[18]~reg0.CLK
clk => reg1_q[19]~reg0.CLK
clk => reg1_q[20]~reg0.CLK
clk => reg1_q[21]~reg0.CLK
clk => reg1_q[22]~reg0.CLK
clk => reg1_q[23]~reg0.CLK
clk => reg1_q[24]~reg0.CLK
clk => reg1_q[25]~reg0.CLK
clk => reg1_q[26]~reg0.CLK
clk => reg1_q[27]~reg0.CLK
clk => reg1_q[28]~reg0.CLK
clk => reg1_q[29]~reg0.CLK
clk => reg1_q[30]~reg0.CLK
clk => reg1_q[31]~reg0.CLK
clk => reg0_q[0]~reg0.CLK
clk => reg0_q[1]~reg0.CLK
clk => reg0_q[2]~reg0.CLK
clk => reg0_q[3]~reg0.CLK
clk => reg0_q[4]~reg0.CLK
clk => reg0_q[5]~reg0.CLK
clk => reg0_q[6]~reg0.CLK
clk => reg0_q[7]~reg0.CLK
clk => reg0_q[8]~reg0.CLK
clk => reg0_q[9]~reg0.CLK
clk => reg0_q[10]~reg0.CLK
clk => reg0_q[11]~reg0.CLK
clk => reg0_q[12]~reg0.CLK
clk => reg0_q[13]~reg0.CLK
clk => reg0_q[14]~reg0.CLK
clk => reg0_q[15]~reg0.CLK
clk => reg0_q[16]~reg0.CLK
clk => reg0_q[17]~reg0.CLK
clk => reg0_q[18]~reg0.CLK
clk => reg0_q[19]~reg0.CLK
clk => reg0_q[20]~reg0.CLK
clk => reg0_q[21]~reg0.CLK
clk => reg0_q[22]~reg0.CLK
clk => reg0_q[23]~reg0.CLK
clk => reg0_q[24]~reg0.CLK
clk => reg0_q[25]~reg0.CLK
clk => reg0_q[26]~reg0.CLK
clk => reg0_q[27]~reg0.CLK
clk => reg0_q[28]~reg0.CLK
clk => reg0_q[29]~reg0.CLK
clk => reg0_q[30]~reg0.CLK
clk => reg0_q[31]~reg0.CLK
clk => reg_ram.CLK0
reg0_q[0] <= reg0_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[1] <= reg0_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[2] <= reg0_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[3] <= reg0_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[4] <= reg0_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[5] <= reg0_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[6] <= reg0_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[7] <= reg0_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[8] <= reg0_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[9] <= reg0_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[10] <= reg0_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[11] <= reg0_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[12] <= reg0_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[13] <= reg0_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[14] <= reg0_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[15] <= reg0_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[16] <= reg0_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[17] <= reg0_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[18] <= reg0_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[19] <= reg0_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[20] <= reg0_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[21] <= reg0_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[22] <= reg0_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[23] <= reg0_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[24] <= reg0_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[25] <= reg0_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[26] <= reg0_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[27] <= reg0_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[28] <= reg0_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[29] <= reg0_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[30] <= reg0_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg0_q[31] <= reg0_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[0] <= reg1_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[1] <= reg1_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[2] <= reg1_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[3] <= reg1_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[4] <= reg1_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[5] <= reg1_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[6] <= reg1_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[7] <= reg1_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[8] <= reg1_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[9] <= reg1_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[10] <= reg1_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[11] <= reg1_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[12] <= reg1_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[13] <= reg1_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[14] <= reg1_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[15] <= reg1_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[16] <= reg1_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[17] <= reg1_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[18] <= reg1_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[19] <= reg1_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[20] <= reg1_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[21] <= reg1_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[22] <= reg1_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[23] <= reg1_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[24] <= reg1_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[25] <= reg1_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[26] <= reg1_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[27] <= reg1_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[28] <= reg1_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[29] <= reg1_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[30] <= reg1_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_q[31] <= reg1_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX|execute_stage:execute_order_66
clk => prev_op_code1[0].CLK
clk => prev_op_code1[1].CLK
clk => prev_op_code1[2].CLK
clk => prev_op_code1[3].CLK
clk => prev_op_code1[4].CLK
clk => prev_op_code1[5].CLK
clk => prev_op_code0[0].CLK
clk => prev_op_code0[1].CLK
clk => prev_op_code0[2].CLK
clk => prev_op_code0[3].CLK
clk => prev_op_code0[4].CLK
clk => prev_op_code0[5].CLK
clk => reg_1_out[0]~reg0.CLK
clk => reg_1_out[1]~reg0.CLK
clk => reg_1_out[2]~reg0.CLK
clk => reg_1_out[3]~reg0.CLK
clk => reg_1_out[4]~reg0.CLK
clk => reg_1_out[5]~reg0.CLK
clk => reg_1_out[6]~reg0.CLK
clk => reg_1_out[7]~reg0.CLK
clk => reg_1_out[8]~reg0.CLK
clk => reg_1_out[9]~reg0.CLK
clk => reg_1_out[10]~reg0.CLK
clk => reg_1_out[11]~reg0.CLK
clk => reg_1_out[12]~reg0.CLK
clk => reg_1_out[13]~reg0.CLK
clk => reg_1_out[14]~reg0.CLK
clk => reg_1_out[15]~reg0.CLK
clk => reg_1_out[16]~reg0.CLK
clk => reg_1_out[17]~reg0.CLK
clk => reg_1_out[18]~reg0.CLK
clk => reg_1_out[19]~reg0.CLK
clk => reg_1_out[20]~reg0.CLK
clk => reg_1_out[21]~reg0.CLK
clk => reg_1_out[22]~reg0.CLK
clk => reg_1_out[23]~reg0.CLK
clk => reg_1_out[24]~reg0.CLK
clk => reg_1_out[25]~reg0.CLK
clk => reg_1_out[26]~reg0.CLK
clk => reg_1_out[27]~reg0.CLK
clk => reg_1_out[28]~reg0.CLK
clk => reg_1_out[29]~reg0.CLK
clk => reg_1_out[30]~reg0.CLK
clk => reg_1_out[31]~reg0.CLK
clk => regged_instruct[0]~reg0.CLK
clk => regged_instruct[1]~reg0.CLK
clk => regged_instruct[2]~reg0.CLK
clk => regged_instruct[3]~reg0.CLK
clk => regged_instruct[4]~reg0.CLK
clk => regged_instruct[5]~reg0.CLK
clk => regged_instruct[6]~reg0.CLK
clk => regged_instruct[7]~reg0.CLK
clk => regged_instruct[8]~reg0.CLK
clk => regged_instruct[9]~reg0.CLK
clk => regged_instruct[10]~reg0.CLK
clk => regged_instruct[11]~reg0.CLK
clk => regged_instruct[12]~reg0.CLK
clk => regged_instruct[13]~reg0.CLK
clk => regged_instruct[14]~reg0.CLK
clk => regged_instruct[15]~reg0.CLK
clk => regged_instruct[16]~reg0.CLK
clk => regged_instruct[17]~reg0.CLK
clk => regged_instruct[18]~reg0.CLK
clk => regged_instruct[19]~reg0.CLK
clk => regged_instruct[20]~reg0.CLK
clk => regged_instruct[21]~reg0.CLK
clk => regged_instruct[22]~reg0.CLK
clk => regged_instruct[23]~reg0.CLK
clk => regged_instruct[24]~reg0.CLK
clk => regged_instruct[25]~reg0.CLK
clk => regged_instruct[26]~reg0.CLK
clk => regged_instruct[27]~reg0.CLK
clk => regged_instruct[28]~reg0.CLK
clk => regged_instruct[29]~reg0.CLK
clk => regged_instruct[30]~reg0.CLK
clk => regged_instruct[31]~reg0.CLK
clk => ALU_out[0]~reg0.CLK
clk => ALU_out[1]~reg0.CLK
clk => ALU_out[2]~reg0.CLK
clk => ALU_out[3]~reg0.CLK
clk => ALU_out[4]~reg0.CLK
clk => ALU_out[5]~reg0.CLK
clk => ALU_out[6]~reg0.CLK
clk => ALU_out[7]~reg0.CLK
clk => ALU_out[8]~reg0.CLK
clk => ALU_out[9]~reg0.CLK
clk => ALU_out[10]~reg0.CLK
clk => ALU_out[11]~reg0.CLK
clk => ALU_out[12]~reg0.CLK
clk => ALU_out[13]~reg0.CLK
clk => ALU_out[14]~reg0.CLK
clk => ALU_out[15]~reg0.CLK
clk => ALU_out[16]~reg0.CLK
clk => ALU_out[17]~reg0.CLK
clk => ALU_out[18]~reg0.CLK
clk => ALU_out[19]~reg0.CLK
clk => ALU_out[20]~reg0.CLK
clk => ALU_out[21]~reg0.CLK
clk => ALU_out[22]~reg0.CLK
clk => ALU_out[23]~reg0.CLK
clk => ALU_out[24]~reg0.CLK
clk => ALU_out[25]~reg0.CLK
clk => ALU_out[26]~reg0.CLK
clk => ALU_out[27]~reg0.CLK
clk => ALU_out[28]~reg0.CLK
clk => ALU_out[29]~reg0.CLK
clk => ALU_out[30]~reg0.CLK
clk => ALU_out[31]~reg0.CLK
clk => jmp_address[0]~reg0.CLK
clk => jmp_address[1]~reg0.CLK
clk => jmp_address[2]~reg0.CLK
clk => jmp_address[3]~reg0.CLK
clk => jmp_address[4]~reg0.CLK
clk => jmp_address[5]~reg0.CLK
clk => jmp_address[6]~reg0.CLK
clk => jmp_address[7]~reg0.CLK
clk => jmp_address[8]~reg0.CLK
clk => jmp_address[9]~reg0.CLK
clk => jmp_address[10]~reg0.CLK
clk => jmp_address[11]~reg0.CLK
clk => jmp_address[12]~reg0.CLK
clk => jmp_address[13]~reg0.CLK
clk => jmp_address[14]~reg0.CLK
clk => jmp_address[15]~reg0.CLK
clk => jmp_address[16]~reg0.CLK
clk => jmp_address[17]~reg0.CLK
clk => jmp_address[18]~reg0.CLK
clk => jmp_address[19]~reg0.CLK
clk => jmp_address[20]~reg0.CLK
clk => jmp_address[21]~reg0.CLK
clk => jmp_address[22]~reg0.CLK
clk => jmp_address[23]~reg0.CLK
clk => jmp_address[24]~reg0.CLK
clk => jmp_address[25]~reg0.CLK
clk => jmp_address[26]~reg0.CLK
clk => jmp_address[27]~reg0.CLK
clk => jmp_address[28]~reg0.CLK
clk => jmp_address[29]~reg0.CLK
clk => jmp_address[30]~reg0.CLK
clk => jmp_address[31]~reg0.CLK
clk => take_branch~reg0.CLK
clk => dest_reg_prev1[0].CLK
clk => dest_reg_prev1[1].CLK
clk => dest_reg_prev1[2].CLK
clk => dest_reg_prev1[3].CLK
clk => dest_reg_prev1[4].CLK
clk => dest_reg_prev0[0].CLK
clk => dest_reg_prev0[1].CLK
clk => dest_reg_prev0[2].CLK
clk => dest_reg_prev0[3].CLK
clk => dest_reg_prev0[4].CLK
rst => op_code[5].OUTPUTSELECT
rst => op_code[4].OUTPUTSELECT
rst => op_code[3].OUTPUTSELECT
rst => op_code[2].OUTPUTSELECT
rst => op_code[1].OUTPUTSELECT
rst => op_code[0].OUTPUTSELECT
rst => dest_reg.IN1
nxt_pc[0] => ALU_in_0[0].DATAB
nxt_pc[1] => ALU_in_0[1].DATAB
nxt_pc[2] => ALU_in_0[2].DATAB
nxt_pc[3] => ALU_in_0[3].DATAB
nxt_pc[4] => ALU_in_0[4].DATAB
nxt_pc[5] => ALU_in_0[5].DATAB
nxt_pc[6] => ALU_in_0[6].DATAB
nxt_pc[7] => ALU_in_0[7].DATAB
nxt_pc[8] => ALU_in_0[8].DATAB
nxt_pc[9] => ALU_in_0[9].DATAB
instruct[0] => rs0[0].DATAB
instruct[0] => regged_instruct.DATAA
instruct[1] => rs0[1].DATAB
instruct[1] => regged_instruct.DATAA
instruct[2] => rs0[2].DATAB
instruct[2] => regged_instruct.DATAA
instruct[3] => rs0[3].DATAB
instruct[3] => regged_instruct.DATAA
instruct[4] => rs0[4].DATAB
instruct[4] => regged_instruct.DATAA
instruct[5] => regged_instruct.DATAA
instruct[6] => regged_instruct.DATAA
instruct[7] => regged_instruct.DATAA
instruct[8] => regged_instruct.DATAA
instruct[9] => regged_instruct.DATAA
instruct[10] => regged_instruct.DATAA
instruct[11] => rs1[0].DATAA
instruct[11] => regged_instruct.DATAA
instruct[12] => rs1[1].DATAA
instruct[12] => regged_instruct.DATAA
instruct[13] => rs1[2].DATAA
instruct[13] => regged_instruct.DATAA
instruct[14] => rs1[3].DATAA
instruct[14] => regged_instruct.DATAA
instruct[15] => rs1[4].DATAA
instruct[15] => regged_instruct.DATAA
instruct[16] => rs0.DATAA
instruct[16] => rs0.DATAB
instruct[16] => regged_instruct.DATAA
instruct[17] => rs0.DATAA
instruct[17] => rs0.DATAB
instruct[17] => regged_instruct.DATAA
instruct[18] => rs0.DATAA
instruct[18] => rs0.DATAB
instruct[18] => regged_instruct.DATAA
instruct[19] => rs0.DATAA
instruct[19] => rs0.DATAB
instruct[19] => regged_instruct.DATAA
instruct[20] => rs0.DATAA
instruct[20] => rs0.DATAB
instruct[20] => regged_instruct.DATAA
instruct[21] => dest_reg[0].DATAB
instruct[21] => rs0.DATAB
instruct[21] => rs1[0].DATAB
instruct[21] => regged_instruct.DATAA
instruct[22] => dest_reg[1].DATAB
instruct[22] => rs0.DATAB
instruct[22] => rs1[1].DATAB
instruct[22] => regged_instruct.DATAA
instruct[23] => dest_reg[2].DATAB
instruct[23] => rs0.DATAB
instruct[23] => rs1[2].DATAB
instruct[23] => regged_instruct.DATAA
instruct[24] => dest_reg[3].DATAB
instruct[24] => rs0.DATAB
instruct[24] => rs1[3].DATAB
instruct[24] => regged_instruct.DATAA
instruct[25] => dest_reg[4].DATAB
instruct[25] => rs0.DATAB
instruct[25] => rs1[4].DATAB
instruct[25] => regged_instruct.DATAA
instruct[26] => op_code[0].DATAB
instruct[26] => regged_instruct.DATAA
instruct[27] => op_code[1].DATAB
instruct[27] => regged_instruct.DATAA
instruct[28] => op_code[2].DATAB
instruct[28] => regged_instruct.DATAA
instruct[29] => op_code[3].DATAB
instruct[29] => regged_instruct.DATAA
instruct[30] => op_code[4].DATAB
instruct[30] => regged_instruct.DATAA
instruct[31] => op_code[5].DATAB
instruct[31] => regged_instruct.DATAA
sign_extend_immediate[0] => jmp_address.DATAB
sign_extend_immediate[0] => jmp_address.DATAB
sign_extend_immediate[0] => jmp_address.DATAB
sign_extend_immediate[0] => ALU_in_1[0].DATAB
sign_extend_immediate[1] => jmp_address.DATAB
sign_extend_immediate[1] => jmp_address.DATAB
sign_extend_immediate[1] => jmp_address.DATAB
sign_extend_immediate[1] => ALU_in_1[1].DATAB
sign_extend_immediate[2] => jmp_address.DATAB
sign_extend_immediate[2] => jmp_address.DATAB
sign_extend_immediate[2] => jmp_address.DATAB
sign_extend_immediate[2] => ALU_in_1[2].DATAB
sign_extend_immediate[3] => jmp_address.DATAB
sign_extend_immediate[3] => jmp_address.DATAB
sign_extend_immediate[3] => jmp_address.DATAB
sign_extend_immediate[3] => ALU_in_1[3].DATAB
sign_extend_immediate[4] => jmp_address.DATAB
sign_extend_immediate[4] => jmp_address.DATAB
sign_extend_immediate[4] => jmp_address.DATAB
sign_extend_immediate[4] => ALU_in_1[4].DATAB
sign_extend_immediate[5] => jmp_address.DATAB
sign_extend_immediate[5] => jmp_address.DATAB
sign_extend_immediate[5] => jmp_address.DATAB
sign_extend_immediate[5] => ALU_in_1[5].DATAB
sign_extend_immediate[6] => jmp_address.DATAB
sign_extend_immediate[6] => jmp_address.DATAB
sign_extend_immediate[6] => jmp_address.DATAB
sign_extend_immediate[6] => ALU_in_1[6].DATAB
sign_extend_immediate[7] => jmp_address.DATAB
sign_extend_immediate[7] => jmp_address.DATAB
sign_extend_immediate[7] => jmp_address.DATAB
sign_extend_immediate[7] => ALU_in_1[7].DATAB
sign_extend_immediate[8] => jmp_address.DATAB
sign_extend_immediate[8] => jmp_address.DATAB
sign_extend_immediate[8] => jmp_address.DATAB
sign_extend_immediate[8] => ALU_in_1[8].DATAB
sign_extend_immediate[9] => jmp_address.DATAB
sign_extend_immediate[9] => jmp_address.DATAB
sign_extend_immediate[9] => jmp_address.DATAB
sign_extend_immediate[9] => ALU_in_1[9].DATAB
sign_extend_immediate[10] => jmp_address.DATAB
sign_extend_immediate[10] => jmp_address.DATAB
sign_extend_immediate[10] => jmp_address.DATAB
sign_extend_immediate[10] => ALU_in_1[10].DATAB
sign_extend_immediate[11] => jmp_address.DATAB
sign_extend_immediate[11] => jmp_address.DATAB
sign_extend_immediate[11] => jmp_address.DATAB
sign_extend_immediate[11] => ALU_in_1[11].DATAB
sign_extend_immediate[12] => jmp_address.DATAB
sign_extend_immediate[12] => jmp_address.DATAB
sign_extend_immediate[12] => jmp_address.DATAB
sign_extend_immediate[12] => ALU_in_1[12].DATAB
sign_extend_immediate[13] => jmp_address.DATAB
sign_extend_immediate[13] => jmp_address.DATAB
sign_extend_immediate[13] => jmp_address.DATAB
sign_extend_immediate[13] => ALU_in_1[13].DATAB
sign_extend_immediate[14] => jmp_address.DATAB
sign_extend_immediate[14] => jmp_address.DATAB
sign_extend_immediate[14] => jmp_address.DATAB
sign_extend_immediate[14] => ALU_in_1[14].DATAB
sign_extend_immediate[15] => jmp_address.DATAB
sign_extend_immediate[15] => jmp_address.DATAB
sign_extend_immediate[15] => jmp_address.DATAB
sign_extend_immediate[15] => ALU_in_1[15].DATAB
sign_extend_immediate[16] => jmp_address.DATAB
sign_extend_immediate[16] => jmp_address.DATAB
sign_extend_immediate[16] => jmp_address.DATAB
sign_extend_immediate[16] => ALU_in_1[16].DATAB
sign_extend_immediate[17] => jmp_address.DATAB
sign_extend_immediate[17] => jmp_address.DATAB
sign_extend_immediate[17] => jmp_address.DATAB
sign_extend_immediate[17] => ALU_in_1[17].DATAB
sign_extend_immediate[18] => jmp_address.DATAB
sign_extend_immediate[18] => jmp_address.DATAB
sign_extend_immediate[18] => jmp_address.DATAB
sign_extend_immediate[18] => ALU_in_1[18].DATAB
sign_extend_immediate[19] => jmp_address.DATAB
sign_extend_immediate[19] => jmp_address.DATAB
sign_extend_immediate[19] => jmp_address.DATAB
sign_extend_immediate[19] => ALU_in_1[19].DATAB
sign_extend_immediate[20] => jmp_address.DATAB
sign_extend_immediate[20] => jmp_address.DATAB
sign_extend_immediate[20] => jmp_address.DATAB
sign_extend_immediate[20] => ALU_in_1[20].DATAB
sign_extend_immediate[21] => jmp_address.DATAB
sign_extend_immediate[21] => jmp_address.DATAB
sign_extend_immediate[21] => jmp_address.DATAB
sign_extend_immediate[21] => ALU_in_1[21].DATAB
sign_extend_immediate[22] => jmp_address.DATAB
sign_extend_immediate[22] => jmp_address.DATAB
sign_extend_immediate[22] => jmp_address.DATAB
sign_extend_immediate[22] => ALU_in_1[22].DATAB
sign_extend_immediate[23] => jmp_address.DATAB
sign_extend_immediate[23] => jmp_address.DATAB
sign_extend_immediate[23] => jmp_address.DATAB
sign_extend_immediate[23] => ALU_in_1[23].DATAB
sign_extend_immediate[24] => jmp_address.DATAB
sign_extend_immediate[24] => jmp_address.DATAB
sign_extend_immediate[24] => jmp_address.DATAB
sign_extend_immediate[24] => ALU_in_1[24].DATAB
sign_extend_immediate[25] => jmp_address.DATAB
sign_extend_immediate[25] => jmp_address.DATAB
sign_extend_immediate[25] => jmp_address.DATAB
sign_extend_immediate[25] => ALU_in_1[25].DATAB
sign_extend_immediate[26] => jmp_address.DATAB
sign_extend_immediate[26] => jmp_address.DATAB
sign_extend_immediate[26] => jmp_address.DATAB
sign_extend_immediate[26] => ALU_in_1[26].DATAB
sign_extend_immediate[27] => jmp_address.DATAB
sign_extend_immediate[27] => jmp_address.DATAB
sign_extend_immediate[27] => jmp_address.DATAB
sign_extend_immediate[27] => ALU_in_1[27].DATAB
sign_extend_immediate[28] => jmp_address.DATAB
sign_extend_immediate[28] => jmp_address.DATAB
sign_extend_immediate[28] => jmp_address.DATAB
sign_extend_immediate[28] => ALU_in_1[28].DATAB
sign_extend_immediate[29] => jmp_address.DATAB
sign_extend_immediate[29] => jmp_address.DATAB
sign_extend_immediate[29] => jmp_address.DATAB
sign_extend_immediate[29] => ALU_in_1[29].DATAB
sign_extend_immediate[30] => jmp_address.DATAB
sign_extend_immediate[30] => jmp_address.DATAB
sign_extend_immediate[30] => jmp_address.DATAB
sign_extend_immediate[30] => ALU_in_1[30].DATAB
sign_extend_immediate[31] => jmp_address.DATAB
sign_extend_immediate[31] => jmp_address.DATAB
sign_extend_immediate[31] => jmp_address.DATAB
sign_extend_immediate[31] => ALU_in_1[31].DATAB
reg_0[0] => reg_0_replace.DATAA
reg_0[1] => reg_0_replace.DATAA
reg_0[2] => reg_0_replace.DATAA
reg_0[3] => reg_0_replace.DATAA
reg_0[4] => reg_0_replace.DATAA
reg_0[5] => reg_0_replace.DATAA
reg_0[6] => reg_0_replace.DATAA
reg_0[7] => reg_0_replace.DATAA
reg_0[8] => reg_0_replace.DATAA
reg_0[9] => reg_0_replace.DATAA
reg_0[10] => reg_0_replace.DATAA
reg_0[11] => reg_0_replace.DATAA
reg_0[12] => reg_0_replace.DATAA
reg_0[13] => reg_0_replace.DATAA
reg_0[14] => reg_0_replace.DATAA
reg_0[15] => reg_0_replace.DATAA
reg_0[16] => reg_0_replace.DATAA
reg_0[17] => reg_0_replace.DATAA
reg_0[18] => reg_0_replace.DATAA
reg_0[19] => reg_0_replace.DATAA
reg_0[20] => reg_0_replace.DATAA
reg_0[21] => reg_0_replace.DATAA
reg_0[22] => reg_0_replace.DATAA
reg_0[23] => reg_0_replace.DATAA
reg_0[24] => reg_0_replace.DATAA
reg_0[25] => reg_0_replace.DATAA
reg_0[26] => reg_0_replace.DATAA
reg_0[27] => reg_0_replace.DATAA
reg_0[28] => reg_0_replace.DATAA
reg_0[29] => reg_0_replace.DATAA
reg_0[30] => reg_0_replace.DATAA
reg_0[31] => reg_0_replace.DATAA
reg_1[0] => reg_1_replace.DATAA
reg_1[1] => reg_1_replace.DATAA
reg_1[2] => reg_1_replace.DATAA
reg_1[3] => reg_1_replace.DATAA
reg_1[4] => reg_1_replace.DATAA
reg_1[5] => reg_1_replace.DATAA
reg_1[6] => reg_1_replace.DATAA
reg_1[7] => reg_1_replace.DATAA
reg_1[8] => reg_1_replace.DATAA
reg_1[9] => reg_1_replace.DATAA
reg_1[10] => reg_1_replace.DATAA
reg_1[11] => reg_1_replace.DATAA
reg_1[12] => reg_1_replace.DATAA
reg_1[13] => reg_1_replace.DATAA
reg_1[14] => reg_1_replace.DATAA
reg_1[15] => reg_1_replace.DATAA
reg_1[16] => reg_1_replace.DATAA
reg_1[17] => reg_1_replace.DATAA
reg_1[18] => reg_1_replace.DATAA
reg_1[19] => reg_1_replace.DATAA
reg_1[20] => reg_1_replace.DATAA
reg_1[21] => reg_1_replace.DATAA
reg_1[22] => reg_1_replace.DATAA
reg_1[23] => reg_1_replace.DATAA
reg_1[24] => reg_1_replace.DATAA
reg_1[25] => reg_1_replace.DATAA
reg_1[26] => reg_1_replace.DATAA
reg_1[27] => reg_1_replace.DATAA
reg_1[28] => reg_1_replace.DATAA
reg_1[29] => reg_1_replace.DATAA
reg_1[30] => reg_1_replace.DATAA
reg_1[31] => reg_1_replace.DATAA
take_branch <= take_branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[0] <= jmp_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[1] <= jmp_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[2] <= jmp_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[3] <= jmp_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[4] <= jmp_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[5] <= jmp_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[6] <= jmp_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[7] <= jmp_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[8] <= jmp_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[9] <= jmp_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[10] <= jmp_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[11] <= jmp_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[12] <= jmp_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[13] <= jmp_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[14] <= jmp_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[15] <= jmp_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[16] <= jmp_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[17] <= jmp_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[18] <= jmp_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[19] <= jmp_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[20] <= jmp_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[21] <= jmp_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[22] <= jmp_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[23] <= jmp_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[24] <= jmp_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[25] <= jmp_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[26] <= jmp_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[27] <= jmp_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[28] <= jmp_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[29] <= jmp_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[30] <= jmp_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmp_address[31] <= jmp_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[0] <= ALU_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= ALU_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= ALU_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= ALU_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[4] <= ALU_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[5] <= ALU_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[6] <= ALU_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[7] <= ALU_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[8] <= ALU_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[9] <= ALU_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[10] <= ALU_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[11] <= ALU_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[12] <= ALU_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[13] <= ALU_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[14] <= ALU_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[15] <= ALU_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[16] <= ALU_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[17] <= ALU_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[18] <= ALU_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[19] <= ALU_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[20] <= ALU_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[21] <= ALU_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[22] <= ALU_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[23] <= ALU_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[24] <= ALU_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[25] <= ALU_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[26] <= ALU_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[27] <= ALU_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[28] <= ALU_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[29] <= ALU_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[30] <= ALU_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[31] <= ALU_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[0] <= regged_instruct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[0] <= reg_1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[1] <= reg_1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[2] <= reg_1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[3] <= reg_1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[4] <= reg_1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[5] <= reg_1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[6] <= reg_1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[7] <= reg_1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[8] <= reg_1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[9] <= reg_1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[10] <= reg_1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[11] <= reg_1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[12] <= reg_1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[13] <= reg_1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[14] <= reg_1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[15] <= reg_1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[16] <= reg_1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[17] <= reg_1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[18] <= reg_1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[19] <= reg_1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[20] <= reg_1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[21] <= reg_1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[22] <= reg_1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[23] <= reg_1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[24] <= reg_1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[25] <= reg_1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[26] <= reg_1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[27] <= reg_1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[28] <= reg_1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[29] <= reg_1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[30] <= reg_1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_1_out[31] <= reg_1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
for_reg_prev0[0] => reg_0_replace[0].DATAB
for_reg_prev0[0] => reg_1_replace[0].DATAB
for_reg_prev0[1] => reg_0_replace[1].DATAB
for_reg_prev0[1] => reg_1_replace[1].DATAB
for_reg_prev0[2] => reg_0_replace[2].DATAB
for_reg_prev0[2] => reg_1_replace[2].DATAB
for_reg_prev0[3] => reg_0_replace[3].DATAB
for_reg_prev0[3] => reg_1_replace[3].DATAB
for_reg_prev0[4] => reg_0_replace[4].DATAB
for_reg_prev0[4] => reg_1_replace[4].DATAB
for_reg_prev0[5] => reg_0_replace[5].DATAB
for_reg_prev0[5] => reg_1_replace[5].DATAB
for_reg_prev0[6] => reg_0_replace[6].DATAB
for_reg_prev0[6] => reg_1_replace[6].DATAB
for_reg_prev0[7] => reg_0_replace[7].DATAB
for_reg_prev0[7] => reg_1_replace[7].DATAB
for_reg_prev0[8] => reg_0_replace[8].DATAB
for_reg_prev0[8] => reg_1_replace[8].DATAB
for_reg_prev0[9] => reg_0_replace[9].DATAB
for_reg_prev0[9] => reg_1_replace[9].DATAB
for_reg_prev0[10] => reg_0_replace[10].DATAB
for_reg_prev0[10] => reg_1_replace[10].DATAB
for_reg_prev0[11] => reg_0_replace[11].DATAB
for_reg_prev0[11] => reg_1_replace[11].DATAB
for_reg_prev0[12] => reg_0_replace[12].DATAB
for_reg_prev0[12] => reg_1_replace[12].DATAB
for_reg_prev0[13] => reg_0_replace[13].DATAB
for_reg_prev0[13] => reg_1_replace[13].DATAB
for_reg_prev0[14] => reg_0_replace[14].DATAB
for_reg_prev0[14] => reg_1_replace[14].DATAB
for_reg_prev0[15] => reg_0_replace[15].DATAB
for_reg_prev0[15] => reg_1_replace[15].DATAB
for_reg_prev0[16] => reg_0_replace[16].DATAB
for_reg_prev0[16] => reg_1_replace[16].DATAB
for_reg_prev0[17] => reg_0_replace[17].DATAB
for_reg_prev0[17] => reg_1_replace[17].DATAB
for_reg_prev0[18] => reg_0_replace[18].DATAB
for_reg_prev0[18] => reg_1_replace[18].DATAB
for_reg_prev0[19] => reg_0_replace[19].DATAB
for_reg_prev0[19] => reg_1_replace[19].DATAB
for_reg_prev0[20] => reg_0_replace[20].DATAB
for_reg_prev0[20] => reg_1_replace[20].DATAB
for_reg_prev0[21] => reg_0_replace[21].DATAB
for_reg_prev0[21] => reg_1_replace[21].DATAB
for_reg_prev0[22] => reg_0_replace[22].DATAB
for_reg_prev0[22] => reg_1_replace[22].DATAB
for_reg_prev0[23] => reg_0_replace[23].DATAB
for_reg_prev0[23] => reg_1_replace[23].DATAB
for_reg_prev0[24] => reg_0_replace[24].DATAB
for_reg_prev0[24] => reg_1_replace[24].DATAB
for_reg_prev0[25] => reg_0_replace[25].DATAB
for_reg_prev0[25] => reg_1_replace[25].DATAB
for_reg_prev0[26] => reg_0_replace[26].DATAB
for_reg_prev0[26] => reg_1_replace[26].DATAB
for_reg_prev0[27] => reg_0_replace[27].DATAB
for_reg_prev0[27] => reg_1_replace[27].DATAB
for_reg_prev0[28] => reg_0_replace[28].DATAB
for_reg_prev0[28] => reg_1_replace[28].DATAB
for_reg_prev0[29] => reg_0_replace[29].DATAB
for_reg_prev0[29] => reg_1_replace[29].DATAB
for_reg_prev0[30] => reg_0_replace[30].DATAB
for_reg_prev0[30] => reg_1_replace[30].DATAB
for_reg_prev0[31] => reg_0_replace[31].DATAB
for_reg_prev0[31] => reg_1_replace[31].DATAB
for_reg_prev1[0] => reg_0_replace.DATAA
for_reg_prev1[1] => reg_0_replace.DATAA
for_reg_prev1[2] => reg_0_replace.DATAA
for_reg_prev1[3] => reg_0_replace.DATAA
for_reg_prev1[4] => reg_0_replace.DATAA
for_reg_prev1[5] => reg_0_replace.DATAA
for_reg_prev1[6] => reg_0_replace.DATAA
for_reg_prev1[7] => reg_0_replace.DATAA
for_reg_prev1[8] => reg_0_replace.DATAA
for_reg_prev1[9] => reg_0_replace.DATAA
for_reg_prev1[10] => reg_0_replace.DATAA
for_reg_prev1[11] => reg_0_replace.DATAA
for_reg_prev1[12] => reg_0_replace.DATAA
for_reg_prev1[13] => reg_0_replace.DATAA
for_reg_prev1[14] => reg_0_replace.DATAA
for_reg_prev1[15] => reg_0_replace.DATAA
for_reg_prev1[16] => reg_0_replace.DATAA
for_reg_prev1[17] => reg_0_replace.DATAA
for_reg_prev1[18] => reg_0_replace.DATAA
for_reg_prev1[19] => reg_0_replace.DATAA
for_reg_prev1[20] => reg_0_replace.DATAA
for_reg_prev1[21] => reg_0_replace.DATAA
for_reg_prev1[22] => reg_0_replace.DATAA
for_reg_prev1[23] => reg_0_replace.DATAA
for_reg_prev1[24] => reg_0_replace.DATAA
for_reg_prev1[25] => reg_0_replace.DATAA
for_reg_prev1[26] => reg_0_replace.DATAA
for_reg_prev1[27] => reg_0_replace.DATAA
for_reg_prev1[28] => reg_0_replace.DATAA
for_reg_prev1[29] => reg_0_replace.DATAA
for_reg_prev1[30] => reg_0_replace.DATAA
for_reg_prev1[31] => reg_0_replace.DATAA
for_reg_prev1_mem[0] => reg_0_replace.DATAB
for_reg_prev1_mem[1] => reg_0_replace.DATAB
for_reg_prev1_mem[2] => reg_0_replace.DATAB
for_reg_prev1_mem[3] => reg_0_replace.DATAB
for_reg_prev1_mem[4] => reg_0_replace.DATAB
for_reg_prev1_mem[5] => reg_0_replace.DATAB
for_reg_prev1_mem[6] => reg_0_replace.DATAB
for_reg_prev1_mem[7] => reg_0_replace.DATAB
for_reg_prev1_mem[8] => reg_0_replace.DATAB
for_reg_prev1_mem[9] => reg_0_replace.DATAB
for_reg_prev1_mem[10] => reg_0_replace.DATAB
for_reg_prev1_mem[11] => reg_0_replace.DATAB
for_reg_prev1_mem[12] => reg_0_replace.DATAB
for_reg_prev1_mem[13] => reg_0_replace.DATAB
for_reg_prev1_mem[14] => reg_0_replace.DATAB
for_reg_prev1_mem[15] => reg_0_replace.DATAB
for_reg_prev1_mem[16] => reg_0_replace.DATAB
for_reg_prev1_mem[17] => reg_0_replace.DATAB
for_reg_prev1_mem[18] => reg_0_replace.DATAB
for_reg_prev1_mem[19] => reg_0_replace.DATAB
for_reg_prev1_mem[20] => reg_0_replace.DATAB
for_reg_prev1_mem[21] => reg_0_replace.DATAB
for_reg_prev1_mem[22] => reg_0_replace.DATAB
for_reg_prev1_mem[23] => reg_0_replace.DATAB
for_reg_prev1_mem[24] => reg_0_replace.DATAB
for_reg_prev1_mem[25] => reg_0_replace.DATAB
for_reg_prev1_mem[26] => reg_0_replace.DATAB
for_reg_prev1_mem[27] => reg_0_replace.DATAB
for_reg_prev1_mem[28] => reg_0_replace.DATAB
for_reg_prev1_mem[29] => reg_0_replace.DATAB
for_reg_prev1_mem[30] => reg_0_replace.DATAB
for_reg_prev1_mem[31] => reg_0_replace.DATAB


|DLX|memory_stage:remember
clk => data_mem:data_mem_inst.clock
clk => ALU_out_regged[0]~reg0.CLK
clk => ALU_out_regged[1]~reg0.CLK
clk => ALU_out_regged[2]~reg0.CLK
clk => ALU_out_regged[3]~reg0.CLK
clk => ALU_out_regged[4]~reg0.CLK
clk => ALU_out_regged[5]~reg0.CLK
clk => ALU_out_regged[6]~reg0.CLK
clk => ALU_out_regged[7]~reg0.CLK
clk => ALU_out_regged[8]~reg0.CLK
clk => ALU_out_regged[9]~reg0.CLK
clk => ALU_out_regged[10]~reg0.CLK
clk => ALU_out_regged[11]~reg0.CLK
clk => ALU_out_regged[12]~reg0.CLK
clk => ALU_out_regged[13]~reg0.CLK
clk => ALU_out_regged[14]~reg0.CLK
clk => ALU_out_regged[15]~reg0.CLK
clk => ALU_out_regged[16]~reg0.CLK
clk => ALU_out_regged[17]~reg0.CLK
clk => ALU_out_regged[18]~reg0.CLK
clk => ALU_out_regged[19]~reg0.CLK
clk => ALU_out_regged[20]~reg0.CLK
clk => ALU_out_regged[21]~reg0.CLK
clk => ALU_out_regged[22]~reg0.CLK
clk => ALU_out_regged[23]~reg0.CLK
clk => ALU_out_regged[24]~reg0.CLK
clk => ALU_out_regged[25]~reg0.CLK
clk => ALU_out_regged[26]~reg0.CLK
clk => ALU_out_regged[27]~reg0.CLK
clk => ALU_out_regged[28]~reg0.CLK
clk => ALU_out_regged[29]~reg0.CLK
clk => ALU_out_regged[30]~reg0.CLK
clk => ALU_out_regged[31]~reg0.CLK
clk => regged_instruct[0]~reg0.CLK
clk => regged_instruct[1]~reg0.CLK
clk => regged_instruct[2]~reg0.CLK
clk => regged_instruct[3]~reg0.CLK
clk => regged_instruct[4]~reg0.CLK
clk => regged_instruct[5]~reg0.CLK
clk => regged_instruct[6]~reg0.CLK
clk => regged_instruct[7]~reg0.CLK
clk => regged_instruct[8]~reg0.CLK
clk => regged_instruct[9]~reg0.CLK
clk => regged_instruct[10]~reg0.CLK
clk => regged_instruct[11]~reg0.CLK
clk => regged_instruct[12]~reg0.CLK
clk => regged_instruct[13]~reg0.CLK
clk => regged_instruct[14]~reg0.CLK
clk => regged_instruct[15]~reg0.CLK
clk => regged_instruct[16]~reg0.CLK
clk => regged_instruct[17]~reg0.CLK
clk => regged_instruct[18]~reg0.CLK
clk => regged_instruct[19]~reg0.CLK
clk => regged_instruct[20]~reg0.CLK
clk => regged_instruct[21]~reg0.CLK
clk => regged_instruct[22]~reg0.CLK
clk => regged_instruct[23]~reg0.CLK
clk => regged_instruct[24]~reg0.CLK
clk => regged_instruct[25]~reg0.CLK
clk => regged_instruct[26]~reg0.CLK
clk => regged_instruct[27]~reg0.CLK
clk => regged_instruct[28]~reg0.CLK
clk => regged_instruct[29]~reg0.CLK
clk => regged_instruct[30]~reg0.CLK
clk => regged_instruct[31]~reg0.CLK
rst => op_code[5].OUTPUTSELECT
rst => op_code[4].OUTPUTSELECT
rst => op_code[3].OUTPUTSELECT
rst => op_code[2].OUTPUTSELECT
rst => op_code[1].OUTPUTSELECT
rst => op_code[0].OUTPUTSELECT
ALU_out[0] => data_mem:data_mem_inst.address[0]
ALU_out[0] => ALU_out_regged[0]~reg0.DATAIN
ALU_out[1] => data_mem:data_mem_inst.address[1]
ALU_out[1] => ALU_out_regged[1]~reg0.DATAIN
ALU_out[2] => data_mem:data_mem_inst.address[2]
ALU_out[2] => ALU_out_regged[2]~reg0.DATAIN
ALU_out[3] => data_mem:data_mem_inst.address[3]
ALU_out[3] => ALU_out_regged[3]~reg0.DATAIN
ALU_out[4] => data_mem:data_mem_inst.address[4]
ALU_out[4] => ALU_out_regged[4]~reg0.DATAIN
ALU_out[5] => data_mem:data_mem_inst.address[5]
ALU_out[5] => ALU_out_regged[5]~reg0.DATAIN
ALU_out[6] => data_mem:data_mem_inst.address[6]
ALU_out[6] => ALU_out_regged[6]~reg0.DATAIN
ALU_out[7] => data_mem:data_mem_inst.address[7]
ALU_out[7] => ALU_out_regged[7]~reg0.DATAIN
ALU_out[8] => data_mem:data_mem_inst.address[8]
ALU_out[8] => ALU_out_regged[8]~reg0.DATAIN
ALU_out[9] => data_mem:data_mem_inst.address[9]
ALU_out[9] => ALU_out_regged[9]~reg0.DATAIN
ALU_out[10] => ALU_out_regged[10]~reg0.DATAIN
ALU_out[11] => ALU_out_regged[11]~reg0.DATAIN
ALU_out[12] => ALU_out_regged[12]~reg0.DATAIN
ALU_out[13] => ALU_out_regged[13]~reg0.DATAIN
ALU_out[14] => ALU_out_regged[14]~reg0.DATAIN
ALU_out[15] => ALU_out_regged[15]~reg0.DATAIN
ALU_out[16] => ALU_out_regged[16]~reg0.DATAIN
ALU_out[17] => ALU_out_regged[17]~reg0.DATAIN
ALU_out[18] => ALU_out_regged[18]~reg0.DATAIN
ALU_out[19] => ALU_out_regged[19]~reg0.DATAIN
ALU_out[20] => ALU_out_regged[20]~reg0.DATAIN
ALU_out[21] => ALU_out_regged[21]~reg0.DATAIN
ALU_out[22] => ALU_out_regged[22]~reg0.DATAIN
ALU_out[23] => ALU_out_regged[23]~reg0.DATAIN
ALU_out[24] => ALU_out_regged[24]~reg0.DATAIN
ALU_out[25] => ALU_out_regged[25]~reg0.DATAIN
ALU_out[26] => ALU_out_regged[26]~reg0.DATAIN
ALU_out[27] => ALU_out_regged[27]~reg0.DATAIN
ALU_out[28] => ALU_out_regged[28]~reg0.DATAIN
ALU_out[29] => ALU_out_regged[29]~reg0.DATAIN
ALU_out[30] => ALU_out_regged[30]~reg0.DATAIN
ALU_out[31] => ALU_out_regged[31]~reg0.DATAIN
instruct[0] => regged_instruct[0]~reg0.DATAIN
instruct[1] => regged_instruct[1]~reg0.DATAIN
instruct[2] => regged_instruct[2]~reg0.DATAIN
instruct[3] => regged_instruct[3]~reg0.DATAIN
instruct[4] => regged_instruct[4]~reg0.DATAIN
instruct[5] => regged_instruct[5]~reg0.DATAIN
instruct[6] => regged_instruct[6]~reg0.DATAIN
instruct[7] => regged_instruct[7]~reg0.DATAIN
instruct[8] => regged_instruct[8]~reg0.DATAIN
instruct[9] => regged_instruct[9]~reg0.DATAIN
instruct[10] => regged_instruct[10]~reg0.DATAIN
instruct[11] => regged_instruct[11]~reg0.DATAIN
instruct[12] => regged_instruct[12]~reg0.DATAIN
instruct[13] => regged_instruct[13]~reg0.DATAIN
instruct[14] => regged_instruct[14]~reg0.DATAIN
instruct[15] => regged_instruct[15]~reg0.DATAIN
instruct[16] => regged_instruct[16]~reg0.DATAIN
instruct[17] => regged_instruct[17]~reg0.DATAIN
instruct[18] => regged_instruct[18]~reg0.DATAIN
instruct[19] => regged_instruct[19]~reg0.DATAIN
instruct[20] => regged_instruct[20]~reg0.DATAIN
instruct[21] => regged_instruct[21]~reg0.DATAIN
instruct[22] => regged_instruct[22]~reg0.DATAIN
instruct[23] => regged_instruct[23]~reg0.DATAIN
instruct[24] => regged_instruct[24]~reg0.DATAIN
instruct[25] => regged_instruct[25]~reg0.DATAIN
instruct[26] => op_code[0].DATAB
instruct[26] => regged_instruct[26]~reg0.DATAIN
instruct[27] => op_code[1].DATAB
instruct[27] => regged_instruct[27]~reg0.DATAIN
instruct[28] => op_code[2].DATAB
instruct[28] => regged_instruct[28]~reg0.DATAIN
instruct[29] => op_code[3].DATAB
instruct[29] => regged_instruct[29]~reg0.DATAIN
instruct[30] => op_code[4].DATAB
instruct[30] => regged_instruct[30]~reg0.DATAIN
instruct[31] => op_code[5].DATAB
instruct[31] => regged_instruct[31]~reg0.DATAIN
reg_1[0] => data_mem:data_mem_inst.data[0]
reg_1[1] => data_mem:data_mem_inst.data[1]
reg_1[2] => data_mem:data_mem_inst.data[2]
reg_1[3] => data_mem:data_mem_inst.data[3]
reg_1[4] => data_mem:data_mem_inst.data[4]
reg_1[5] => data_mem:data_mem_inst.data[5]
reg_1[6] => data_mem:data_mem_inst.data[6]
reg_1[7] => data_mem:data_mem_inst.data[7]
reg_1[8] => data_mem:data_mem_inst.data[8]
reg_1[9] => data_mem:data_mem_inst.data[9]
reg_1[10] => data_mem:data_mem_inst.data[10]
reg_1[11] => data_mem:data_mem_inst.data[11]
reg_1[12] => data_mem:data_mem_inst.data[12]
reg_1[13] => data_mem:data_mem_inst.data[13]
reg_1[14] => data_mem:data_mem_inst.data[14]
reg_1[15] => data_mem:data_mem_inst.data[15]
reg_1[16] => data_mem:data_mem_inst.data[16]
reg_1[17] => data_mem:data_mem_inst.data[17]
reg_1[18] => data_mem:data_mem_inst.data[18]
reg_1[19] => data_mem:data_mem_inst.data[19]
reg_1[20] => data_mem:data_mem_inst.data[20]
reg_1[21] => data_mem:data_mem_inst.data[21]
reg_1[22] => data_mem:data_mem_inst.data[22]
reg_1[23] => data_mem:data_mem_inst.data[23]
reg_1[24] => data_mem:data_mem_inst.data[24]
reg_1[25] => data_mem:data_mem_inst.data[25]
reg_1[26] => data_mem:data_mem_inst.data[26]
reg_1[27] => data_mem:data_mem_inst.data[27]
reg_1[28] => data_mem:data_mem_inst.data[28]
reg_1[29] => data_mem:data_mem_inst.data[29]
reg_1[30] => data_mem:data_mem_inst.data[30]
reg_1[31] => data_mem:data_mem_inst.data[31]
ALU_out_regged[0] <= ALU_out_regged[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[1] <= ALU_out_regged[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[2] <= ALU_out_regged[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[3] <= ALU_out_regged[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[4] <= ALU_out_regged[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[5] <= ALU_out_regged[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[6] <= ALU_out_regged[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[7] <= ALU_out_regged[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[8] <= ALU_out_regged[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[9] <= ALU_out_regged[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[10] <= ALU_out_regged[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[11] <= ALU_out_regged[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[12] <= ALU_out_regged[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[13] <= ALU_out_regged[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[14] <= ALU_out_regged[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[15] <= ALU_out_regged[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[16] <= ALU_out_regged[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[17] <= ALU_out_regged[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[18] <= ALU_out_regged[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[19] <= ALU_out_regged[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[20] <= ALU_out_regged[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[21] <= ALU_out_regged[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[22] <= ALU_out_regged[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[23] <= ALU_out_regged[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[24] <= ALU_out_regged[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[25] <= ALU_out_regged[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[26] <= ALU_out_regged[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[27] <= ALU_out_regged[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[28] <= ALU_out_regged[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[29] <= ALU_out_regged[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[30] <= ALU_out_regged[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out_regged[31] <= ALU_out_regged[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[0] <= data_mem:data_mem_inst.q[0]
mem_data_out[1] <= data_mem:data_mem_inst.q[1]
mem_data_out[2] <= data_mem:data_mem_inst.q[2]
mem_data_out[3] <= data_mem:data_mem_inst.q[3]
mem_data_out[4] <= data_mem:data_mem_inst.q[4]
mem_data_out[5] <= data_mem:data_mem_inst.q[5]
mem_data_out[6] <= data_mem:data_mem_inst.q[6]
mem_data_out[7] <= data_mem:data_mem_inst.q[7]
mem_data_out[8] <= data_mem:data_mem_inst.q[8]
mem_data_out[9] <= data_mem:data_mem_inst.q[9]
mem_data_out[10] <= data_mem:data_mem_inst.q[10]
mem_data_out[11] <= data_mem:data_mem_inst.q[11]
mem_data_out[12] <= data_mem:data_mem_inst.q[12]
mem_data_out[13] <= data_mem:data_mem_inst.q[13]
mem_data_out[14] <= data_mem:data_mem_inst.q[14]
mem_data_out[15] <= data_mem:data_mem_inst.q[15]
mem_data_out[16] <= data_mem:data_mem_inst.q[16]
mem_data_out[17] <= data_mem:data_mem_inst.q[17]
mem_data_out[18] <= data_mem:data_mem_inst.q[18]
mem_data_out[19] <= data_mem:data_mem_inst.q[19]
mem_data_out[20] <= data_mem:data_mem_inst.q[20]
mem_data_out[21] <= data_mem:data_mem_inst.q[21]
mem_data_out[22] <= data_mem:data_mem_inst.q[22]
mem_data_out[23] <= data_mem:data_mem_inst.q[23]
mem_data_out[24] <= data_mem:data_mem_inst.q[24]
mem_data_out[25] <= data_mem:data_mem_inst.q[25]
mem_data_out[26] <= data_mem:data_mem_inst.q[26]
mem_data_out[27] <= data_mem:data_mem_inst.q[27]
mem_data_out[28] <= data_mem:data_mem_inst.q[28]
mem_data_out[29] <= data_mem:data_mem_inst.q[29]
mem_data_out[30] <= data_mem:data_mem_inst.q[30]
mem_data_out[31] <= data_mem:data_mem_inst.q[31]
regged_instruct[0] <= regged_instruct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[1] <= regged_instruct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[2] <= regged_instruct[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[3] <= regged_instruct[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[4] <= regged_instruct[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[5] <= regged_instruct[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[6] <= regged_instruct[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[7] <= regged_instruct[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[8] <= regged_instruct[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[9] <= regged_instruct[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[10] <= regged_instruct[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[11] <= regged_instruct[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[12] <= regged_instruct[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[13] <= regged_instruct[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[14] <= regged_instruct[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[15] <= regged_instruct[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[16] <= regged_instruct[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[17] <= regged_instruct[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[18] <= regged_instruct[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[19] <= regged_instruct[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[20] <= regged_instruct[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[21] <= regged_instruct[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[22] <= regged_instruct[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[23] <= regged_instruct[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[24] <= regged_instruct[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[25] <= regged_instruct[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[26] <= regged_instruct[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[27] <= regged_instruct[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[28] <= regged_instruct[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[29] <= regged_instruct[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[30] <= regged_instruct[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regged_instruct[31] <= regged_instruct[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DLX|memory_stage:remember|data_mem:data_mem_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component
wren_a => altsyncram_bor3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bor3:auto_generated.data_a[0]
data_a[1] => altsyncram_bor3:auto_generated.data_a[1]
data_a[2] => altsyncram_bor3:auto_generated.data_a[2]
data_a[3] => altsyncram_bor3:auto_generated.data_a[3]
data_a[4] => altsyncram_bor3:auto_generated.data_a[4]
data_a[5] => altsyncram_bor3:auto_generated.data_a[5]
data_a[6] => altsyncram_bor3:auto_generated.data_a[6]
data_a[7] => altsyncram_bor3:auto_generated.data_a[7]
data_a[8] => altsyncram_bor3:auto_generated.data_a[8]
data_a[9] => altsyncram_bor3:auto_generated.data_a[9]
data_a[10] => altsyncram_bor3:auto_generated.data_a[10]
data_a[11] => altsyncram_bor3:auto_generated.data_a[11]
data_a[12] => altsyncram_bor3:auto_generated.data_a[12]
data_a[13] => altsyncram_bor3:auto_generated.data_a[13]
data_a[14] => altsyncram_bor3:auto_generated.data_a[14]
data_a[15] => altsyncram_bor3:auto_generated.data_a[15]
data_a[16] => altsyncram_bor3:auto_generated.data_a[16]
data_a[17] => altsyncram_bor3:auto_generated.data_a[17]
data_a[18] => altsyncram_bor3:auto_generated.data_a[18]
data_a[19] => altsyncram_bor3:auto_generated.data_a[19]
data_a[20] => altsyncram_bor3:auto_generated.data_a[20]
data_a[21] => altsyncram_bor3:auto_generated.data_a[21]
data_a[22] => altsyncram_bor3:auto_generated.data_a[22]
data_a[23] => altsyncram_bor3:auto_generated.data_a[23]
data_a[24] => altsyncram_bor3:auto_generated.data_a[24]
data_a[25] => altsyncram_bor3:auto_generated.data_a[25]
data_a[26] => altsyncram_bor3:auto_generated.data_a[26]
data_a[27] => altsyncram_bor3:auto_generated.data_a[27]
data_a[28] => altsyncram_bor3:auto_generated.data_a[28]
data_a[29] => altsyncram_bor3:auto_generated.data_a[29]
data_a[30] => altsyncram_bor3:auto_generated.data_a[30]
data_a[31] => altsyncram_bor3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bor3:auto_generated.address_a[0]
address_a[1] => altsyncram_bor3:auto_generated.address_a[1]
address_a[2] => altsyncram_bor3:auto_generated.address_a[2]
address_a[3] => altsyncram_bor3:auto_generated.address_a[3]
address_a[4] => altsyncram_bor3:auto_generated.address_a[4]
address_a[5] => altsyncram_bor3:auto_generated.address_a[5]
address_a[6] => altsyncram_bor3:auto_generated.address_a[6]
address_a[7] => altsyncram_bor3:auto_generated.address_a[7]
address_a[8] => altsyncram_bor3:auto_generated.address_a[8]
address_a[9] => altsyncram_bor3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bor3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bor3:auto_generated.q_a[0]
q_a[1] <= altsyncram_bor3:auto_generated.q_a[1]
q_a[2] <= altsyncram_bor3:auto_generated.q_a[2]
q_a[3] <= altsyncram_bor3:auto_generated.q_a[3]
q_a[4] <= altsyncram_bor3:auto_generated.q_a[4]
q_a[5] <= altsyncram_bor3:auto_generated.q_a[5]
q_a[6] <= altsyncram_bor3:auto_generated.q_a[6]
q_a[7] <= altsyncram_bor3:auto_generated.q_a[7]
q_a[8] <= altsyncram_bor3:auto_generated.q_a[8]
q_a[9] <= altsyncram_bor3:auto_generated.q_a[9]
q_a[10] <= altsyncram_bor3:auto_generated.q_a[10]
q_a[11] <= altsyncram_bor3:auto_generated.q_a[11]
q_a[12] <= altsyncram_bor3:auto_generated.q_a[12]
q_a[13] <= altsyncram_bor3:auto_generated.q_a[13]
q_a[14] <= altsyncram_bor3:auto_generated.q_a[14]
q_a[15] <= altsyncram_bor3:auto_generated.q_a[15]
q_a[16] <= altsyncram_bor3:auto_generated.q_a[16]
q_a[17] <= altsyncram_bor3:auto_generated.q_a[17]
q_a[18] <= altsyncram_bor3:auto_generated.q_a[18]
q_a[19] <= altsyncram_bor3:auto_generated.q_a[19]
q_a[20] <= altsyncram_bor3:auto_generated.q_a[20]
q_a[21] <= altsyncram_bor3:auto_generated.q_a[21]
q_a[22] <= altsyncram_bor3:auto_generated.q_a[22]
q_a[23] <= altsyncram_bor3:auto_generated.q_a[23]
q_a[24] <= altsyncram_bor3:auto_generated.q_a[24]
q_a[25] <= altsyncram_bor3:auto_generated.q_a[25]
q_a[26] <= altsyncram_bor3:auto_generated.q_a[26]
q_a[27] <= altsyncram_bor3:auto_generated.q_a[27]
q_a[28] <= altsyncram_bor3:auto_generated.q_a[28]
q_a[29] <= altsyncram_bor3:auto_generated.q_a[29]
q_a[30] <= altsyncram_bor3:auto_generated.q_a[30]
q_a[31] <= altsyncram_bor3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DLX|write_back_stage:writer
clk => ~NO_FANOUT~
rst => op_code[5].OUTPUTSELECT
rst => op_code[4].OUTPUTSELECT
rst => op_code[3].OUTPUTSELECT
rst => op_code[2].OUTPUTSELECT
rst => op_code[1].OUTPUTSELECT
rst => op_code[0].OUTPUTSELECT
rst => reg_wr_en.IN1
ALU_out[0] => reg_wr_data.DATAA
ALU_out[1] => reg_wr_data.DATAA
ALU_out[2] => reg_wr_data.DATAA
ALU_out[3] => reg_wr_data.DATAA
ALU_out[4] => reg_wr_data.DATAA
ALU_out[5] => reg_wr_data.DATAA
ALU_out[6] => reg_wr_data.DATAA
ALU_out[7] => reg_wr_data.DATAA
ALU_out[8] => reg_wr_data.DATAA
ALU_out[9] => reg_wr_data.DATAA
ALU_out[10] => reg_wr_data.DATAA
ALU_out[11] => reg_wr_data.DATAA
ALU_out[12] => reg_wr_data.DATAA
ALU_out[13] => reg_wr_data.DATAA
ALU_out[14] => reg_wr_data.DATAA
ALU_out[15] => reg_wr_data.DATAA
ALU_out[16] => reg_wr_data.DATAA
ALU_out[17] => reg_wr_data.DATAA
ALU_out[18] => reg_wr_data.DATAA
ALU_out[19] => reg_wr_data.DATAA
ALU_out[20] => reg_wr_data.DATAA
ALU_out[21] => reg_wr_data.DATAA
ALU_out[22] => reg_wr_data.DATAA
ALU_out[23] => reg_wr_data.DATAA
ALU_out[24] => reg_wr_data.DATAA
ALU_out[25] => reg_wr_data.DATAA
ALU_out[26] => reg_wr_data.DATAA
ALU_out[27] => reg_wr_data.DATAA
ALU_out[28] => reg_wr_data.DATAA
ALU_out[29] => reg_wr_data.DATAA
ALU_out[30] => reg_wr_data.DATAA
ALU_out[31] => reg_wr_data.DATAA
mem_data_out[0] => reg_wr_data.DATAB
mem_data_out[1] => reg_wr_data.DATAB
mem_data_out[2] => reg_wr_data.DATAB
mem_data_out[3] => reg_wr_data.DATAB
mem_data_out[4] => reg_wr_data.DATAB
mem_data_out[5] => reg_wr_data.DATAB
mem_data_out[6] => reg_wr_data.DATAB
mem_data_out[7] => reg_wr_data.DATAB
mem_data_out[8] => reg_wr_data.DATAB
mem_data_out[9] => reg_wr_data.DATAB
mem_data_out[10] => reg_wr_data.DATAB
mem_data_out[11] => reg_wr_data.DATAB
mem_data_out[12] => reg_wr_data.DATAB
mem_data_out[13] => reg_wr_data.DATAB
mem_data_out[14] => reg_wr_data.DATAB
mem_data_out[15] => reg_wr_data.DATAB
mem_data_out[16] => reg_wr_data.DATAB
mem_data_out[17] => reg_wr_data.DATAB
mem_data_out[18] => reg_wr_data.DATAB
mem_data_out[19] => reg_wr_data.DATAB
mem_data_out[20] => reg_wr_data.DATAB
mem_data_out[21] => reg_wr_data.DATAB
mem_data_out[22] => reg_wr_data.DATAB
mem_data_out[23] => reg_wr_data.DATAB
mem_data_out[24] => reg_wr_data.DATAB
mem_data_out[25] => reg_wr_data.DATAB
mem_data_out[26] => reg_wr_data.DATAB
mem_data_out[27] => reg_wr_data.DATAB
mem_data_out[28] => reg_wr_data.DATAB
mem_data_out[29] => reg_wr_data.DATAB
mem_data_out[30] => reg_wr_data.DATAB
mem_data_out[31] => reg_wr_data.DATAB
instruct[0] => ~NO_FANOUT~
instruct[1] => ~NO_FANOUT~
instruct[2] => ~NO_FANOUT~
instruct[3] => ~NO_FANOUT~
instruct[4] => ~NO_FANOUT~
instruct[5] => ~NO_FANOUT~
instruct[6] => ~NO_FANOUT~
instruct[7] => ~NO_FANOUT~
instruct[8] => ~NO_FANOUT~
instruct[9] => ~NO_FANOUT~
instruct[10] => ~NO_FANOUT~
instruct[11] => ~NO_FANOUT~
instruct[12] => ~NO_FANOUT~
instruct[13] => ~NO_FANOUT~
instruct[14] => ~NO_FANOUT~
instruct[15] => ~NO_FANOUT~
instruct[16] => ~NO_FANOUT~
instruct[17] => ~NO_FANOUT~
instruct[18] => ~NO_FANOUT~
instruct[19] => ~NO_FANOUT~
instruct[20] => ~NO_FANOUT~
instruct[21] => reg_wr_address.DATAA
instruct[22] => reg_wr_address.DATAA
instruct[23] => reg_wr_address.DATAA
instruct[24] => reg_wr_address.DATAA
instruct[25] => reg_wr_address.DATAA
instruct[26] => op_code[0].DATAB
instruct[27] => op_code[1].DATAB
instruct[28] => op_code[2].DATAB
instruct[29] => op_code[3].DATAB
instruct[30] => op_code[4].DATAB
instruct[31] => op_code[5].DATAB
reg_wr_address[0] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[1] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[2] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[3] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_address[4] <= reg_wr_address.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[0] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[1] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[2] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[3] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[4] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[5] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[6] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[7] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[8] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[9] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[10] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[11] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[12] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[13] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[14] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[15] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[16] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[17] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[18] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[19] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[20] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[21] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[22] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[23] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[24] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[25] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[26] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[27] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[28] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[29] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[30] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_data[31] <= reg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_en <= reg_wr_en.DB_MAX_OUTPUT_PORT_TYPE


