5 18 101 52 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (case4.1.vcd) 2 -o (case4.1.cdd) 2 -v (case4.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 case4.1.v 1 95 1
2 1 1 30 80013 0 1000 0 0 1 1 clr_tag_toed
2 2 29 30 80013 0 1000 1 0 1 18 0 1 0 0 0 0
2 3 1 29 80012 0 1000 0 0 3 1 tag_timeout
2 4 29 29 80012 0 1000 3 0 1 18 0 1 0 0 0 0
2 5 1 28 80015 0 1000 0 0 3 1 split_resp_tag
2 6 29 28 80015 0 1000 5 0 1 18 0 1 0 0 0 0
2 7 1 27 80018 0 1000 0 0 1 1 split_resp_active
2 8 29 27 80018 0 1000 7 0 1 18 0 1 0 0 0 0
2 9 1 26 80020 0 1000 0 0 8 1 pcix_pio_timeout_recorder
2 10 29 26 80020 0 1000 9 0 1 18 0 1 0 0 0 0
2 11 1 24 90023 0 1000 0 0 3 1 display_tagto_current_state
2 12 29 24 90023 0 1000 11 0 1 18 0 1 0 0 0 0
2 13 2b 24 90020 0 1000 10 12 1 18 0 1 0 0 0 0
2 14 2b 24 90018 0 1000 8 13 1 18 0 1 0 0 0 0
2 15 2b 24 90015 0 1000 6 14 1 18 0 1 0 0 0 0
2 16 2b 24 90012 0 1000 4 15 1 18 0 1 0 0 0 0
2 17 2b 24 90013 1 1002 2 16 1 18 0 1 0 0 0 0
2 18 3d 30 16001a 0 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 19 1 78 110015 34 100c 0 0 1 1 clock
2 20 27 78 90015 4f 100a 19 0 1 18 0 1 0 0 0 0
2 21 1 78 37003d 0 1000 0 0 3 1 next_st
2 22 1 78 180032 0 1400 0 0 3 1 display_tagto_current_state
2 23 38 78 18003d 1a 2 21 22
2 24 3d 90 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u5
1 clock 1 12 107000c 1 0 0 0 1 17 0 1 0 1 1 0
1 display_tagto_current_state 2 13 7000c 1 0 2 0 3 17 0 7 0 0 0 0
1 next_st 3 15 107000c 1 0 2 0 3 17 0 7 0 0 0 0
1 pcix_pio_timeout_recorder 4 16 7000c 1 0 7 0 8 17 0 ff 0 0 0 0
1 split_resp_active 5 17 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 split_resp_tag 6 18 6000c 1 0 2 0 3 17 7 7 0 0 0 0
1 tag_timeout 7 19 7000c 1 0 2 0 3 17 0 7 0 0 0 0
1 clr_tag_toed 8 20 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 ascii_display_tagto_state 9 21 107000c 1 0 79 0 80 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffff 0 0 0 0
1 A 10 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 STATE_A 11 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 B 12 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 STATE_B 13 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 C 14 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 STATE_C 15 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 17 24 9 1 18 0 17
4 18 30 22 6 17 0 17
4 20 78 9 1 23 0 20
4 23 78 24 6 20 20 20
4 24 90 8 1 0 0 24
3 1 main.$u0 "main.$u0" 0 case4.1.v 0 76 1
2 25 1 31 e0028 0 1000 0 0 3 1 display_tagto_current_state
2 26 1 31 4000a 0 1400 0 0 3 1 next_st
2 27 37 31 40028 0 2 25 26
2 28 32 38 1f001f 0 1010 0 0 32 1 A
2 29 23 38 30020 0 1010 0 28 1 18 0 1 0 0 0 0 display_tagto_current_state
2 30 0 33 8000b 0 21012 0 0 1 16 1 0
2 31 2d 38 0 0 1022 29 30 1 18 0 1 0 0 0 0
2 32 32 52 1f001f 0 1010 0 0 32 1 B
2 33 23 52 30020 0 1010 0 32 1 18 0 1 0 0 0 0 display_tagto_current_state
2 34 2d 52 0 0 1022 33 30 1 18 0 1 0 0 0 0
2 35 32 65 1f001f 0 1010 0 0 32 1 C
2 36 23 65 30020 0 1010 0 35 1 18 0 1 0 0 0 0 display_tagto_current_state
2 37 2d 65 0 0 1022 36 30 1 18 0 1 0 0 0 0
2 38 3d 65 230027 0 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 39 3d 52 230027 0 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 40 3d 38 230027 0 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 27 31 4 11 31 31 27
4 31 38 0 0 40 34 27
4 40 38 35 0 0 0 27
4 34 52 0 0 39 37 27
4 39 52 35 0 0 0 27
4 37 65 0 0 38 0 27
4 38 65 35 0 0 0 27
3 1 main.$u0.$u1 "main.$u0.$u1" 0 case4.1.v 0 46 1
2 41 0 41 22002a 0 81010 0 0 56 16 54455f41 0 535441 0
2 42 1 41 6001e 0 1400 0 0 80 1 ascii_display_tagto_state
2 43 37 41 6002a 0 22 41 42
2 44 1 44 b0023 0 1000 0 0 8 1 pcix_pio_timeout_recorder
2 45 1e 44 a000a 0 1000 44 0 1 18 0 1 0 0 0 0
2 46 39 44 60024 0 2 45 0
2 47 32 45 130019 0 1010 0 0 32 1 STATE_B
2 48 1 45 9000f 0 1400 0 0 3 1 next_st
2 49 37 45 90019 0 22 47 48
4 43 41 6 11 46 46 43
4 46 44 6 0 49 0 43
4 49 45 9 0 0 0 43
3 1 main.$u0.$u2 "main.$u0.$u2" 0 case4.1.v 0 59 1
2 50 0 55 22002a 0 81010 0 0 56 16 54455f42 0 535441 0
2 51 1 55 6001e 0 1400 0 0 80 1 ascii_display_tagto_state
2 52 37 55 6002a 0 22 50 51
2 53 32 58 100016 0 1010 0 0 32 1 STATE_C
2 54 1 58 6000c 0 1400 0 0 3 1 next_st
2 55 37 58 60016 0 22 53 54
4 52 55 6 11 55 55 52
4 55 58 6 0 0 0 52
3 1 main.$u0.$u3 "main.$u0.$u3" 0 case4.1.v 0 74 1
2 56 0 68 22002a 0 81010 0 0 56 16 54455f43 0 535441 0
2 57 1 68 6001e 0 1400 0 0 80 1 ascii_display_tagto_state
2 58 37 68 6002a 0 22 56 57
2 59 1 72 33003d 0 1000 0 0 3 1 tag_timeout
2 60 1 72 21002e 0 1000 0 0 3 1 split_resp_tag
2 61 11 72 21003d 0 201000 59 60 1 18 0 1 0 0 0 0
2 62 1 72 b001b 0 1000 0 0 1 1 split_resp_active
2 63 18 72 b003e 0 201000 61 62 1 18 0 1 0 0 0 0
2 64 1 71 a0015 0 1000 0 0 1 1 clr_tag_toed
2 65 17 71 a003f 0 1000 63 64 1 18 0 1 0 0 0 0
2 66 39 71 60040 0 2 65 0
2 67 32 73 130019 0 1010 0 0 32 1 STATE_A
2 68 1 73 9000f 0 1400 0 0 3 1 next_st
2 69 37 73 90019 0 22 67 68
4 58 68 6 11 66 66 58
4 66 71 6 0 69 0 58
4 69 73 9 0 0 0 58
3 1 main.$u4 "main.$u4" 0 case4.1.v 0 88 1
3 1 main.$u5 "main.$u5" 0 case4.1.v 0 93 1
2 70 0 91 9000c 1 21004 0 0 1 16 0 0
2 71 1 91 10005 0 1410 0 0 1 1 clock
2 72 37 91 1000c 1 16 70 71
2 73 68 92 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 74 0 92 b000b 1 1008 0 0 32 48 1 0
2 75 2c 92 9000c 67 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 1 92 17001b 33 101c 0 0 1 1 clock
2 77 1b 92 160016 33 102c 76 0 1 18 0 1 1 1 0 0
2 78 1 92 e0012 0 1410 0 0 1 1 clock
2 79 37 92 e001b 33 3e 77 78
4 72 91 1 11 73 73 72
4 73 92 1 0 0 75 72
4 75 92 9 0 79 0 72
4 79 92 14 6 75 75 72
