// generated by newgenasym  Mon Nov 10 16:22:46 2014


module r_s (a0, b0);
    inout a0;
    inout b0;


    initial
        begin
        end

endmodule
