

================================================================
== Vitis HLS Report for 'fir_Pipeline_Time_delay_loop'
================================================================
* Date:           Sun Apr  2 14:48:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q4
* Solution:       fission (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Time_delay_loop  |      128|      128|         2|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 127, i8 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir128_Q4/fir.cpp:27]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir128_Q4/fir.cpp:27]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub" [fir128_Q4/fir.cpp:27]   --->   Operation 12 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.91ns)   --->   "%add_ln27 = add i8 %i_1, i8 255" [fir128_Q4/fir.cpp:27]   --->   Operation 13 'add' 'add_ln27' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %add_ln27" [fir128_Q4/fir.cpp:29]   --->   Operation 14 'zext' 'zext_ln29' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln29" [fir128_Q4/fir.cpp:29]   --->   Operation 15 'getelementptr' 'shift_reg_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir128_Q4/fir.cpp:29]   --->   Operation 16 'load' 'shift_reg_V_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln27 = store i8 %add_ln27, i8 %i" [fir128_Q4/fir.cpp:27]   --->   Operation 17 'store' 'store_ln27' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i_1" [fir128_Q4/fir.cpp:27]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fir128_Q4/fir.cpp:25]   --->   Operation 19 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir128_Q4/fir.cpp:29]   --->   Operation 20 'load' 'shift_reg_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_V_addr_1 = getelementptr i8 %shift_reg_V, i64 0, i64 %i_cast" [fir128_Q4/fir.cpp:29]   --->   Operation 21 'getelementptr' 'shift_reg_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln29 = store i8 %shift_reg_V_load, i7 %shift_reg_V_addr_1" [fir128_Q4/fir.cpp:29]   --->   Operation 22 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [fir128_Q4/fir.cpp:27]   --->   Operation 23 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', fir128_Q4/fir.cpp:27) on local variable 'i' [6]  (0 ns)
	'add' operation ('add_ln27', fir128_Q4/fir.cpp:27) [14]  (1.92 ns)
	'getelementptr' operation ('shift_reg_V_addr', fir128_Q4/fir.cpp:29) [16]  (0 ns)
	'load' operation ('shift_reg_V_load', fir128_Q4/fir.cpp:29) on array 'shift_reg_V' [17]  (3.25 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('shift_reg_V_load', fir128_Q4/fir.cpp:29) on array 'shift_reg_V' [17]  (3.25 ns)
	'store' operation ('store_ln29', fir128_Q4/fir.cpp:29) of variable 'shift_reg_V_load', fir128_Q4/fir.cpp:29 on array 'shift_reg_V' [19]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
