Timing Analyzer report for ozy_eval
Thu Sep 07 17:59:59 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                             ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.732 ns                                       ; FLAGB                                                                                                                            ; FD[13]~reg0                                          ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.309 ns                                      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2                                                ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.793 ns                                      ; FLAGB                                                                                                                            ; GPIO6                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.007 ns                                      ; DA[3]                                                                                                                            ; ADC[3]                                               ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 147.17 MHz ( period = 6.795 ns )               ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[13]~reg0                                          ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 164.77 MHz ( period = 6.069 ns )               ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[23] ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 180.28 MHz ( period = 5.547 ns )               ; SPI_REGS:spi_regs|BitCounter[24]                                                                                                 ; SPI_REGS:spi_regs|saddr[5]                           ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                         ; RegisterX:freqsetreg|OUT[16]                         ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                  ;                                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.153 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 156.99 MHz ( period = 6.370 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 164.47 MHz ( period = 6.080 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 164.47 MHz ( period = 6.080 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.853 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.853 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.768 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 164.77 MHz ( period = 6.069 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.876 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.793 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.764 ns                ;
; N/A                                     ; 167.73 MHz ( period = 5.962 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 168.12 MHz ( period = 5.948 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.41 MHz ( period = 5.938 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.720 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.337 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 170.62 MHz ( period = 5.861 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.610 ns                ;
; N/A                                     ; 171.06 MHz ( period = 5.846 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 171.23 MHz ( period = 5.840 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.264 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 171.73 MHz ( period = 5.823 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 173.34 MHz ( period = 5.769 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.61 MHz ( period = 5.760 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 173.85 MHz ( period = 5.752 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 174.55 MHz ( period = 5.729 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[8]                                                                              ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 174.64 MHz ( period = 5.726 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 174.67 MHz ( period = 5.725 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.486 ns                ;
; N/A                                     ; 174.73 MHz ( period = 5.723 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[10]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.045 ns                ;
; N/A                                     ; 174.76 MHz ( period = 5.722 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.139 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.450 ns                ;
; N/A                                     ; 175.87 MHz ( period = 5.686 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.447 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.310 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[4]                                                                              ; cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.305 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 176.43 MHz ( period = 5.668 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.429 ns                ;
; N/A                                     ; 176.83 MHz ( period = 5.655 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 176.90 MHz ( period = 5.653 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.414 ns                ;
; N/A                                     ; 177.02 MHz ( period = 5.649 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[8]                                                                              ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.971 ns                ;
; N/A                                     ; 177.12 MHz ( period = 5.646 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 177.15 MHz ( period = 5.645 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 177.21 MHz ( period = 5.643 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[10]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 177.30 MHz ( period = 5.640 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 177.59 MHz ( period = 5.631 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 177.62 MHz ( period = 5.630 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.936 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.531 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.993 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[4]                                                                              ; cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.349 ns                ;
; N/A                                     ; 179.05 MHz ( period = 5.585 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.492 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.344 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; 179.69 MHz ( period = 5.565 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 179.73 MHz ( period = 5.564 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.325 ns                ;
; N/A                                     ; 179.79 MHz ( period = 5.562 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.078 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 180.21 MHz ( period = 5.549 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.761 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.751 ns                ;
; N/A                                     ; 180.73 MHz ( period = 5.533 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.503 ns                ;
; N/A                                     ; 180.86 MHz ( period = 5.529 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.290 ns                ;
; N/A                                     ; 180.86 MHz ( period = 5.529 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 180.96 MHz ( period = 5.526 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.62 MHz ( period = 5.506 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[15]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.136 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.264 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 182.05 MHz ( period = 5.493 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.254 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 182.28 MHz ( period = 5.486 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 182.32 MHz ( period = 5.485 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.246 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.245 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.998 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; reset_count[0]                                                                                                                   ; reset_count[10]                                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[8]                                                                              ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[15]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.797 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[12]                                                                             ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[10]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[15]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.791 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 183.12 MHz ( period = 5.461 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[26]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.591 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 183.42 MHz ( period = 5.452 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 183.52 MHz ( period = 5.449 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.210 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[26]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.581 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.540 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                              ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage5|Qout[14]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 184.40 MHz ( period = 5.423 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage3|Qout[4]                                                                              ; cordic:rx_cordic|cordic_stage:cordic_stage4|Iout[15]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage4|PHout[1]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[12]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.738 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.167 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2     ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 0.964 ns                ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.51 MHz ( period = 5.249 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 190.55 MHz ( period = 5.248 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.104 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.732 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.135 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.135 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.203 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 6.193 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 5.101 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 4.871 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 4.508 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 4.053 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 3.844 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.777 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.767 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.752 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.569 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.562 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.501 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.491 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.458 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.449 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.421 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.330 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.309 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.295 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.289 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.255 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.309 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.226 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.166 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 12.048 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 12.044 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 12.043 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.035 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 12.025 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.010 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.970 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.968 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.900 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.898 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.864 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.862 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.842 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.806 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.796 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.795 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.769 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.769 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.741 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.735 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.705 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.652 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.641 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.600 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.547 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.516 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.470 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.422 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.386 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.360 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.334 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.289 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.250 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.186 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.180 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.143 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.143 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.104 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.078 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.077 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.045 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.009 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.005 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.966 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.945 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.932 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.918 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.906 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.902 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.883 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.879 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.862 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.839 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.838 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.827 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.812 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.749 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.735 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.730 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.710 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.669 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.638 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.612 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.581 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.579 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.544 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.468 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.392 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.367 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.362 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.348 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.229 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.102 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.052 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.977 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.829 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.505 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.772 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 8.505 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 8.502 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 8.017 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 8.017 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 7.996 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 7.982 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 7.982 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 7.949 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 7.939 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
; N/A   ; None         ; 7.786 ns   ; SPI_REGS:spi_regs|sdata[31]                                                                                                      ; SO     ; SCK        ;
; N/A   ; None         ; 7.724 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 7.715 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 7.573 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 7.563 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 7.557 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 7.541 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 7.449 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 7.246 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.793 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.942 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.862 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -3.007 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.041 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.047 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.061 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.082 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.173 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.201 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.210 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.243 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.253 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.314 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.321 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.504 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.519 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.529 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.596 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.805 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -4.260 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -4.623 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -4.853 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -5.945 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -5.955 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -6.887 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.887 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.484 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Sep 07 17:59:55 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 147.17 MHz between source register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]" and destination register "FD[0]~reg0" (period= 6.795 ns)
    Info: + Longest register to register delay is 6.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]'
        Info: 2: + IC(1.239 ns) + CELL(0.541 ns) = 1.780 ns; Loc. = LCCOMB_X20_Y8_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73'
        Info: 3: + IC(0.890 ns) + CELL(0.178 ns) = 2.848 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 4: + IC(0.886 ns) + CELL(0.178 ns) = 3.912 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 2; COMB Node = 'FD[5]~567'
        Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 4.388 ns; Loc. = LCCOMB_X20_Y10_N12; Fanout = 16; COMB Node = 'FD[5]~568'
        Info: 6: + IC(1.404 ns) + CELL(0.758 ns) = 6.550 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 1.833 ns ( 27.98 % )
        Info: Total interconnect delay = 4.717 ns ( 72.02 % )
    Info: - Smallest clock skew is -0.006 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.558 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.770 ns) + CELL(0.602 ns) = 2.558 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD[0]~reg0'
            Info: Total cell delay = 1.658 ns ( 64.82 % )
            Info: Total interconnect delay = 0.900 ns ( 35.18 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.564 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.776 ns) + CELL(0.602 ns) = 2.564 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]'
            Info: Total cell delay = 1.658 ns ( 64.66 % )
            Info: Total interconnect delay = 0.906 ns ( 35.34 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "ENC_CLK" has Internal fmax of 164.77 MHz between source register "phase_accumulator:rx_phase_accumulator|phase_out[3]" and destination register "phase_accumulator:rx_phase_accumulator|phase_out[23]" (period= 6.069 ns)
    Info: + Longest register to register delay is 5.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[3]'
        Info: 2: + IC(1.445 ns) + CELL(0.495 ns) = 1.940 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~475'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.020 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~477'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.100 ns; Loc. = LCCOMB_X12_Y8_N10; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~479'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.180 ns; Loc. = LCCOMB_X12_Y8_N12; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~481'
        Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 2.354 ns; Loc. = LCCOMB_X12_Y8_N14; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~483'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.434 ns; Loc. = LCCOMB_X12_Y8_N16; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~485'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.514 ns; Loc. = LCCOMB_X12_Y8_N18; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~487'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.594 ns; Loc. = LCCOMB_X12_Y8_N20; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~489'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.674 ns; Loc. = LCCOMB_X12_Y8_N22; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~491'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.754 ns; Loc. = LCCOMB_X12_Y8_N24; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~493'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.834 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~495'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.914 ns; Loc. = LCCOMB_X12_Y8_N28; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~497'
        Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 3.075 ns; Loc. = LCCOMB_X12_Y8_N30; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~499'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.155 ns; Loc. = LCCOMB_X12_Y7_N0; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~501'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.235 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~503'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.315 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~505'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.395 ns; Loc. = LCCOMB_X12_Y7_N6; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~507'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.475 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~509'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.555 ns; Loc. = LCCOMB_X12_Y7_N10; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~511'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.635 ns; Loc. = LCCOMB_X12_Y7_N12; Fanout = 2; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~513'
        Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 4.093 ns; Loc. = LCCOMB_X12_Y7_N14; Fanout = 1; COMB Node = 'phase_accumulator:rx_phase_accumulator|Add0~514'
        Info: 23: + IC(1.509 ns) + CELL(0.178 ns) = 5.780 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 1; COMB Node = 'phase_accumulator:rx_phase_accumulator|phase_out~359'
        Info: 24: + IC(0.000 ns) + CELL(0.096 ns) = 5.876 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 3; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[23]'
        Info: Total cell delay = 2.922 ns ( 49.73 % )
        Info: Total interconnect delay = 2.954 ns ( 50.27 % )
    Info: - Smallest clock skew is 0.046 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 3.312 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.776 ns) + CELL(0.602 ns) = 3.312 ns; Loc. = LCFF_X17_Y9_N29; Fanout = 3; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[23]'
            Info: Total cell delay = 1.536 ns ( 46.38 % )
            Info: Total interconnect delay = 1.776 ns ( 53.62 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 3.266 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.730 ns) + CELL(0.602 ns) = 3.266 ns; Loc. = LCFF_X22_Y8_N3; Fanout = 2; REG Node = 'phase_accumulator:rx_phase_accumulator|phase_out[3]'
            Info: Total cell delay = 1.536 ns ( 47.03 % )
            Info: Total interconnect delay = 1.730 ns ( 52.97 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "FX2_CLK" Internal fmax is restricted to 380.08 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:freqsetreg|OUT[30]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.120 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: 2: + IC(0.357 ns) + CELL(0.177 ns) = 0.534 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 32; COMB Node = 'RegisterX:freqsetreg|always0~0'
            Info: 3: + IC(0.828 ns) + CELL(0.758 ns) = 2.120 ns; Loc. = LCFF_X12_Y7_N29; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[30]'
            Info: Total cell delay = 0.935 ns ( 44.10 % )
            Info: Total interconnect delay = 1.185 ns ( 55.90 % )
        Info: - Smallest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.547 ns
                Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.747 ns) + CELL(0.602 ns) = 2.547 ns; Loc. = LCFF_X12_Y7_N29; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[30]'
                Info: Total cell delay = 1.668 ns ( 65.49 % )
                Info: Total interconnect delay = 0.879 ns ( 34.51 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.544 ns
                Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.744 ns) + CELL(0.602 ns) = 2.544 ns; Loc. = LCFF_X9_Y7_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.668 ns ( 65.57 % )
                Info: Total interconnect delay = 0.876 ns ( 34.43 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 180.28 MHz between source register "SPI_REGS:spi_regs|BitCounter[24]" and destination register "SPI_REGS:spi_regs|saddr[6]" (period= 5.547 ns)
    Info: + Longest register to register delay is 5.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[24]'
        Info: 2: + IC(0.903 ns) + CELL(0.322 ns) = 1.225 ns; Loc. = LCCOMB_X9_Y9_N10; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~316'
        Info: 3: + IC(0.331 ns) + CELL(0.512 ns) = 2.068 ns; Loc. = LCCOMB_X9_Y9_N8; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~319'
        Info: 4: + IC(0.297 ns) + CELL(0.322 ns) = 2.687 ns; Loc. = LCCOMB_X9_Y9_N2; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~323'
        Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 3.176 ns; Loc. = LCCOMB_X9_Y9_N6; Fanout = 33; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(0.348 ns) + CELL(0.178 ns) = 3.702 ns; Loc. = LCCOMB_X9_Y9_N16; Fanout = 38; COMB Node = 'SPI_REGS:spi_regs|saddr[5]~8'
        Info: 7: + IC(0.868 ns) + CELL(0.758 ns) = 5.328 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 1; REG Node = 'SPI_REGS:spi_regs|saddr[6]'
        Info: Total cell delay = 2.270 ns ( 42.61 % )
        Info: Total interconnect delay = 3.058 ns ( 57.39 % )
    Info: - Smallest clock skew is 0.020 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 3.123 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.597 ns) + CELL(0.602 ns) = 3.123 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 1; REG Node = 'SPI_REGS:spi_regs|saddr[6]'
            Info: Total cell delay = 1.526 ns ( 48.86 % )
            Info: Total interconnect delay = 1.597 ns ( 51.14 % )
        Info: - Longest clock path from clock "SCK" to source register is 3.103 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.577 ns) + CELL(0.602 ns) = 3.103 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[24]'
            Info: Total cell delay = 1.526 ns ( 49.18 % )
            Info: Total interconnect delay = 1.577 ns ( 50.82 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[0]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 7.732 ns
    Info: + Longest pin to register delay is 10.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
        Info: 2: + IC(6.245 ns) + CELL(0.542 ns) = 7.690 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 2; COMB Node = 'FD[5]~567'
        Info: 3: + IC(0.298 ns) + CELL(0.178 ns) = 8.166 ns; Loc. = LCCOMB_X20_Y10_N12; Fanout = 16; COMB Node = 'FD[5]~568'
        Info: 4: + IC(1.404 ns) + CELL(0.758 ns) = 10.328 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 2.381 ns ( 23.05 % )
        Info: Total interconnect delay = 7.947 ns ( 76.95 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.558 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.770 ns) + CELL(0.602 ns) = 2.558 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 1.658 ns ( 64.82 % )
        Info: Total interconnect delay = 0.900 ns ( 35.18 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO2" through register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]" is 12.309 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.071 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.535 ns) + CELL(0.602 ns) = 3.071 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]'
        Info: Total cell delay = 1.536 ns ( 50.02 % )
        Info: Total interconnect delay = 1.535 ns ( 49.98 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.961 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N25; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]'
        Info: 2: + IC(1.243 ns) + CELL(0.521 ns) = 1.764 ns; Loc. = LCCOMB_X25_Y11_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~62'
        Info: 3: + IC(1.170 ns) + CELL(0.178 ns) = 3.112 ns; Loc. = LCCOMB_X22_Y12_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 4: + IC(2.783 ns) + CELL(3.066 ns) = 8.961 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'
        Info: Total cell delay = 3.765 ns ( 42.02 % )
        Info: Total interconnect delay = 5.196 ns ( 57.98 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.793 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
    Info: 2: + IC(6.854 ns) + CELL(3.036 ns) = 10.793 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 36.50 % )
    Info: Total interconnect delay = 6.854 ns ( 63.50 % )
Info: th for register "ADC[3]" (data pin = "DA[3]", clock pin = "ENC_CLK") is -3.007 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 3.498 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1536; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.962 ns) + CELL(0.602 ns) = 3.498 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'ADC[3]'
        Info: Total cell delay = 1.536 ns ( 43.91 % )
        Info: Total interconnect delay = 1.962 ns ( 56.09 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_175; Fanout = 1; PIN Node = 'DA[3]'
        Info: 2: + IC(5.624 ns) + CELL(0.178 ns) = 6.695 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'ADC[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.791 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'ADC[3]'
        Info: Total cell delay = 1.167 ns ( 17.18 % )
        Info: Total interconnect delay = 5.624 ns ( 82.82 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Thu Sep 07 17:59:58 2006
    Info: Elapsed time: 00:00:05


