
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v
# synth_design -part xc7z020clg484-3 -top f3m_add3 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_add3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 141283 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 253544 ; free virtual = 314741
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v:20]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v:30]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v:30]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v:20]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add3' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 253433 ; free virtual = 314629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 253340 ; free virtual = 314537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 253337 ; free virtual = 314534
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.297 ; gain = 88.656 ; free physical = 253348 ; free virtual = 314546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.039 ; gain = 227.398 ; free physical = 252412 ; free virtual = 313614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.043 ; gain = 227.402 ; free physical = 252360 ; free virtual = 313561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1713.039 ; gain = 239.398 ; free physical = 252176 ; free virtual = 313377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252056 ; free virtual = 313259
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252054 ; free virtual = 313257
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252052 ; free virtual = 313255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252051 ; free virtual = 313254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252047 ; free virtual = 313250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252046 ; free virtual = 313249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |   194|
+------+-----+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |   194|
|2     |  ins2          |f3m_add   |   194|
|3     |    \aa[0].aa   |f3_add    |     2|
|4     |    \aa[10].aa  |f3_add_0  |     2|
|5     |    \aa[11].aa  |f3_add_1  |     2|
|6     |    \aa[12].aa  |f3_add_2  |     2|
|7     |    \aa[13].aa  |f3_add_3  |     2|
|8     |    \aa[14].aa  |f3_add_4  |     2|
|9     |    \aa[15].aa  |f3_add_5  |     2|
|10    |    \aa[16].aa  |f3_add_6  |     2|
|11    |    \aa[17].aa  |f3_add_7  |     2|
|12    |    \aa[18].aa  |f3_add_8  |     2|
|13    |    \aa[19].aa  |f3_add_9  |     2|
|14    |    \aa[1].aa   |f3_add_10 |     2|
|15    |    \aa[20].aa  |f3_add_11 |     2|
|16    |    \aa[21].aa  |f3_add_12 |     2|
|17    |    \aa[22].aa  |f3_add_13 |     2|
|18    |    \aa[23].aa  |f3_add_14 |     2|
|19    |    \aa[24].aa  |f3_add_15 |     2|
|20    |    \aa[25].aa  |f3_add_16 |     2|
|21    |    \aa[26].aa  |f3_add_17 |     2|
|22    |    \aa[27].aa  |f3_add_18 |     2|
|23    |    \aa[28].aa  |f3_add_19 |     2|
|24    |    \aa[29].aa  |f3_add_20 |     2|
|25    |    \aa[2].aa   |f3_add_21 |     2|
|26    |    \aa[30].aa  |f3_add_22 |     2|
|27    |    \aa[31].aa  |f3_add_23 |     2|
|28    |    \aa[32].aa  |f3_add_24 |     2|
|29    |    \aa[33].aa  |f3_add_25 |     2|
|30    |    \aa[34].aa  |f3_add_26 |     2|
|31    |    \aa[35].aa  |f3_add_27 |     2|
|32    |    \aa[36].aa  |f3_add_28 |     2|
|33    |    \aa[37].aa  |f3_add_29 |     2|
|34    |    \aa[38].aa  |f3_add_30 |     2|
|35    |    \aa[39].aa  |f3_add_31 |     2|
|36    |    \aa[3].aa   |f3_add_32 |     2|
|37    |    \aa[40].aa  |f3_add_33 |     2|
|38    |    \aa[41].aa  |f3_add_34 |     2|
|39    |    \aa[42].aa  |f3_add_35 |     2|
|40    |    \aa[43].aa  |f3_add_36 |     2|
|41    |    \aa[44].aa  |f3_add_37 |     2|
|42    |    \aa[45].aa  |f3_add_38 |     2|
|43    |    \aa[46].aa  |f3_add_39 |     2|
|44    |    \aa[47].aa  |f3_add_40 |     2|
|45    |    \aa[48].aa  |f3_add_41 |     2|
|46    |    \aa[49].aa  |f3_add_42 |     2|
|47    |    \aa[4].aa   |f3_add_43 |     2|
|48    |    \aa[50].aa  |f3_add_44 |     2|
|49    |    \aa[51].aa  |f3_add_45 |     2|
|50    |    \aa[52].aa  |f3_add_46 |     2|
|51    |    \aa[53].aa  |f3_add_47 |     2|
|52    |    \aa[54].aa  |f3_add_48 |     2|
|53    |    \aa[55].aa  |f3_add_49 |     2|
|54    |    \aa[56].aa  |f3_add_50 |     2|
|55    |    \aa[57].aa  |f3_add_51 |     2|
|56    |    \aa[58].aa  |f3_add_52 |     2|
|57    |    \aa[59].aa  |f3_add_53 |     2|
|58    |    \aa[5].aa   |f3_add_54 |     2|
|59    |    \aa[60].aa  |f3_add_55 |     2|
|60    |    \aa[61].aa  |f3_add_56 |     2|
|61    |    \aa[62].aa  |f3_add_57 |     2|
|62    |    \aa[63].aa  |f3_add_58 |     2|
|63    |    \aa[64].aa  |f3_add_59 |     2|
|64    |    \aa[65].aa  |f3_add_60 |     2|
|65    |    \aa[66].aa  |f3_add_61 |     2|
|66    |    \aa[67].aa  |f3_add_62 |     2|
|67    |    \aa[68].aa  |f3_add_63 |     2|
|68    |    \aa[69].aa  |f3_add_64 |     2|
|69    |    \aa[6].aa   |f3_add_65 |     2|
|70    |    \aa[70].aa  |f3_add_66 |     2|
|71    |    \aa[71].aa  |f3_add_67 |     2|
|72    |    \aa[72].aa  |f3_add_68 |     2|
|73    |    \aa[73].aa  |f3_add_69 |     2|
|74    |    \aa[74].aa  |f3_add_70 |     2|
|75    |    \aa[75].aa  |f3_add_71 |     2|
|76    |    \aa[76].aa  |f3_add_72 |     2|
|77    |    \aa[77].aa  |f3_add_73 |     2|
|78    |    \aa[78].aa  |f3_add_74 |     2|
|79    |    \aa[79].aa  |f3_add_75 |     2|
|80    |    \aa[7].aa   |f3_add_76 |     2|
|81    |    \aa[80].aa  |f3_add_77 |     2|
|82    |    \aa[81].aa  |f3_add_78 |     2|
|83    |    \aa[82].aa  |f3_add_79 |     2|
|84    |    \aa[83].aa  |f3_add_80 |     2|
|85    |    \aa[84].aa  |f3_add_81 |     2|
|86    |    \aa[85].aa  |f3_add_82 |     2|
|87    |    \aa[86].aa  |f3_add_83 |     2|
|88    |    \aa[87].aa  |f3_add_84 |     2|
|89    |    \aa[88].aa  |f3_add_85 |     2|
|90    |    \aa[89].aa  |f3_add_86 |     2|
|91    |    \aa[8].aa   |f3_add_87 |     2|
|92    |    \aa[90].aa  |f3_add_88 |     2|
|93    |    \aa[91].aa  |f3_add_89 |     2|
|94    |    \aa[92].aa  |f3_add_90 |     2|
|95    |    \aa[93].aa  |f3_add_91 |     2|
|96    |    \aa[94].aa  |f3_add_92 |     2|
|97    |    \aa[95].aa  |f3_add_93 |     2|
|98    |    \aa[96].aa  |f3_add_94 |     2|
|99    |    \aa[9].aa   |f3_add_95 |     2|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252046 ; free virtual = 313249
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.043 ; gain = 239.402 ; free physical = 252043 ; free virtual = 313246
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.047 ; gain = 239.402 ; free physical = 252053 ; free virtual = 313256
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.184 ; gain = 0.000 ; free physical = 252013 ; free virtual = 313215
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1793.184 ; gain = 319.641 ; free physical = 252067 ; free virtual = 313269
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.867 ; gain = 618.684 ; free physical = 250900 ; free virtual = 312103
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.867 ; gain = 0.000 ; free physical = 250900 ; free virtual = 312103
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.875 ; gain = 0.000 ; free physical = 250870 ; free virtual = 312073
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2536.141 ; gain = 0.004 ; free physical = 250808 ; free virtual = 312011

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250808 ; free virtual = 312012

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250768 ; free virtual = 311971
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250766 ; free virtual = 311969
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250764 ; free virtual = 311967
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250763 ; free virtual = 311966
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250747 ; free virtual = 311950
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250745 ; free virtual = 311948
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250744 ; free virtual = 311947
Ending Logic Optimization Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250743 ; free virtual = 311946

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250751 ; free virtual = 311954

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250751 ; free virtual = 311954

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250750 ; free virtual = 311953
Ending Netlist Obfuscation Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.141 ; gain = 0.000 ; free physical = 250750 ; free virtual = 311953
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 15d3a2a8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_add3 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.125 ; gain = 0.000 ; free physical = 250744 ; free virtual = 311947
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.125 ; gain = 0.000 ; free physical = 250744 ; free virtual = 311947
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.125 ; gain = 0.000 ; free physical = 250743 ; free virtual = 311946
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.125 ; gain = 0.000 ; free physical = 250743 ; free virtual = 311946
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2568.125 ; gain = 0.000 ; free physical = 250751 ; free virtual = 311954
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250766 ; free virtual = 311969


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_add3 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250764 ; free virtual = 311967
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 15d3a2a8
Power optimization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2688.184 ; gain = 152.043 ; free physical = 250769 ; free virtual = 311972
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27607712 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250795 ; free virtual = 311998
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250794 ; free virtual = 311998
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250795 ; free virtual = 311998
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250795 ; free virtual = 311998
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250794 ; free virtual = 311998

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250794 ; free virtual = 311998
Ending Netlist Obfuscation Task | Checksum: 15d3a2a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 250794 ; free virtual = 311998
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251860 ; free virtual = 313061
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251865 ; free virtual = 313066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251859 ; free virtual = 313060

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251847 ; free virtual = 313048

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b690aa7d

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251849 ; free virtual = 313050

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b690aa7d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251845 ; free virtual = 313045
Phase 1 Placer Initialization | Checksum: b690aa7d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251852 ; free virtual = 313053

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b690aa7d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251851 ; free virtual = 313052
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 3b75ea69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251815 ; free virtual = 313015

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 3b75ea69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251819 ; free virtual = 313020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 0d8112c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251813 ; free virtual = 313014

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 240be4e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251813 ; free virtual = 313013

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 240be4e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251822 ; free virtual = 313022

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251854 ; free virtual = 313055

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251859 ; free virtual = 313059

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251853 ; free virtual = 313054
Phase 3 Detail Placement | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251848 ; free virtual = 313049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251846 ; free virtual = 313047

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251836 ; free virtual = 313037

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251833 ; free virtual = 313033

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251829 ; free virtual = 313030
Phase 4.4 Final Placement Cleanup | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251829 ; free virtual = 313030
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10cb7ee3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251837 ; free virtual = 313037
Ending Placer Task | Checksum: 27b4f309

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251843 ; free virtual = 313044
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251792 ; free virtual = 312992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251784 ; free virtual = 312985
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 251797 ; free virtual = 312999
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 27b4f309 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12a69875d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253732 ; free virtual = 314940
Post Restoration Checksum: NetGraph: 405c6281 NumContArr: ea0d24dc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12a69875d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253722 ; free virtual = 314930

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12a69875d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253684 ; free virtual = 314891

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12a69875d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253683 ; free virtual = 314891

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 12a69875d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253661 ; free virtual = 314868
Phase 2.4 Timing Verification | Checksum: 12a69875d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253660 ; free virtual = 314868
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 12a69875d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253683 ; free virtual = 314890

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 12a69875d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253689 ; free virtual = 314896

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 12a69875d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253692 ; free virtual = 314899
Phase 2 Router Initialization | Checksum: 12a69875d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253694 ; free virtual = 314901

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 12a69875d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253714 ; free virtual = 314921
Phase 3 Post Router Timing | Checksum: 12a69875d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253712 ; free virtual = 314920
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253741 ; free virtual = 314948

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253740 ; free virtual = 314948
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253737 ; free virtual = 314944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253725 ; free virtual = 314933
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.184 ; gain = 0.000 ; free physical = 253721 ; free virtual = 314930
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.309 ; gain = 40.023 ; free physical = 252491 ; free virtual = 313703
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:51:27 2022...
