// coreBuilder: This is an automated C file. DO NOT EDIT.

// ------------------------------------------------------------------------------
// 
// Copyright 2024 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
//            Inclusivity and Diversity" (Refer to article 000036315 at
//                        https://solvnetplus.synopsys.com)
// 
// Component Name   : DWC_ddrctl_lpddr54
// Component Version: 1.60a-lca00
// Release Type     : LCA
// Build ID         : 0.0.0.0.TreMctl_302.DwsDdrChip_8.26.6.DwsDdrctlTop_5.12.7
// ------------------------------------------------------------------------------


#include "dwc_ddrctl_cinit.h"

/**
 * @brief Function to set registers default values after reset.
 */
void dwc_ddrctl_cinit_set_REGB_default(void)
{
	SNPS_TRACE("Entering");

#ifdef DDRCTL_DDR
#ifndef MEMC_DDR5_ONLY
	REGB_DDRC_CH0.mstr0.ddr4 = 0x0;
#endif /* MEMC_DDR5_ONLY */
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.mstr0.lpddr4 = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.mstr0.ddr5 = 0x0;
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.mstr0.lpddr5 = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.mstr0.bank_config = 0x1;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.mstr0.bg_config = 0x2;
#endif /* MEMC_DDR5 */

#ifndef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.mstr0.burst_mode = 0x0;
#endif /* UMCTL2_INCL_ARB */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.mstr0.burstchop = 0x0;
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_DDR
#ifndef MEMC_DDR5_ONLY
#ifndef MEMC_CMD_RTN2IDLE
	REGB_DDRC_CH0.mstr0.en_2t_timing_mode = 0x0;
#endif /* MEMC_CMD_RTN2IDLE */
#endif /* MEMC_DDR5_ONLY */
#endif /* DDRCTL_DDR */

#ifdef MEMC_LPDDR5X
	REGB_DDRC_CH0.mstr0.lpddr5x = 0x0;
#endif /* MEMC_LPDDR5X */
	REGB_DDRC_CH0.mstr0.data_bus_width = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.mstr0.dll_off_mode = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH0.mstr0.burst_rdwr = 0x4;

#ifdef UMCTL2_CID_EN
	REGB_DDRC_CH0.mstr0.active_logical_ranks = 0x0;
#endif /* UMCTL2_CID_EN */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.mstr0.active_ranks = (MEMC_NUM_RANKS == 4) ? 0xF : ((MEMC_NUM_RANKS == 2) ? 0x3 : 0x1);
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.mstr0.device_config = 0x0;
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_TWO_DEV_CFG_OR_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_DDRC_CH0.mstr1.rank_tmgreg_sel = 0x0;
#endif /* UMCTL2_DDR4_MRAM_EN */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.mstr1.bank_config_2 = 0x1;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.mstr1.bg_config_2 = 0x2;
#endif /* MEMC_DDR5 */

#ifdef UMCTL2_HET_RANK_RFC
	REGB_DDRC_CH0.mstr1.rfc_tmgreg_sel = 0x0;
#endif /* UMCTL2_HET_RANK_RFC */

#ifdef UMCTL2_HET_RANK
#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_DDRC_CH0.mstr1.alt_addrmap_en = 0x0;
#endif /* UMCTL2_DDR4_MRAM_EN */
#endif /* UMCTL2_HET_RANK */

#ifdef UMCTL2_CID_EN
	REGB_DDRC_CH0.mstr1.active_logical_ranks_2 = 0x0;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.mstr1.device_config_2 = 0x0;
#endif /* DDRCTL_DDR */
#endif //DDRCTL_TWO_DEV_CFG_OR_DDR4_MRAM_EN

#ifdef UMCTL2_FREQUENCY_NUM_GT_1
	REGB_DDRC_CH0.mstr2.target_frequency = 0x0;
#endif //UMCTL2_FREQUENCY_NUM_GT_1

#ifdef DDRCTL_TWO_DEV_CFG__OR__DDR4_NO_CMD_RTN2IDLE

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_DDRC_CH0.mstr3.geardown_mode = 0x0;
#endif /* MEMC_CMD_RTN2IDLE */
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_DDRC_CH0.mstr3.rank_tmgset_sel = 0x0;
#endif /* DDRCTL_TWO_TIMING_SETS_EN */

#ifdef DDRCTL_TWO_DEV_CFG_EN
	REGB_DDRC_CH0.mstr3.rank_dev_cfg_sel = 0x0;
#endif /* DDRCTL_TWO_DEV_CFG_EN */
#endif //DDRCTL_TWO_DEV_CFG__OR__DDR4_NO_CMD_RTN2IDLE

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.mstr4.wck_on = 0x0;
	REGB_DDRC_CH0.mstr4.wck_suspend_en = 0x0;
	REGB_DDRC_CH0.mstr4.ws_off_en = 0x1;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.mrctrl0.mr_type = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.mrctrl0.mpr_en = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.mrctrl0.pda_en = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH0.mrctrl0.sw_init_int = 0x0;
	REGB_DDRC_CH0.mrctrl0.mr_rank = (MEMC_NUM_RANKS == 4) ? 0xF : ((MEMC_NUM_RANKS == 2) ? 0x3 : 0x1);
	REGB_DDRC_CH0.mrctrl0.mr_addr = 0x0;

#ifdef DDRCTL_DDR4
#ifdef UMCTL2_CID_EN
	REGB_DDRC_CH0.mrctrl0.mr_cid = 0x0;
#endif /* UMCTL2_CID_EN */
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.mrctrl0.mrr_done_clr = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR_RFM
	REGB_DDRC_CH0.mrctrl0.dis_mrrw_trfc = 0x0;
#endif /* DDRCTL_LPDDR_RFM */

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_DDRC_CH0.mrctrl0.ppr_en = 0x0;
#endif /* DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR */

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_DDRC_CH0.mrctrl0.ppr_pgmpst_en = 0x0;
#endif /* DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.mrctrl0.pba_mode = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH0.mrctrl0.mr_wr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.mrctrl1.mr_data = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.mrctrl2.mr_device_sel = 0x0;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.deratectl0.derate_enable = 0x0;
	REGB_DDRC_CH0.deratectl0.lpddr4_refresh_mode = 0x0;
	REGB_DDRC_CH0.deratectl0.derate_mr4_pause_fc = 0x0;
	REGB_DDRC_CH0.deratectl0.dis_trefi_x6x8 = 0x0;
	REGB_DDRC_CH0.deratectl0.dis_trefi_x0125 = 0x0;
	REGB_DDRC_CH0.deratectl0.use_slow_rm_in_low_temp = 0x1;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
	REGB_DDRC_CH0.deratectl1.active_derate_byte_rank0 = 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.deratectl2.active_derate_byte_rank1 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.deratectl3.active_derate_byte_rank2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.deratectl4.active_derate_byte_rank3 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
	REGB_DDRC_CH0.deratectl5.derate_temp_limit_intr_en = 0x1;
	REGB_DDRC_CH0.deratectl5.derate_temp_limit_intr_clr = 0x0;
	REGB_DDRC_CH0.deratectl5.derate_temp_limit_intr_force = 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
	REGB_DDRC_CH0.deratectl6.derate_mr4_tuf_dis = 0x0;

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.deratectl6.dis_mrr4_tcr_srx = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.deratectl6.derate_temp_limit_intr_normal_en = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.deratectl6.derate_temp_limit_intr_high_en = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.deratectl6.derate_temp_limit_intr_low_en = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.deratectl6.derate_low_temp_limit = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.deratectl6.derate_high_temp_limit = 0x5;
#endif /* MEMC_DDR5 */
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.deratectl7.derate_temp_limit_intr_clr_rank0 = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.deratectl7.derate_temp_limit_intr_clr_rank1 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.deratectl7.derate_temp_limit_intr_clr_rank2 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.deratectl7.derate_temp_limit_intr_clr_rank3 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef DDRCTL_DDR_OR_DDRCTL_LPDDR_AND_MEMC_DRAM_DATA_WIDTH_64
	REGB_DDRC_CH0.deratedbgctl.dbg_mr4_grp_sel = 0x0;
#endif /* DDRCTL_DDR_OR_DDRCTL_LPDDR_AND_MEMC_DRAM_DATA_WIDTH_64 */
	REGB_DDRC_CH0.deratedbgctl.dbg_mr4_rank_sel = 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
	REGB_DDRC_CH0.pwrctl.selfref_en = 0x0;
	REGB_DDRC_CH0.pwrctl.powerdown_en = 0x0;

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pwrctl.actv_pd_en = 0x0;
#endif /* MEMC_DDR5 */
	REGB_DDRC_CH0.pwrctl.en_dfi_dram_clk_disable = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.pwrctl.mpsm_en = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH0.pwrctl.selfref_sw = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.pwrctl.stay_in_selfref = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.pwrctl.dis_cam_drain_selfref = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.pwrctl.lpddr4_sr_allowed = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.pwrctl.dsm_en = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pwrctl.mpsm_pd_en = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pwrctl.mpsm_deep_pd_en = 0x0;
#endif /* MEMC_DDR5 */
	REGB_DDRC_CH0.hwlpctl.hw_lp_en = 0x1;
	REGB_DDRC_CH0.hwlpctl.hw_lp_exit_idle_en = 0x1;

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_DDRC_CH0.hwlpctl.hw_lp_ctrl = 0x0;
#endif /* DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.hwlpctl.hw_lp_accept_wait_window = (DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH_EN  ==  1) ? ((DDRCTL_DDR_DUAL_CHANNEL_EN  ==  0) ? (DDRCTL_DCH_SYNC_DELAY_PIPES  +  2) : 2) : 2;
#endif /* MEMC_DDR5 */

#ifdef UMCTL2_INCL_ARB_OR_CHB
#ifdef MEMC_DDR5
	REGB_DDRC_CH0.hwlpctl2.cactive_in_mask = 0x0;
#endif //MEMC_DDR5
#endif //UMCTL2_INCL_ARB_OR_CHB

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.clkgatectl.bsm_clk_on = 0x3f;
#endif //DDRCTL_LPDDR
	REGB_DDRC_CH0.rfshmod0.refresh_burst = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.rfshmod0.auto_refab_en = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.rfshmod0.per_bank_refresh = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.rfshmod0.per_bank_refresh_opt_en = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.rfshmod0.refresh_burst_2x = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.rfshmod0.mixed_refsb_hi_thr = 0xf;
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.rfshmod0.fixed_crit_refpb_bank_en = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.rfshmod1.same_bank_refresh = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.rfshmod1.tcr_refab_thr = 0x2;
#endif /* MEMC_DDR5 */
	REGB_DDRC_CH0.rfshmod1.fgr_mode = 0x0;
#endif //DDRCTL_DDR
	REGB_DDRC_CH0.rfshctl0.dis_auto_refresh = 0x0;
	REGB_DDRC_CH0.rfshctl0.refresh_update_level = 0x0;

#ifdef DDRCTL_DDR5_3DS_MAX_REF_EN
	REGB_DDRC_CH0.rfshctl0.ref_3ds_burst_limit_en = 0x0;
#endif /* DDRCTL_DDR5_3DS_MAX_REF_EN */

#ifdef DDRCTL_DDR5_3DS_MAX_REF_EN
	REGB_DDRC_CH0.rfshctl0.ref_3ds_burst_limit_thr = 0x33;
#endif /* DDRCTL_DDR5_3DS_MAX_REF_EN */

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_DDRC_CH0.rfshctl0.rank_dis_refresh = 0x0;
#endif /* UMCTL2_DDR4_MRAM_EN */

#ifdef DDRCTL_LPDDR_RFM
	REGB_DDRC_CH0.rfmmod0.rfm_en = 0x0;

#ifdef DDRCTL_LPDDR_RFMSBC
	REGB_DDRC_CH0.rfmmod0.rfmsbc = 0x0;
#endif /* DDRCTL_LPDDR_RFMSBC */
	REGB_DDRC_CH0.rfmmod0.raaimt = 0x1;
	REGB_DDRC_CH0.rfmmod0.raamult = 0x0;
	REGB_DDRC_CH0.rfmmod0.raadec = 0x0;
	REGB_DDRC_CH0.rfmmod0.rfmth_rm_thr = 0xa;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
	REGB_DDRC_CH0.rfmmod1.init_raa_cnt = 0x0;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.rfmctl.dbg_raa_rank = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_DDRC_CH0.rfmctl.dbg_raa_bg_bank = 0x0;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.zqctl0.dis_mpsmx_zqcl = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH0.zqctl0.zq_resistor_shared = 0x0;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.zqctl0.dis_auto_zq = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.zqctl1.zq_reset = 0x0;
#endif //DDRCTL_LPDDR
	REGB_DDRC_CH0.zqctl2.dis_srx_zqcl = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.zqctl2.dis_srx_zqcl_hwffc = 0x0;
#endif /* DDRCTL_LPDDR */
#endif /* UMCTL2_HWFFC_EN */

#ifdef LPDDR45_DQSOSC_EN
	REGB_DDRC_CH0.dqsoscruntime.dqsosc_runtime = 0x40;
	REGB_DDRC_CH0.dqsoscruntime.wck2dqo_runtime = 0x40;
#endif //LPDDR45_DQSOSC_EN

#ifdef LPDDR54_DQOSC_EN_OR_MEMC_DDR5
	REGB_DDRC_CH0.dqsosccfg0.dis_dqsosc_srx = 0x0;
#endif //LPDDR54_DQOSC_EN_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.dqsosctmg0.t_oscs = 0x840;
	REGB_DDRC_CH0.dqsosctmg0.t_trkcalccur = 0x100;
#endif //MEMC_DDR5

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.sched0.dis_opt_wrecc_collision_flush = 0x0;
#endif /* MEMC_INLINE_ECC */
	REGB_DDRC_CH0.sched0.prefer_write = 0x0;
	REGB_DDRC_CH0.sched0.pageclose = 0x1;

#ifdef MEMC_RDWR_SWITCH_POL_SEL
	REGB_DDRC_CH0.sched0.rdwr_switch_policy_sel = 0x1;
#endif /* MEMC_RDWR_SWITCH_POL_SEL */

#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched0.opt_wrcam_fill_level = 0x1;
#endif /* MEMC_ENH_RDWR_SWITCH */

#ifdef MEMC_NTT_UPD_ACT
	REGB_DDRC_CH0.sched0.dis_opt_ntt_by_act = 0x0;
#endif /* MEMC_NTT_UPD_ACT */

#ifdef MEMC_NTT_UPD_PRE
	REGB_DDRC_CH0.sched0.dis_opt_ntt_by_pre = 0x0;
#endif /* MEMC_NTT_UPD_PRE */

#ifdef MEMC_USE_RMW
	REGB_DDRC_CH0.sched0.autopre_rmw = 0x0;
#endif /* MEMC_USE_RMW */

#ifndef MEMC_NO_OF_RD_ENTRY_GT128
	REGB_DDRC_CH0.sched0.lpr_num_entries = MEMC_NO_OF_ENTRY / 2;
#endif /* MEMC_NO_OF_RD_ENTRY_GT128 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.sched0.lpddr4_opt_act_timing = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.sched0.lpddr5_opt_act_timing = 0x1;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched0.w_starve_free_running = 0x0;
#endif /* MEMC_ENH_RDWR_SWITCH */

#ifdef DDRCTL_LLC_4CYCSCH
	REGB_DDRC_CH0.sched0.dis_prefer_col_by_act = 0x0;
#endif /* DDRCTL_LLC_4CYCSCH */

#ifdef MEMC_NTT_UPD_PRE
#ifdef DDRCTL_LLC_4CYCSCH
	REGB_DDRC_CH0.sched0.dis_prefer_col_by_pre = 0x0;
#endif /* DDRCTL_LLC_4CYCSCH */
#endif /* MEMC_NTT_UPD_PRE */

#ifdef DDRCTL_OPT_ACT_LAT
	REGB_DDRC_CH0.sched0.opt_act_lat = 0x0;
#endif /* DDRCTL_OPT_ACT_LAT */

#ifdef DDRCTL_P80001562_91319
	REGB_DDRC_CH0.sched0.en_count_every_wr = 0x1;
#endif /* DDRCTL_P80001562_91319 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.sched0.prefer_read = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched0.dis_speculative_act = 0x0;
#endif /* MEMC_ENH_RDWR_SWITCH */
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef UMCTL2_VPRW_EN
#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched0.opt_vprw_sch = 0x1;
#endif /* MEMC_ENH_RDWR_SWITCH */
#endif /* UMCTL2_VPRW_EN */

#ifdef MEMC_ENH_CAM_PTR

#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched1.delay_switch_write = 0x2;
#endif /* MEMC_ENH_RDWR_SWITCH */

#ifdef UMCTL2_VPW_EN
	REGB_DDRC_CH0.sched1.visible_window_limit_wr = 0x0;
#endif /* UMCTL2_VPW_EN */

#ifdef UMCTL2_VPR_EN
	REGB_DDRC_CH0.sched1.visible_window_limit_rd = 0x0;
#endif /* UMCTL2_VPR_EN */

#ifndef MEMC_NO_OF_WR_ENTRY_GT64
	REGB_DDRC_CH0.sched1.page_hit_limit_wr = 0x0;
#endif /* MEMC_NO_OF_WR_ENTRY_GT64 */
	REGB_DDRC_CH0.sched1.page_hit_limit_rd = 0x0;
	REGB_DDRC_CH0.sched1.opt_hit_gt_hpr = 0x0;
#endif //MEMC_ENH_CAM_PTR

#ifdef UMCTL2_DYN_BSM
	REGB_DDRC_CH0.sched2.dyn_bsm_mode = 0x1;

#ifdef MEMC_ENH_DYN_BSM
	REGB_DDRC_CH0.sched2.max_num_alloc_bsm_clr = 0x0;
#endif /* MEMC_ENH_DYN_BSM */

#ifdef MEMC_ENH_DYN_BSM
	REGB_DDRC_CH0.sched2.max_num_unalloc_entries_clr = 0x0;
#endif /* MEMC_ENH_DYN_BSM */

#ifdef DDRCTL_OPT_DYN_BSM
	REGB_DDRC_CH0.sched2.bank_hit_limit = 0x4;
#endif /* DDRCTL_OPT_DYN_BSM */
	REGB_DDRC_CH0.sched2.dealloc_bsm_thr = (UMCTL2_NUM_BSM * 15 / 16);
	REGB_DDRC_CH0.sched2.dealloc_num_bsm_m1 = UMCTL2_NUM_BSM >> 4;
#endif //UMCTL2_DYN_BSM

#ifdef MEMC_ENH_RDWR_SWITCH

#ifndef MEMC_NO_OF_WR_ENTRY_GT256
	REGB_DDRC_CH0.sched3.wrcam_lowthresh = 0x8;
#endif /* MEMC_NO_OF_WR_ENTRY_GT256 */

#ifndef MEMC_NO_OF_WR_ENTRY_GT256
	REGB_DDRC_CH0.sched3.wrcam_highthresh = 0x2;
#endif /* MEMC_NO_OF_WR_ENTRY_GT256 */

#ifndef MEMC_NO_OF_WR_ENTRY_GT256
	REGB_DDRC_CH0.sched3.wr_pghit_num_thresh = 0x4;
#endif /* MEMC_NO_OF_WR_ENTRY_GT256 */
	REGB_DDRC_CH0.sched3.rd_pghit_num_thresh = 0x4;
#endif //MEMC_ENH_RDWR_SWITCH

#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched4.rd_act_idle_gap = 0x10;
	REGB_DDRC_CH0.sched4.wr_act_idle_gap = 0x8;
	REGB_DDRC_CH0.sched4.rd_page_exp_cycles = 0x40;
	REGB_DDRC_CH0.sched4.wr_page_exp_cycles = 0x8;
#endif //MEMC_ENH_RDWR_SWITCH

#ifdef MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.sched5.wrecc_cam_lowthresh = 0x4;
	REGB_DDRC_CH0.sched5.wrecc_cam_highthresh = 0x2;
	REGB_DDRC_CH0.sched5.dis_opt_loaded_wrecc_cam_fill_level = 0x1;
	REGB_DDRC_CH0.sched5.dis_opt_valid_wrecc_cam_fill_level = 0x0;
#endif //MEMC_INLINE_ECC
#endif //MEMC_ENH_RDWR_SWITCH

#ifdef UMCTL2_HWFFC_EN
	REGB_DDRC_CH0.hwffcctl.hwffc_en = 0x0;

#ifdef MEMC_DDR4
	REGB_DDRC_CH0.hwffcctl.hwffc_odt_en = 0x0;
#endif /* MEMC_DDR4 */

#ifdef MEMC_DDR4
	REGB_DDRC_CH0.hwffcctl.hwffc_vref_en = 0x0;
#endif /* MEMC_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.hwffcctl.init_fsp = 0x1;
#endif /* DDRCTL_LPDDR */
	REGB_DDRC_CH0.hwffcctl.init_vrcg = 0x0;
	REGB_DDRC_CH0.hwffcctl.target_vrcg = 0x0;

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.hwffcctl.cke_power_down_mode = 0x0;
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.hwffcctl.power_saving_ctrl_word = 0x0;
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.hwffcctl.ctrl_word_num = 0x0;
#endif /* DDRCTL_DDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.hwffcctl.skip_mrw_odtvref = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.hwffcctl.skip_zq_stop_start = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.hwffcctl.zq_interval = 0x1;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.hwffcctl.hwffc_mode = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //UMCTL2_HWFFC_EN

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_DDRC_CH0.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_addr = 0x0;
	REGB_DDRC_CH0.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_select = 0x0;
	REGB_DDRC_CH0.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_rw_type = 0x0;
	REGB_DDRC_CH0.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_rw_start = 0x0;
#endif //DDRCTL_HWFFC_EXT_AND_LPDDR5X

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_DDRC_CH0.hwffc_mrwbuf_ctrl1.hwffc_mrwbuf_wdata = 0x0;
#endif //DDRCTL_HWFFC_EXT_AND_LPDDR5X

#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
	REGB_DDRC_CH0.dqmap0.dq_nibble_map_0_3 = 0x0;
	REGB_DDRC_CH0.dqmap0.dq_nibble_map_4_7 = 0x0;

#ifdef MEMC_DRAM_DATA_WIDTH_GT_15
	REGB_DDRC_CH0.dqmap0.dq_nibble_map_8_11 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_15 */

#ifdef MEMC_DRAM_DATA_WIDTH_GT_15
	REGB_DDRC_CH0.dqmap0.dq_nibble_map_12_15 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_15 */
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_23
	REGB_DDRC_CH0.dqmap1.dq_nibble_map_16_19 = 0x0;
	REGB_DDRC_CH0.dqmap1.dq_nibble_map_20_23 = 0x0;

#ifdef MEMC_DRAM_DATA_WIDTH_GT_31
	REGB_DDRC_CH0.dqmap1.dq_nibble_map_24_27 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_31 */

#ifdef MEMC_DRAM_DATA_WIDTH_GT_31
	REGB_DDRC_CH0.dqmap1.dq_nibble_map_28_31 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_31 */
#endif //MEMC_DRAM_DATA_WIDTH_GT_23
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_39
	REGB_DDRC_CH0.dqmap2.dq_nibble_map_32_35 = 0x0;
	REGB_DDRC_CH0.dqmap2.dq_nibble_map_36_39 = 0x0;

#ifdef MEMC_DRAM_DATA_WIDTH_GT_47
	REGB_DDRC_CH0.dqmap2.dq_nibble_map_40_43 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_47 */

#ifdef MEMC_DRAM_DATA_WIDTH_GT_47
	REGB_DDRC_CH0.dqmap2.dq_nibble_map_44_47 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_47 */
#endif //MEMC_DRAM_DATA_WIDTH_GT_39
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_55
	REGB_DDRC_CH0.dqmap3.dq_nibble_map_48_51 = 0x0;
	REGB_DDRC_CH0.dqmap3.dq_nibble_map_52_55 = 0x0;

#ifdef MEMC_DRAM_DATA_WIDTH_GT_63
	REGB_DDRC_CH0.dqmap3.dq_nibble_map_56_59 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_63 */

#ifdef MEMC_DRAM_DATA_WIDTH_GT_63
	REGB_DDRC_CH0.dqmap3.dq_nibble_map_60_63 = 0x0;
#endif /* MEMC_DRAM_DATA_WIDTH_GT_63 */
#endif //MEMC_DRAM_DATA_WIDTH_GT_55
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
	REGB_DDRC_CH0.dqmap4.dq_nibble_map_cb_0_3 = 0x0;
	REGB_DDRC_CH0.dqmap4.dq_nibble_map_cb_4_7 = 0x0;

#ifdef MEMC_DDR4
#ifdef MEMC_ECC_SUPPORT_4
#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH0.dqmap4.dq_nibble_map_cb_8_11 = 0x0;
#endif /* MEMC_SIDEBAND_ECC */
#endif /* MEMC_ECC_SUPPORT_4 */
#endif /* MEMC_DDR4 */

#ifdef MEMC_DDR4
#ifdef MEMC_ECC_SUPPORT_4
#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH0.dqmap4.dq_nibble_map_cb_12_15 = 0x0;
#endif /* MEMC_SIDEBAND_ECC */
#endif /* MEMC_ECC_SUPPORT_4 */
#endif /* MEMC_DDR4 */
#endif //MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
	REGB_DDRC_CH0.dqmap5.dis_dq_rank_swap = 0x0;
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
	REGB_DDRC_CH0.dfilpcfg0.dfi_lp_en_pd = 0x0;
	REGB_DDRC_CH0.dfilpcfg0.dfi_lp_en_sr = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.dfilpcfg0.dfi_lp_en_dsm = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dfilpcfg0.dfi_lp_en_mpsm = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH0.dfilpcfg0.dfi_lp_en_data = 0x0;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dfilpcfg0.dfi_lp_data_req_en = 0x1;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dfilpcfg0.dfi_lp_extra_gap = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.dfilpcfg0.extra_gap_for_dfi_lp_data = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dfiupd0.dfi_phyupd_en = 0x1;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH0.dfiupd0.ctrlupd_pre_srx = 0x0;
	REGB_DDRC_CH0.dfiupd0.dis_auto_ctrlupd_srx = 0x0;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dfiupd0.dis_auto_ctrlupd = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE
	REGB_DDRC_CH0.dfiupd1.dfi_phyupd_type0_wait_idle = 0x0;
	REGB_DDRC_CH0.dfiupd1.dfi_phyupd_type1_wait_idle = 0x0;
	REGB_DDRC_CH0.dfiupd1.dfi_phyupd_type2_wait_idle = 0x0;
	REGB_DDRC_CH0.dfiupd1.dfi_phyupd_type3_wait_idle = 0x0;
#endif //UMCTL2_DFI_PHYUPD_WAIT_IDLE

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dfimisc.dfi_init_complete_en = 0x1;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dfimisc.phy_dbi_mode = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH0.dfimisc.dfi_data_cs_polarity = 0x0;

#ifdef UMCTL2_SHARED_AC
	REGB_DDRC_CH0.dfimisc.share_dfi_dram_clk_disable = 0x0;
#endif /* UMCTL2_SHARED_AC */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dfimisc.dfi_reset_n = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH0.dfimisc.dfi_init_start = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dfimisc.dis_dyn_adr_tri = 0x1;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.dfimisc.lp_optimized_write = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_DDRC_CH0.dfimisc.dfi_frequency = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.dfimisc.dfi_freq_fsp = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.dfimisc.dfi_channel_mode = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dfiphymstr.dfi_phymstr_en = 0x1;
	REGB_DDRC_CH0.dfiphymstr.dfi_phymstr_blk_ref_x32 = 0x80;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DFI_CTRLMSG
	REGB_DDRC_CH0.dfi0msgctl0.dfi0_ctrlmsg_data = 0x0;
	REGB_DDRC_CH0.dfi0msgctl0.dfi0_ctrlmsg_cmd = 0x0;
	REGB_DDRC_CH0.dfi0msgctl0.dfi0_ctrlmsg_tout_clr = 0x0;
	REGB_DDRC_CH0.dfi0msgctl0.dfi0_ctrlmsg_req = 0x0;
#endif //DDRCTL_DFI_CTRLMSG

#ifdef DDRCTL_DFI_SB_WDT
	REGB_DDRC_CH0.dfisbintrptcfg.dfi_sideband_timer_err_intr_en = 0x1;
	REGB_DDRC_CH0.dfisbintrptcfg.dfi_sideband_timer_err_intr_clr = 0x0;
	REGB_DDRC_CH0.dfisbintrptcfg.dfi_sideband_timer_err_intr_force = 0x0;
#endif //DDRCTL_DFI_SB_WDT

#ifdef DDRCTL_DFI_SB_WDT
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tctrlupd_min_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tctrlupd_max_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tinit_start_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tinit_complete_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tlp_ctrl_resp_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tlp_data_resp_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tlp_ctrl_wakeup_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tlp_data_wakeup_poison_err_inj = 0x0;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tctrlupd_min_poison_margin = 0x3;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tinit_start_poison_margin = 0x3;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tlp_ctrl_resp_poison_margin = 0x3;
	REGB_DDRC_CH0.dfisbpoisoncfg.dfi_tlp_data_resp_poison_margin = 0x3;
#endif //DDRCTL_DFI_SB_WDT

#ifdef DDRCTL_DFI_ERROR
	REGB_DDRC_CH0.dfierrintrptcfg.dfi_error_intr_en = 0x1;
	REGB_DDRC_CH0.dfierrintrptcfg.dfi_error_intr_clr = 0x0;
	REGB_DDRC_CH0.dfierrintrptcfg.dfi_error_intr_force = 0x0;
#endif //DDRCTL_DFI_ERROR

#ifdef UMCTL2_INCL_ARB
#ifdef UMCTL2_A_AXI
	REGB_DDRC_CH0.poisoncfg.wr_poison_slverr_en = 0x1;
	REGB_DDRC_CH0.poisoncfg.wr_poison_intr_en = 0x1;
	REGB_DDRC_CH0.poisoncfg.wr_poison_intr_clr = 0x0;
	REGB_DDRC_CH0.poisoncfg.rd_poison_slverr_en = 0x1;
	REGB_DDRC_CH0.poisoncfg.rd_poison_intr_en = 0x1;
	REGB_DDRC_CH0.poisoncfg.rd_poison_intr_clr = 0x0;
#endif //UMCTL2_A_AXI
#endif //UMCTL2_INCL_ARB

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.ecccfg0.ecc_mode = 0x0;

#ifndef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.ecccfg0.test_mode = 0x0;
#endif /* UMCTL2_INCL_ARB */

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.ecccfg0.ecc_type = 0x0;
#endif /* DDRCTL_DDR */

#ifdef MEMC_ECCAP
	REGB_DDRC_CH0.ecccfg0.ecc_ap_en = 0x1;
#endif /* MEMC_ECCAP */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg0.ecc_region_remap_en = 0x0;
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg0.ecc_region_map = 0x7f;
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg0.blk_channel_idle_time_x32 = 0x3f;
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_ECCAP
	REGB_DDRC_CH0.ecccfg0.ecc_ap_err_threshold = MEMC_MAX_INLINE_ECC_PER_BURST / 2 - 1;
#endif /* MEMC_ECCAP */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg0.ecc_region_map_other = 0x0;
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg0.ecc_region_map_granu = 0x0;
#endif /* MEMC_INLINE_ECC */
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.ecccfg1.data_poison_en = 0x0;
	REGB_DDRC_CH0.ecccfg1.data_poison_bit = 0x0;

#ifdef MEMC_ECC_SUPPORT_2_OR_3
	REGB_DDRC_CH0.ecccfg1.poison_chip_en = 0x0;
#endif /* MEMC_ECC_SUPPORT_2_OR_3 */

#ifdef MEMC_INLINE_ECC
#ifdef DDRCTL_ECCAP_ENH
	REGB_DDRC_CH0.ecccfg1.ecc_ap_mode = 0x0;
#endif /* DDRCTL_ECCAP_ENH */
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg1.ecc_region_parity_lock = 0x1;
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg1.ecc_region_waste_lock = 0x1;
#endif /* MEMC_INLINE_ECC */

#ifdef DDRCTL_LPDDR
#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg1.med_ecc_en = 0x0;
#endif /* MEMC_INLINE_ECC */
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg1.blk_channel_active_term = 0x1;
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ecccfg1.active_blk_channel = MEMC_NO_OF_BLK_CHANNEL - 1;
#endif /* MEMC_INLINE_ECC */

#ifdef MEMC_ADV_SIDEBAND_ECC
#ifdef DDRCTL_KBD_SBECC_EN_1
	REGB_DDRC_CH0.ecccfg1.poison_advecc_kbd = 0x0;
#endif /* DDRCTL_KBD_SBECC_EN_1 */
#endif /* MEMC_ADV_SIDEBAND_ECC */

#ifdef DDRCTL_BF_ECC_EN_1
	REGB_DDRC_CH0.ecccfg1.poison_num_dfi_beat = 0x0;
#endif /* DDRCTL_BF_ECC_EN_1 */

#ifdef MEMC_INLINE_ECC
#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.ecccfg1.prop_rd_ecc_err = 0x0;
#endif /* DDRCTL_DDR */
#endif /* MEMC_INLINE_ECC */
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.eccctl.ecc_corrected_err_clr = 0x0;
	REGB_DDRC_CH0.eccctl.ecc_uncorrected_err_clr = 0x0;
	REGB_DDRC_CH0.eccctl.ecc_corr_err_cnt_clr = 0x0;
	REGB_DDRC_CH0.eccctl.ecc_uncorr_err_cnt_clr = 0x0;

#ifdef MEMC_ECCAP
	REGB_DDRC_CH0.eccctl.ecc_ap_err_intr_clr = 0x0;
#endif /* MEMC_ECCAP */
	REGB_DDRC_CH0.eccctl.ecc_corrected_err_intr_en = 0x1;
	REGB_DDRC_CH0.eccctl.ecc_uncorrected_err_intr_en = 0x1;

#ifdef MEMC_ECCAP
	REGB_DDRC_CH0.eccctl.ecc_ap_err_intr_en = 0x1;
#endif /* MEMC_ECCAP */
	REGB_DDRC_CH0.eccctl.ecc_corrected_err_intr_force = 0x0;
	REGB_DDRC_CH0.eccctl.ecc_uncorrected_err_intr_force = 0x0;

#ifdef MEMC_ECCAP
	REGB_DDRC_CH0.eccctl.ecc_ap_err_intr_force = 0x0;
#endif /* MEMC_ECCAP */
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.eccpoisonaddr0.ecc_poison_col = 0x0;

#ifdef UMCTL2_CID_EN
	REGB_DDRC_CH0.eccpoisonaddr0.ecc_poison_cid = 0x0;
#endif /* UMCTL2_CID_EN */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.eccpoisonaddr0.ecc_poison_rank = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.eccpoisonaddr1.ecc_poison_row = 0x0;
	REGB_DDRC_CH0.eccpoisonaddr1.ecc_poison_bank = 0x0;
	REGB_DDRC_CH0.eccpoisonaddr1.ecc_poison_bg = 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_2_OR_3

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.adveccindex.ecc_syndrome_sel = 0x0;
#endif /* MEMC_ECC_SUPPORT_GT_0 */

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.adveccindex.ecc_err_symbol_sel = 0x0;
#endif /* MEMC_ECC_SUPPORT_GT_0 */

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.adveccindex.ecc_poison_beats_sel = 0x0;
#endif /* MEMC_ECC_SUPPORT_GT_0 */
#endif //MEMC_ECC_SUPPORT_2_OR_3

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.eccpoisonpat0.ecc_poison_data_31_0 = 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_DRAM_DATA_WIDTH_64
	REGB_DDRC_CH0.eccpoisonpat1.ecc_poison_data_63_32 = 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH0.eccpoisonpat2.ecc_poison_data_71_64 = 0x0;
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_SIDEBAND_ECC

#ifdef DDRCTL_EXT_SBECC_EN_1
	REGB_DDRC_CH0.ecccfg2.bypass_internal_ecc = 0x0;
#endif /* DDRCTL_EXT_SBECC_EN_1 */

#ifdef DDRCTL_KBD_SBECC_EN_1
#ifdef DDRCTL_BF_ECC_EN_1
	REGB_DDRC_CH0.ecccfg2.kbd_en = 0x1;
#endif /* DDRCTL_BF_ECC_EN_1 */
#endif /* DDRCTL_KBD_SBECC_EN_1 */

#ifdef MEMC_USE_RMW
	REGB_DDRC_CH0.ecccfg2.dis_rmw_ue_propagation = 0x0;
#endif /* MEMC_USE_RMW */

#ifdef DDRCTL_EAPAR_EN_1
	REGB_DDRC_CH0.ecccfg2.eapar_en = 0x0;
#endif /* DDRCTL_EAPAR_EN_1 */
	REGB_DDRC_CH0.ecccfg2.flip_bit_pos0 = 0x0;
	REGB_DDRC_CH0.ecccfg2.flip_bit_pos1 = 0x1;
#endif //MEMC_SIDEBAND_ECC
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
	REGB_DDRC_CH0.ocparcfg0.oc_parity_en = 0x0;
	REGB_DDRC_CH0.ocparcfg0.oc_parity_type = 0x1;

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_wdata_err_intr_en = 0x1;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_wdata_slverr_en = 0x1;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_wdata_err_intr_clr = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_wdata_err_intr_force = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_wdata_axi_check_bypass_en = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_rdata_slverr_en = 0x1;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_rdata_err_intr_en = 0x1;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_rdata_err_intr_clr = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg0.par_rdata_err_intr_force = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */
	REGB_DDRC_CH0.ocparcfg0.par_addr_slverr_en = 0x1;
	REGB_DDRC_CH0.ocparcfg0.par_waddr_err_intr_en = 0x1;
	REGB_DDRC_CH0.ocparcfg0.par_waddr_err_intr_clr = 0x0;
	REGB_DDRC_CH0.ocparcfg0.par_raddr_err_intr_en = 0x1;
	REGB_DDRC_CH0.ocparcfg0.par_raddr_err_intr_clr = 0x0;
	REGB_DDRC_CH0.ocparcfg0.par_waddr_err_intr_force = 0x0;
	REGB_DDRC_CH0.ocparcfg0.par_raddr_err_intr_force = 0x0;
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH0.ocparcfg1.par_poison_en = 0x0;
	REGB_DDRC_CH0.ocparcfg1.par_poison_loc_rd_dfi = 0x0;

#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ocparcfg1.par_poison_loc_rd_iecc_type = 0x0;
#endif /* MEMC_INLINE_ECC */
	REGB_DDRC_CH0.ocparcfg1.par_poison_loc_rd_port = 0x0;
	REGB_DDRC_CH0.ocparcfg1.par_poison_loc_wr_port = 0x0;

#ifndef MEMC_INLINE_ECC
	REGB_DDRC_CH0.ocparcfg1.par_poison_byte_num = 0x0;
#endif /* MEMC_INLINE_ECC */
#endif //UMCTL2_OCPAR_EN_1

#ifdef DDRCTL_OCSAP_EN_1
	REGB_DDRC_CH0.ocsapcfg0.ocsap_par_en = 0x0;
	REGB_DDRC_CH0.ocsapcfg0.ocsap_poison_en = 0x0;
	REGB_DDRC_CH0.ocsapcfg0.wdataram_addr_poison_loc = 0x0;
	REGB_DDRC_CH0.ocsapcfg0.rdataram_addr_poison_loc = 0x0;
	REGB_DDRC_CH0.ocsapcfg0.wdataram_addr_poison_ctl = 0x0;
	REGB_DDRC_CH0.ocsapcfg0.rdataram_addr_poison_ctl = 0x0;
	REGB_DDRC_CH0.ocsapcfg0.rdataram_addr_poison_port = 0x0;
#endif //DDRCTL_OCSAP_EN_1

#ifdef UMCTL2_OCECC_EN_1
	REGB_DDRC_CH0.ocecccfg0.ocecc_en = 0x0;

#ifdef UMCTL2_OCECC_FEC_EN
	REGB_DDRC_CH0.ocecccfg0.ocecc_fec_en = 0x0;
#endif /* UMCTL2_OCECC_FEC_EN */
	REGB_DDRC_CH0.ocecccfg0.ocecc_uncorrected_err_intr_en = 0x1;
	REGB_DDRC_CH0.ocecccfg0.ocecc_wdata_slverr_en = 0x1;
	REGB_DDRC_CH0.ocecccfg0.ocecc_uncorrected_err_intr_clr = 0x0;
	REGB_DDRC_CH0.ocecccfg0.ocecc_uncorrected_err_intr_force = 0x0;

#ifdef UMCTL2_OCECC_FEC_EN
	REGB_DDRC_CH0.ocecccfg0.ocecc_corrected_err_intr_en = 0x1;
#endif /* UMCTL2_OCECC_FEC_EN */
	REGB_DDRC_CH0.ocecccfg0.ocecc_rdata_slverr_en = 0x1;

#ifdef UMCTL2_OCECC_FEC_EN
	REGB_DDRC_CH0.ocecccfg0.ocecc_corrected_err_intr_clr = 0x0;
#endif /* UMCTL2_OCECC_FEC_EN */

#ifdef UMCTL2_OCECC_FEC_EN
	REGB_DDRC_CH0.ocecccfg0.ocecc_corrected_err_intr_force = 0x0;
#endif /* UMCTL2_OCECC_FEC_EN */
#endif //UMCTL2_OCECC_EN_1

#ifdef UMCTL2_OCECC_EN_1
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_en = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_egen_mr_rd_0 = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_egen_mr_rd_0_byte_num = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_egen_xpi_rd_out = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_port_num = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_egen_mr_rd_1 = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_egen_mr_rd_1_byte_num = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_egen_xpi_rd_0 = 0x0;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_ecc_corr_uncorr = 0x2;
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_pgen_rd = 0x0;

#ifdef UMCTL2_OCECC_FEC_EN
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_pgen_mr_wdata = 0x0;
#endif /* UMCTL2_OCECC_FEC_EN */
	REGB_DDRC_CH0.ocecccfg1.ocecc_poison_pgen_mr_ecc = 0x0;
#endif //UMCTL2_OCECC_EN_1

#ifdef UMCTL2_OCCAP_EN_1
	REGB_DDRC_CH0.occapcfg.occap_en = 0x0;

#ifdef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.occapcfg.occap_arb_intr_en = 0x1;
#endif /* UMCTL2_INCL_ARB */

#ifdef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.occapcfg.occap_arb_intr_clr = 0x0;
#endif /* UMCTL2_INCL_ARB */

#ifdef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.occapcfg.occap_arb_intr_force = 0x0;
#endif /* UMCTL2_INCL_ARB */

#ifdef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.occapcfg.occap_arb_cmp_poison_seq = 0x0;
#endif /* UMCTL2_INCL_ARB */

#ifdef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.occapcfg.occap_arb_cmp_poison_parallel = 0x0;
#endif /* UMCTL2_INCL_ARB */

#ifdef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.occapcfg.occap_arb_cmp_poison_err_inj = 0x0;
#endif /* UMCTL2_INCL_ARB */

#ifdef UMCTL2_INCL_ARB
	REGB_DDRC_CH0.occapcfg.occap_arb_raq_poison_en = 0x0;
#endif /* UMCTL2_INCL_ARB */
#endif //UMCTL2_OCCAP_EN_1

#ifdef UMCTL2_OCCAP_EN_1
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_data_intr_en = 0x1;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_data_intr_clr = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_data_intr_force = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_data_poison_seq = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_data_poison_parallel = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_data_poison_err_inj = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_ctrl_intr_en = 0x1;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_ctrl_intr_clr = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_ctrl_intr_force = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_ctrl_poison_seq = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_ctrl_poison_parallel = 0x0;
	REGB_DDRC_CH0.occapcfg1.occap_ddrc_ctrl_poison_err_inj = 0x0;
#endif //UMCTL2_OCCAP_EN_1

#ifdef UMCTL2_OCCAP_EN_1
	REGB_DDRC_CH0.occapcfg2.occap_dfiic_intr_en = 0x1;
	REGB_DDRC_CH0.occapcfg2.occap_dfiic_intr_clr = 0x0;
	REGB_DDRC_CH0.occapcfg2.occap_dfiic_intr_force = 0x0;
#endif //UMCTL2_OCCAP_EN_1

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.crcparctl0.capar_err_intr_en = 0x1;
	REGB_DDRC_CH0.crcparctl0.capar_err_intr_clr = 0x0;
	REGB_DDRC_CH0.crcparctl0.capar_err_intr_force = 0x0;
	REGB_DDRC_CH0.crcparctl0.capar_err_max_reached_intr_en = 0x1;
	REGB_DDRC_CH0.crcparctl0.capar_err_max_reached_intr_clr = 0x0;
	REGB_DDRC_CH0.crcparctl0.capar_err_max_reached_intr_force = 0x0;
	REGB_DDRC_CH0.crcparctl0.capar_err_cnt_clr = 0x0;
	REGB_DDRC_CH0.crcparctl0.wr_crc_err_intr_en = 0x1;
	REGB_DDRC_CH0.crcparctl0.wr_crc_err_intr_clr = 0x0;
	REGB_DDRC_CH0.crcparctl0.wr_crc_err_intr_force = 0x0;
	REGB_DDRC_CH0.crcparctl0.wr_crc_err_max_reached_intr_en = 0x1;
	REGB_DDRC_CH0.crcparctl0.wr_crc_err_max_reached_intr_clr = 0x0;
	REGB_DDRC_CH0.crcparctl0.wr_crc_err_max_reached_intr_force = 0x0;
	REGB_DDRC_CH0.crcparctl0.wr_crc_err_cnt_clr = 0x0;
	REGB_DDRC_CH0.crcparctl0.rd_crc_err_max_reached_int_en = 0x0;
	REGB_DDRC_CH0.crcparctl0.rd_crc_err_max_reached_int_clr = 0x0;
	REGB_DDRC_CH0.crcparctl0.rd_crc_err_cnt_clr = 0x0;

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.crcparctl0.rd_crc_err_max_reached_intr_force = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.crcparctl0.capar_fatl_err_intr_en = 0x1;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.crcparctl0.capar_fatl_err_intr_clr = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.crcparctl0.capar_fatl_err_intr_force = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.crcparctl1.parity_enable = 0x0;

#ifdef DDRCTL_EXT_CRC_EN
	REGB_DDRC_CH0.crcparctl1.bypass_internal_crc = 0x0;
#endif /* DDRCTL_EXT_CRC_EN */
	REGB_DDRC_CH0.crcparctl1.rd_crc_enable = 0x0;
	REGB_DDRC_CH0.crcparctl1.wr_crc_enable = 0x0;
	REGB_DDRC_CH0.crcparctl1.dis_rd_crc_ecc_upr_nibble = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.crcparctl1.crc_inc_dm = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.crcparctl1.caparity_disable_before_sr = 0x1;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH0.crcparctl1.dfi_alert_async_mode = 0x0;
	REGB_DDRC_CH0.crcparctl1.capar_err_max_reached_th = 0x8;
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.crcparctl2.wr_crc_err_max_reached_th = 0x8;
	REGB_DDRC_CH0.crcparctl2.rd_crc_err_max_reached_th = 0xfff;
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
#ifdef DDRCTL_CA_PARITY
	REGB_DDRC_CH0.caparpoisonctl.capar_poison_inject_en = 0x0;
	REGB_DDRC_CH0.caparpoisonctl.capar_poison_cmdtype = 0x0;
	REGB_DDRC_CH0.caparpoisonctl.capar_poison_position = 0x0;
#endif //DDRCTL_CA_PARITY
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.crcpoisonctl0.crc_poison_inject_en = 0x0;
	REGB_DDRC_CH0.crcpoisonctl0.crc_poison_type = 0x0;
	REGB_DDRC_CH0.crcpoisonctl0.crc_poison_nibble = 0x0;
	REGB_DDRC_CH0.crcpoisonctl0.crc_poison_times = 0x0;
#endif //DDRCTL_DDR

#ifdef UMCTL2_REGPAR_EN_1
	REGB_DDRC_CH0.regparcfg.reg_par_en = 0x0;
	REGB_DDRC_CH0.regparcfg.reg_par_err_intr_en = 0x1;
	REGB_DDRC_CH0.regparcfg.reg_par_err_intr_clr = 0x0;
	REGB_DDRC_CH0.regparcfg.reg_par_err_intr_force = 0x0;
	REGB_DDRC_CH0.regparcfg.reg_par_poison_en = 0x0;
#endif //UMCTL2_REGPAR_EN_1

#ifdef DDRCTL_ANY_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.retryctl0.capar_retry_enable = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_RD_UE_RETRY
	REGB_DDRC_CH0.retryctl0.rd_ue_retry_enable = 0x0;
#endif /* DDRCTL_RD_UE_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.rd_crc_retry_enable = 0x0;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.wr_crc_retry_enable = 0x0;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.wr_crc_retry_limiter = 0x4;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.rd_crc_retry_limiter = 0x4;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_RD_UE_RETRY
	REGB_DDRC_CH0.retryctl0.rd_ue_retry_limiter = 0x4;
#endif /* DDRCTL_RD_UE_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.retryctl0.capar_retry_limiter = 0x4;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.wr_crc_retry_limit_intr_en = 0x1;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.wr_crc_retry_limit_intr_clr = 0x0;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.wr_crc_retry_limit_intr_force = 0x0;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.rd_retry_limit_intr_en = 0x1;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.rd_retry_limit_intr_clr = 0x0;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH0.retryctl0.rd_retry_limit_intr_force = 0x0;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.retryctl0.capar_retry_limit_intr_en = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.retryctl0.capar_retry_limit_intr_clr = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.retryctl0.capar_retry_limit_intr_force = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //DDRCTL_ANY_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.retryctl1.make_multi_retry_fatl_err = 0x0;
	REGB_DDRC_CH0.retryctl1.dis_capar_selfref_retry = 0x1;
	REGB_DDRC_CH0.retryctl1.dis_capar_powerdown_retry = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef MEMC_LINK_ECC
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_corr_intr_en = 0x0;
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_corr_intr_clr = 0x0;
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_corr_cnt_clr = 0x0;
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_corr_intr_force = 0x0;
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_uncorr_intr_en = 0x0;
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_uncorr_intr_clr = 0x0;
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_uncorr_cnt_clr = 0x0;
	REGB_DDRC_CH0.lnkeccctl1.rd_link_ecc_uncorr_intr_force = 0x0;
#endif //MEMC_LINK_ECC

#ifdef MEMC_LINK_ECC
	REGB_DDRC_CH0.lnkeccpoisonctl0.linkecc_poison_inject_en = 0x0;
	REGB_DDRC_CH0.lnkeccpoisonctl0.linkecc_poison_type = 0x0;
	REGB_DDRC_CH0.lnkeccpoisonctl0.linkecc_poison_rw = 0x0;
	REGB_DDRC_CH0.lnkeccpoisonctl0.linkecc_poison_dmi_sel = 0x0;
	REGB_DDRC_CH0.lnkeccpoisonctl0.linkecc_poison_byte_sel = 0x0;
#endif //MEMC_LINK_ECC

#ifdef MEMC_LINK_ECC
	REGB_DDRC_CH0.lnkeccindex.rd_link_ecc_err_byte_sel = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.lnkeccindex.rd_link_ecc_err_rank_sel = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
#endif //MEMC_LINK_ECC

#ifdef DDRCTL_EAPAR_EN_1
	REGB_DDRC_CH0.eaparctl0.eapar_err_intr_en = 0x1;
	REGB_DDRC_CH0.eaparctl0.eapar_err_intr_clr = 0x0;
	REGB_DDRC_CH0.eaparctl0.eapar_err_intr_force = 0x0;
	REGB_DDRC_CH0.eaparctl0.eapar_err_cnt_clr = 0x0;
#endif //DDRCTL_EAPAR_EN_1

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl0.init_done = 0x0;
	REGB_DDRC_CH0.pasctl0.dbg_st_en = 0x0;
	REGB_DDRC_CH0.pasctl0.bist_st_en = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5

#ifdef DDRCTL_PRESB_EN
	REGB_DDRC_CH0.pasctl1.pre_sb_enable = 0x1;
#endif /* DDRCTL_PRESB_EN */
	REGB_DDRC_CH0.pasctl1.pre_ab_enable = 0x1;
	REGB_DDRC_CH0.pasctl1.pre_slot_config = 0x0;

#ifdef DDRCTL_GAP_CTRL
	REGB_DDRC_CH0.pasctl1.wr_min_gap = 0x0;
#endif /* DDRCTL_GAP_CTRL */

#ifdef DDRCTL_GAP_CTRL
	REGB_DDRC_CH0.pasctl1.rd_min_gap = 0x0;
#endif /* DDRCTL_GAP_CTRL */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl1.rank_switch_gap_unit_sel = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_DDRC_CH0.pasctl1.mrr_des_timing_unit_sel = 0x0;
	REGB_DDRC_CH0.pasctl1.selfref_wo_ref_pending = 0x0;

#ifdef DDRCTL_CA_PARITY
	REGB_DDRC_CH0.pasctl1.dfi_alert_assertion_mode = 0x0;
#endif /* DDRCTL_CA_PARITY */
	REGB_DDRC_CH0.pasctl1.speculative_ref_pri_sel = 0x0;
	REGB_DDRC_CH0.pasctl1.dyn_pre_pri_dis = 0x1;
	REGB_DDRC_CH0.pasctl1.fixed_pre_pri_sel = 0x1;

#ifdef MEMC_FREQ_RATIO_2
	REGB_DDRC_CH0.pasctl1.blk_act_en = 0x1;
#endif /* MEMC_FREQ_RATIO_2 */
	REGB_DDRC_CH0.pasctl1.act2rda_cnt_mask = 0x1;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl2.dyn_pre_pri_hi_win_size = 0x8;
	REGB_DDRC_CH0.pasctl2.dyn_pre_pri_lo_wait_thr = 0x30;
	REGB_DDRC_CH0.pasctl2.lrank_rd2rd_gap = 0x0;
	REGB_DDRC_CH0.pasctl2.lrank_wr2wr_gap = 0x0;
	REGB_DDRC_CH0.pasctl2.refsb_hi_wait_thr = 0x10;
	REGB_DDRC_CH0.pasctl2.t_ppd_cnt_en = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_DDRC_CH0.pasctl3.dimm_t_dcaw = 0x80;
	REGB_DDRC_CH0.pasctl3.dimm_n_dcac_m1 = 0x1f;
	REGB_DDRC_CH0.pasctl3.dimm_dcaw_en = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
#ifdef DDRCTL_PAS_CID_WIDTH_GT_0
	REGB_DDRC_CH0.pasctl3.enable_trfc_dpr = 0x0;
#endif /* DDRCTL_PAS_CID_WIDTH_GT_0 */
#endif /* MEMC_NUM_RANKS_GT_1 */
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl4.ci_mrr_des1 = 0x0;
	REGB_DDRC_CH0.pasctl4.ci_mrr_des2 = 0x5;
	REGB_DDRC_CH0.pasctl4.ci_mrw_des1 = 0x0;
	REGB_DDRC_CH0.pasctl4.ci_mrw_des2 = 0x2;
	REGB_DDRC_CH0.pasctl4.ci_mpc_des1 = 0x2;
	REGB_DDRC_CH0.pasctl4.ci_mpc_des2 = 0x2;

#ifdef DDRCTL_SW_RFM_CTRL
	REGB_DDRC_CH0.pasctl4.ci_rfm_des1 = 0x0;
#endif /* DDRCTL_SW_RFM_CTRL */

#ifdef DDRCTL_SW_RFM_CTRL
	REGB_DDRC_CH0.pasctl4.ci_rfm_des2 = 0x2;
#endif /* DDRCTL_SW_RFM_CTRL */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl5.base_timer_en = 0x1;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl6.base_timer = 0xfff;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl7.glb_blk0_en = 0x0;
	REGB_DDRC_CH0.pasctl7.glb_blk1_en = 0x0;
	REGB_DDRC_CH0.pasctl7.glb_blk2_en = 0x0;
	REGB_DDRC_CH0.pasctl7.glb_blk3_en = 0x0;
	REGB_DDRC_CH0.pasctl7.glb_blk4_en = 0x0;
	REGB_DDRC_CH0.pasctl7.glb_blk5_en = 0x0;
	REGB_DDRC_CH0.pasctl7.glb_blk6_en = 0x0;
	REGB_DDRC_CH0.pasctl7.glb_blk7_en = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl8.rank_blk0_en = 0x0;
	REGB_DDRC_CH0.pasctl8.rank_blk1_en = 0x0;
	REGB_DDRC_CH0.pasctl8.rank_blk2_en = 0x0;
	REGB_DDRC_CH0.pasctl8.rank_blk3_en = 0x0;
	REGB_DDRC_CH0.pasctl8.rank_blk4_en = 0x0;
	REGB_DDRC_CH0.pasctl8.rank_blk5_en = 0x0;
	REGB_DDRC_CH0.pasctl8.rank_blk6_en = 0x0;
	REGB_DDRC_CH0.pasctl8.rank_blk7_en = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk8_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk9_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk10_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk11_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk12_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk13_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk14_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl8.rank_blk15_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk16_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk17_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk18_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk19_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk20_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk21_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk22_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk23_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk24_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk25_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk26_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk27_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk28_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk29_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk30_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl8.rank_blk31_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl9.glb_blk0_trig = 0x0;
	REGB_DDRC_CH0.pasctl9.glb_blk1_trig = 0x0;
	REGB_DDRC_CH0.pasctl9.glb_blk2_trig = 0x0;
	REGB_DDRC_CH0.pasctl9.glb_blk3_trig = 0x0;
	REGB_DDRC_CH0.pasctl9.glb_blk4_trig = 0x0;
	REGB_DDRC_CH0.pasctl9.glb_blk5_trig = 0x0;
	REGB_DDRC_CH0.pasctl9.glb_blk6_trig = 0x0;
	REGB_DDRC_CH0.pasctl9.glb_blk7_trig = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl10.rank_blk0_trig = 0x0;
	REGB_DDRC_CH0.pasctl10.rank_blk1_trig = 0x0;
	REGB_DDRC_CH0.pasctl10.rank_blk2_trig = 0x0;
	REGB_DDRC_CH0.pasctl10.rank_blk3_trig = 0x0;
	REGB_DDRC_CH0.pasctl10.rank_blk4_trig = 0x0;
	REGB_DDRC_CH0.pasctl10.rank_blk5_trig = 0x0;
	REGB_DDRC_CH0.pasctl10.rank_blk6_trig = 0x0;
	REGB_DDRC_CH0.pasctl10.rank_blk7_trig = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk8_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk9_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk10_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk11_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk12_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk13_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk14_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl10.rank_blk15_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk16_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk17_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk18_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk19_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk20_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk21_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk22_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk23_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk24_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk25_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk26_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk27_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk28_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk29_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk30_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl10.rank_blk31_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl11.powerdown_entry_ba_0 = 0x0;
	REGB_DDRC_CH0.pasctl11.powerdown_entry_size_0 = 0x5;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl12.powerdown_exit_ba_0 = 0x8;
	REGB_DDRC_CH0.pasctl12.powerdown_exit_size_0 = 0x7;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl13.powerdown_entry_ba_1 = 0x10;
	REGB_DDRC_CH0.pasctl13.powerdown_entry_size_1 = 0x5;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.pasctl14.powerdown_exit_ba_1 = 0x18;
	REGB_DDRC_CH0.pasctl14.powerdown_exit_size_1 = 0x7;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl15.powerdown_entry_ba_2 = 0x20;
	REGB_DDRC_CH0.pasctl15.powerdown_entry_size_2 = 0x5;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl16.powerdown_exit_ba_2 = 0x28;
	REGB_DDRC_CH0.pasctl16.powerdown_exit_size_2 = 0x7;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl17.powerdown_entry_ba_3 = 0x30;
	REGB_DDRC_CH0.pasctl17.powerdown_entry_size_3 = 0x5;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.pasctl18.powerdown_exit_ba_3 = 0x38;
	REGB_DDRC_CH0.pasctl18.powerdown_exit_size_3 = 0x7;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl20.selfref_entry1_ba_0 = 0x40;
	REGB_DDRC_CH0.pasctl20.selfref_entry1_size_0 = 0xb;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl21.selfref_entry2_ba_0 = 0x4c;
	REGB_DDRC_CH0.pasctl21.selfref_entry2_size_0 = 0x5;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl22.selfref_exit1_ba_0 = 0x52;
	REGB_DDRC_CH0.pasctl22.selfref_exit1_size_0 = 0x55;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasctl23.selfref_exit2_ba_0 = 0xa8;
	REGB_DDRC_CH0.pasctl23.selfref_exit2_size_0 = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH0.pasctl24.rfm_raa_en = 0x0;
	REGB_DDRC_CH0.pasctl24.rfm_raa_reset = 0x0;
	REGB_DDRC_CH0.pasctl24.rfm_raa_use_ecs_refab = 0x0;
	REGB_DDRC_CH0.pasctl24.rfm_alert_thr = 0x3ff;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.pasctl26.capar_retry_size = 0x2e;
#endif //DDRCTL_CAPAR_RETRY
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
	REGB_DDRC_CH0.pasctl36.powerdown_idle_ctrl_0 = 0x0;
	REGB_DDRC_CH0.pasctl36.powerdown_idle_ctrl_1 = 0x0;
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_DDRC_CH0.pasctl37.dch_sync_mode = 0x0;
	REGB_DDRC_CH0.pasctl37.dch_ch0_mask = 0x0;
	REGB_DDRC_CH0.pasctl37.t_selfref_exit_stagger = 0x0;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_BWL_EN
	REGB_DDRC_CH0.pasctl38.bwl_win_len = 0x0;
	REGB_DDRC_CH0.pasctl38.bwl_en_len = 0x0;
	REGB_DDRC_CH0.pasctl38.bwl_ctrl = 0x1;
	REGB_DDRC_CH0.pasctl38.bwl_en = 0x0;
#endif //DDRCTL_DDR_BWL_EN

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.ecsctl.auto_ecs_refab_en = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR5_ECS_MRR_EN
	REGB_DDRC_CH0.ecs_stat_dev_sel.target_ecs_mrr_device_idx = 0x0;
#endif //DDRCTL_DDR5_ECS_MRR_EN

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.cmdcfg.cmd_type = 0x0;
	REGB_DDRC_CH0.cmdcfg.multi_cyc_cs_en = 0x1;
	REGB_DDRC_CH0.cmdcfg.pde_odt_ctrl = 0x0;
	REGB_DDRC_CH0.cmdcfg.pd_mrr_nt_odt_en = 0x1;
	REGB_DDRC_CH0.cmdcfg.cmd_timer_x32 = 0xfff;
	REGB_DDRC_CH0.cmdcfg.mrr_grp_sel = 0x0;
	REGB_DDRC_CH0.cmdcfg.ctrlupd_retry_thr = 0x5;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.cmdctl.cmd_ctrl = 0x0;
	REGB_DDRC_CH0.cmdctl.cmd_code = 0x0;
	REGB_DDRC_CH0.cmdctl.cmd_seq_ongoing = 0x0;
	REGB_DDRC_CH0.cmdctl.cmd_seq_last = 0x1;
	REGB_DDRC_CH0.cmdctl.cmd_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.cmdextctl.cmd_ext_ctrl = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.pasintctl.swcmd_err_intr_en = 0x1;
	REGB_DDRC_CH0.pasintctl.swcmd_err_intr_clr = 0x0;
	REGB_DDRC_CH0.pasintctl.swcmd_err_intr_force = 0x0;
	REGB_DDRC_CH0.pasintctl.ducmd_err_intr_en = 0x1;
	REGB_DDRC_CH0.pasintctl.ducmd_err_intr_clr = 0x0;
	REGB_DDRC_CH0.pasintctl.ducmd_err_intr_force = 0x0;
	REGB_DDRC_CH0.pasintctl.lccmd_err_intr_en = 0x1;
	REGB_DDRC_CH0.pasintctl.lccmd_err_intr_clr = 0x0;
	REGB_DDRC_CH0.pasintctl.lccmd_err_intr_force = 0x0;
	REGB_DDRC_CH0.pasintctl.ctrlupd_err_intr_en = 0x1;
	REGB_DDRC_CH0.pasintctl.ctrlupd_err_intr_clr = 0x0;
	REGB_DDRC_CH0.pasintctl.ctrlupd_err_intr_force = 0x0;

#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH0.pasintctl.rfm_alert_intr_en = 0x1;
#endif /* DDRCTL_HW_RFM_CTRL */

#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH0.pasintctl.rfm_alert_intr_clr = 0x0;
#endif /* DDRCTL_HW_RFM_CTRL */

#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH0.pasintctl.rfm_alert_intr_force = 0x0;
#endif /* DDRCTL_HW_RFM_CTRL */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.pasintctl.caparcmd_err_intr_en = 0x1;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.pasintctl.caparcmd_err_intr_clr = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.pasintctl.caparcmd_err_intr_force = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.du_cfgbuf_ctrl.du_cfgbuf_wdata = 0x0;
	REGB_DDRC_CH0.du_cfgbuf_ctrl.du_cfgbuf_addr = 0x0;
	REGB_DDRC_CH0.du_cfgbuf_ctrl.du_cfgbuf_select = 0x0;
	REGB_DDRC_CH0.du_cfgbuf_ctrl.du_cfgbuf_op_mode = 0x0;
	REGB_DDRC_CH0.du_cfgbuf_ctrl.du_cfgbuf_rw_type = 0x0;
	REGB_DDRC_CH0.du_cfgbuf_ctrl.du_cfgbuf_rw_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.du_cmdbuf_ctrl.du_cmdbuf_wdata = 0x0;
	REGB_DDRC_CH0.du_cmdbuf_ctrl.du_cmdbuf_addr = 0x0;
	REGB_DDRC_CH0.du_cmdbuf_ctrl.du_cmdbuf_select = 0x0;
	REGB_DDRC_CH0.du_cmdbuf_ctrl.du_cmdbuf_op_mode = 0x0;
	REGB_DDRC_CH0.du_cmdbuf_ctrl.du_cmdbuf_rw_type = 0x0;
	REGB_DDRC_CH0.du_cmdbuf_ctrl.du_cmdbuf_rw_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.lp_cmdbuf_ctrl.lp_cmdbuf_wdata = 0x0;
	REGB_DDRC_CH0.lp_cmdbuf_ctrl.lp_cmdbuf_addr = 0x0;
	REGB_DDRC_CH0.lp_cmdbuf_ctrl.lp_cmdbuf_op_mode = 0x0;
	REGB_DDRC_CH0.lp_cmdbuf_ctrl.lp_cmdbuf_rw_type = 0x0;
	REGB_DDRC_CH0.lp_cmdbuf_ctrl.lp_cmdbuf_rw_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH0.rw_cmd_ctrl.wr_data_cb = 0x0;
#endif /* MEMC_SIDEBAND_ECC */
	REGB_DDRC_CH0.rw_cmd_ctrl.wr_data_dq_mask = 0x0;

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH0.rw_cmd_ctrl.wr_data_cb_mask = 0x0;
#endif /* MEMC_SIDEBAND_ECC */

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH0.rw_cmd_ctrl.data_ecc_sel = 0x0;
#endif /* MEMC_SIDEBAND_ECC */

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH0.rw_cmd_ctrl.rw_ecc_en = 0x0;
#endif /* MEMC_SIDEBAND_ECC */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH0.rw_cmd_ctrl.wr_data_sel = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH0.rw_cmd_ctrl.buf_addr = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH0.rw_cmd_ctrl.buf_rw_op_type = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH0.rw_cmd_ctrl.buf_rw_start = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.rw_wr_data0.wr_data_dq0 = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.rw_wr_data1.wr_data_dq1 = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.capar_cmdbuf_ctrl.capar_cmdbuf_wdata = 0x0;
	REGB_DDRC_CH0.capar_cmdbuf_ctrl.capar_cmdbuf_addr = 0x0;
	REGB_DDRC_CH0.capar_cmdbuf_ctrl.capar_cmdbuf_op_mode = 0x0;
	REGB_DDRC_CH0.capar_cmdbuf_ctrl.capar_cmdbuf_rw_type = 0x0;
	REGB_DDRC_CH0.capar_cmdbuf_ctrl.capar_cmdbuf_rw_start = 0x0;
#endif //DDRCTL_CAPAR_RETRY
#endif //MEMC_DDR5
	REGB_DDRC_CH0.opctrl0.dis_wc = 0x0;

#ifdef MEMC_BYPASS
	REGB_DDRC_CH0.opctrl0.dis_rd_bypass = 0x0;
#endif /* MEMC_BYPASS */

#ifdef MEMC_BYPASS
	REGB_DDRC_CH0.opctrl0.dis_act_bypass = 0x0;
#endif /* MEMC_BYPASS */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1_OR_DDRCTL_DDRC_CID_WIDTH_GT_0
	REGB_DDRC_CH0.opctrl0.dis_max_rank_rd_opt = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1_OR_DDRCTL_DDRC_CID_WIDTH_GT_0 */
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1_OR_DDRCTL_DDRC_CID_WIDTH_GT_0
	REGB_DDRC_CH0.opctrl0.dis_max_rank_wr_opt = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1_OR_DDRCTL_DDRC_CID_WIDTH_GT_0 */
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.opctrl1.dis_dq = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH0.opctrl1.dis_hif = 0x0;

#ifdef DDRCTL_DDR4_OR_LPDDR__OR__UMCTL2_REF_ZQ_IO

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.opctrlcmd.zq_calib_short = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.opctrlcmd.ctrlupd = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.opctrlcmd.ctrlupd_burst = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef UMCTL2_REF_ZQ_IO
	REGB_DDRC_CH0.opctrlcmd.hw_ref_zq_en = 0x0;
#endif /* UMCTL2_REF_ZQ_IO */
#endif //DDRCTL_DDR4_OR_LPDDR__OR__UMCTL2_REF_ZQ_IO

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_0
	REGB_DDRC_CH0.oprefctrl0.rank0_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_0 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
	REGB_DDRC_CH0.oprefctrl0.rank1_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_1 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2
	REGB_DDRC_CH0.oprefctrl0.rank2_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_2 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_3
	REGB_DDRC_CH0.oprefctrl0.rank3_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_3 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4
	REGB_DDRC_CH0.oprefctrl0.rank4_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_4 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_5
	REGB_DDRC_CH0.oprefctrl0.rank5_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_5 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_6
	REGB_DDRC_CH0.oprefctrl0.rank6_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_6 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_7
	REGB_DDRC_CH0.oprefctrl0.rank7_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_7 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8
	REGB_DDRC_CH0.oprefctrl0.rank8_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_8 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_9
	REGB_DDRC_CH0.oprefctrl0.rank9_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_9 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_10
	REGB_DDRC_CH0.oprefctrl0.rank10_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_10 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_11
	REGB_DDRC_CH0.oprefctrl0.rank11_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_11 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_12
	REGB_DDRC_CH0.oprefctrl0.rank12_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_12 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_13
	REGB_DDRC_CH0.oprefctrl0.rank13_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_13 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_14
	REGB_DDRC_CH0.oprefctrl0.rank14_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_14 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_15
	REGB_DDRC_CH0.oprefctrl0.rank15_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_15 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_16
	REGB_DDRC_CH0.oprefctrl0.rank16_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_16 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_17
	REGB_DDRC_CH0.oprefctrl0.rank17_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_17 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_18
	REGB_DDRC_CH0.oprefctrl0.rank18_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_18 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_19
	REGB_DDRC_CH0.oprefctrl0.rank19_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_19 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_20
	REGB_DDRC_CH0.oprefctrl0.rank20_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_20 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_21
	REGB_DDRC_CH0.oprefctrl0.rank21_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_21 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_22
	REGB_DDRC_CH0.oprefctrl0.rank22_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_22 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_23
	REGB_DDRC_CH0.oprefctrl0.rank23_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_23 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_24
	REGB_DDRC_CH0.oprefctrl0.rank24_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_24 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_25
	REGB_DDRC_CH0.oprefctrl0.rank25_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_25 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_26
	REGB_DDRC_CH0.oprefctrl0.rank26_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_26 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_27
	REGB_DDRC_CH0.oprefctrl0.rank27_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_27 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_28
	REGB_DDRC_CH0.oprefctrl0.rank28_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_28 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_29
	REGB_DDRC_CH0.oprefctrl0.rank29_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_29 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_30
	REGB_DDRC_CH0.oprefctrl0.rank30_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_30 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_31
	REGB_DDRC_CH0.oprefctrl0.rank31_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_31 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_32
	REGB_DDRC_CH0.oprefctrl1.rank32_refresh = 0x0;

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_33
	REGB_DDRC_CH0.oprefctrl1.rank33_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_33 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_34
	REGB_DDRC_CH0.oprefctrl1.rank34_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_34 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_35
	REGB_DDRC_CH0.oprefctrl1.rank35_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_35 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_36
	REGB_DDRC_CH0.oprefctrl1.rank36_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_36 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_37
	REGB_DDRC_CH0.oprefctrl1.rank37_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_37 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_38
	REGB_DDRC_CH0.oprefctrl1.rank38_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_38 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_39
	REGB_DDRC_CH0.oprefctrl1.rank39_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_39 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_40
	REGB_DDRC_CH0.oprefctrl1.rank40_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_40 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_41
	REGB_DDRC_CH0.oprefctrl1.rank41_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_41 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_42
	REGB_DDRC_CH0.oprefctrl1.rank42_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_42 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_43
	REGB_DDRC_CH0.oprefctrl1.rank43_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_43 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_44
	REGB_DDRC_CH0.oprefctrl1.rank44_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_44 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_45
	REGB_DDRC_CH0.oprefctrl1.rank45_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_45 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_46
	REGB_DDRC_CH0.oprefctrl1.rank46_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_46 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_47
	REGB_DDRC_CH0.oprefctrl1.rank47_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_47 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_48
	REGB_DDRC_CH0.oprefctrl1.rank48_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_48 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_49
	REGB_DDRC_CH0.oprefctrl1.rank49_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_49 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_50
	REGB_DDRC_CH0.oprefctrl1.rank50_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_50 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_51
	REGB_DDRC_CH0.oprefctrl1.rank51_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_51 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_52
	REGB_DDRC_CH0.oprefctrl1.rank52_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_52 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_53
	REGB_DDRC_CH0.oprefctrl1.rank53_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_53 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_54
	REGB_DDRC_CH0.oprefctrl1.rank54_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_54 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_55
	REGB_DDRC_CH0.oprefctrl1.rank55_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_55 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_56
	REGB_DDRC_CH0.oprefctrl1.rank56_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_56 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_57
	REGB_DDRC_CH0.oprefctrl1.rank57_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_57 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_58
	REGB_DDRC_CH0.oprefctrl1.rank58_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_58 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_59
	REGB_DDRC_CH0.oprefctrl1.rank59_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_59 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_60
	REGB_DDRC_CH0.oprefctrl1.rank60_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_60 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_61
	REGB_DDRC_CH0.oprefctrl1.rank61_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_61 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_62
	REGB_DDRC_CH0.oprefctrl1.rank62_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_62 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_63
	REGB_DDRC_CH0.oprefctrl1.rank63_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_63 */
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_32

#ifdef MEMC_NO_OF_RD_ENTRY_GT128
	REGB_DDRC_CH0.sched6.lpr_num_entries_extend = MEMC_NO_OF_RD_ENTRY / 2;
#endif //MEMC_NO_OF_RD_ENTRY_GT128

#ifdef MEMC_NO_OF_WR_ENTRY_GT256

#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched7.wrcam_lowthresh_extend = 0x8;
#endif /* MEMC_ENH_RDWR_SWITCH */

#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched7.wrcam_highthresh_extend = 0x2;
#endif /* MEMC_ENH_RDWR_SWITCH */

#ifdef MEMC_ENH_RDWR_SWITCH
	REGB_DDRC_CH0.sched7.wr_pghit_num_thresh_extend = 0x4;
#endif /* MEMC_ENH_RDWR_SWITCH */
#endif //MEMC_NO_OF_WR_ENTRY_GT256
	REGB_DDRC_CH0.swctl.sw_done = 0x1;

#ifdef DDRCTL_DDR
	REGB_DDRC_CH0.dimmctl.dimm_stagger_cs_en = 0x0;

#ifdef DDRCTL_DDR4
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.dimmctl.dimm_addr_mirr_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.dimm_output_inv_en = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.mrs_a17_en = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.mrs_bg1_en = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.dimm_dis_bg_mirroring = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.lrdimm_bcom_cmd_prot = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifdef UMCTL2_HWFFC_EN
	REGB_DDRC_CH0.dimmctl.rcd_num = 0x0;
#endif /* UMCTL2_HWFFC_EN */
#endif /* DDRCTL_DDR4 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.dimmctl.dimm_type = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.rcd_weak_drive = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.rcd_a_output_disabled = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.dimmctl.rcd_b_output_disabled = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_DDRC_CH0.dimmctl.dimm_selfref_clock_stop_mode = 0x0;
#endif /* DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH */
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_DDRC_CH0.chctl.dual_channel_en = 0x1;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.rankctl.max_rank_rd = 0xf;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.rankctl.max_rank_wr = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef UMCTL2_CID_EN
	REGB_DDRC_CH0.rankctl.max_logical_rank_rd = 0xf;
#endif /* UMCTL2_CID_EN */

#ifdef UMCTL2_CID_EN
	REGB_DDRC_CH0.rankctl.max_logical_rank_wr = 0x0;
#endif /* UMCTL2_CID_EN */
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
	REGB_DDRC_CH0.dbictl.dm_en = 0x1;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dbictl.wr_dbi_en = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.dbictl.rd_dbi_en = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH0.odtmap.rank0_wr_odt = 0x1;
	REGB_DDRC_CH0.odtmap.rank0_rd_odt = 0x1;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.odtmap.rank1_wr_odt = (MEMC_NUM_RANKS > 1) ? 0x2 : 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.odtmap.rank1_rd_odt = (MEMC_NUM_RANKS > 1) ? 0x2 : 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH0.odtmap.rank2_wr_odt = (MEMC_NUM_RANKS >= 4) ? 0x4 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH0.odtmap.rank2_rd_odt = (MEMC_NUM_RANKS >= 4) ? 0x4 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH0.odtmap.rank3_wr_odt = (MEMC_NUM_RANKS >= 4) ? 0x8 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH0.odtmap.rank3_rd_odt = (MEMC_NUM_RANKS >= 4) ? 0x8 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH0.datactl0.rd_data_copy_en = 0x0;
	REGB_DDRC_CH0.datactl0.wr_data_copy_en = 0x0;
	REGB_DDRC_CH0.datactl0.wr_data_x_en = 0x0;
#endif //DDRCTL_LPDDR
	REGB_DDRC_CH0.swctlstatic.sw_static_unlock = 0x0;

#ifdef DDRCTL_CLK_GATE_TE_OR_ARB

#ifdef DDRCTL_CLK_GATE_TE
	REGB_DDRC_CH0.cgctl.force_clk_te_en = 0x0;
#endif /* DDRCTL_CLK_GATE_TE */

#ifdef DDRCTL_CLK_GATE_ARB
	REGB_DDRC_CH0.cgctl.force_clk_arb_en = 0x0;
#endif /* DDRCTL_CLK_GATE_ARB */
#endif //DDRCTL_CLK_GATE_TE_OR_ARB

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.inittmg0.pre_cke_x1024 = 0x4e;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH0.inittmg0.post_cke_x1024 = 0x2;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH0.inittmg0.skip_dram_init = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH0.inittmg2.dev_zqinit_x32 = 0x10;
#endif //DDRCTL_DDR4

#ifdef MEMC_DDR5
	REGB_DDRC_CH0.ds_dbg_ctrl0.dbg_bsm_sel_ctrl = 0x0;
	REGB_DDRC_CH0.ds_dbg_ctrl0.dbg_lrsm_sel_ctrl = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH0.capar_cmdfifo_ctrl.cmdfifo_rd_addr = 0x1;
#endif //DDRCTL_CAPAR_RETRY
#endif //MEMC_DDR5

#ifdef DDRCTL_ENH_ECC_REPORT_EN
	REGB_DDRC_CH0.eccerrcntctl.ecc_corr_threshold = 0x0;
	REGB_DDRC_CH0.eccerrcntctl.ecc_corr_err_cnt_clr_rank0 = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH0.eccerrcntctl.ecc_corr_err_cnt_clr_rank1 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH0.eccerrcntctl.ecc_corr_err_cnt_clr_rank2 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_3
	REGB_DDRC_CH0.eccerrcntctl.ecc_corr_err_cnt_clr_rank3 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_3 */
	REGB_DDRC_CH0.eccerrcntctl.ecc_uncorr_err_log_mode = 0x0;
	REGB_DDRC_CH0.eccerrcntctl.ecc_corr_err_log_mode = 0x0;
	REGB_DDRC_CH0.eccerrcntctl.ecc_corr_err_per_rank_intr_en = 0x0;
#endif //DDRCTL_ENH_ECC_REPORT_EN

#ifdef DDRCTL_PPT2
	REGB_DDRC_CH0.ppt2ctrl0.ppt2_burst_num = 0x200;
	REGB_DDRC_CH0.ppt2ctrl0.ppt2_ctrlupd_num_dfi0 = 0x8;
	REGB_DDRC_CH0.ppt2ctrl0.ppt2_ctrlupd_num_dfi1 = 0x0;
	REGB_DDRC_CH0.ppt2ctrl0.ppt2_burst = 0x0;
	REGB_DDRC_CH0.ppt2ctrl0.ppt2_wait_ref = 0x1;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_SECURE
	REGB_DDRC_CH0.ddrctl_imecfg0.ime_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_TWO_DEV_CFG__OR__DDR4_NO_CMD_RTN2IDLE

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_DDRC_CH1.mstr3.geardown_mode = 0x0;
#endif /* MEMC_CMD_RTN2IDLE */
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_DDRC_CH1.mstr3.rank_tmgset_sel = 0x0;
#endif /* DDRCTL_TWO_TIMING_SETS_EN */

#ifdef DDRCTL_TWO_DEV_CFG_EN
	REGB_DDRC_CH1.mstr3.rank_dev_cfg_sel = 0x0;
#endif /* DDRCTL_TWO_DEV_CFG_EN */
#endif //DDRCTL_TWO_DEV_CFG__OR__DDR4_NO_CMD_RTN2IDLE

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH1.mstr4.wck_on = 0x0;
	REGB_DDRC_CH1.mstr4.wck_suspend_en = 0x0;
	REGB_DDRC_CH1.mstr4.ws_off_en = 0x1;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.mrctrl0.mr_type = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH1.mrctrl0.mpr_en = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH1.mrctrl0.pda_en = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH1.mrctrl0.sw_init_int = 0x0;
	REGB_DDRC_CH1.mrctrl0.mr_rank = (MEMC_NUM_RANKS == 4) ? 0xF : ((MEMC_NUM_RANKS == 2) ? 0x3 : 0x1);
	REGB_DDRC_CH1.mrctrl0.mr_addr = 0x0;

#ifdef DDRCTL_DDR4
#ifdef UMCTL2_CID_EN
	REGB_DDRC_CH1.mrctrl0.mr_cid = 0x0;
#endif /* UMCTL2_CID_EN */
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH1.mrctrl0.mrr_done_clr = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR_RFM
	REGB_DDRC_CH1.mrctrl0.dis_mrrw_trfc = 0x0;
#endif /* DDRCTL_LPDDR_RFM */

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_DDRC_CH1.mrctrl0.ppr_en = 0x0;
#endif /* DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR */

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_DDRC_CH1.mrctrl0.ppr_pgmpst_en = 0x0;
#endif /* DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR */

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH1.mrctrl0.pba_mode = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH1.mrctrl0.mr_wr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.mrctrl1.mr_data = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH1.mrctrl2.mr_device_sel = 0x0;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
	REGB_DDRC_CH1.deratectl5.derate_temp_limit_intr_en = 0x1;
	REGB_DDRC_CH1.deratectl5.derate_temp_limit_intr_clr = 0x0;
	REGB_DDRC_CH1.deratectl5.derate_temp_limit_intr_force = 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.deratectl7.derate_temp_limit_intr_clr_rank0 = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.deratectl7.derate_temp_limit_intr_clr_rank1 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.deratectl7.derate_temp_limit_intr_clr_rank2 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.deratectl7.derate_temp_limit_intr_clr_rank3 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4

#ifdef DDRCTL_DDR_OR_DDRCTL_LPDDR_AND_MEMC_DRAM_DATA_WIDTH_64
	REGB_DDRC_CH1.deratedbgctl.dbg_mr4_grp_sel = 0x0;
#endif /* DDRCTL_DDR_OR_DDRCTL_LPDDR_AND_MEMC_DRAM_DATA_WIDTH_64 */
	REGB_DDRC_CH1.deratedbgctl.dbg_mr4_rank_sel = 0x0;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
	REGB_DDRC_CH1.pwrctl.selfref_en = 0x0;
	REGB_DDRC_CH1.pwrctl.powerdown_en = 0x0;

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pwrctl.actv_pd_en = 0x0;
#endif /* MEMC_DDR5 */
	REGB_DDRC_CH1.pwrctl.en_dfi_dram_clk_disable = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH1.pwrctl.mpsm_en = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_DDRC_CH1.pwrctl.selfref_sw = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH1.pwrctl.stay_in_selfref = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.pwrctl.dis_cam_drain_selfref = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH1.pwrctl.lpddr4_sr_allowed = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH1.pwrctl.dsm_en = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pwrctl.mpsm_pd_en = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pwrctl.mpsm_deep_pd_en = 0x0;
#endif /* MEMC_DDR5 */
	REGB_DDRC_CH1.hwlpctl.hw_lp_en = 0x1;
	REGB_DDRC_CH1.hwlpctl.hw_lp_exit_idle_en = 0x1;

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.hwlpctl.hw_lp_accept_wait_window = (DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH_EN  ==  1) ? ((DDRCTL_DDR_DUAL_CHANNEL_EN  ==  0) ? (DDRCTL_DCH_SYNC_DELAY_PIPES  +  2) : 2) : 2;
#endif /* MEMC_DDR5 */

#ifdef UMCTL2_INCL_ARB_OR_CHB
#ifdef MEMC_DDR5
	REGB_DDRC_CH1.hwlpctl2.cactive_in_mask = 0x0;
#endif //MEMC_DDR5
#endif //UMCTL2_INCL_ARB_OR_CHB

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH1.zqctl1.zq_reset = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_DDRC_CH1.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_addr = 0x0;
	REGB_DDRC_CH1.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_select = 0x0;
	REGB_DDRC_CH1.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_rw_type = 0x0;
	REGB_DDRC_CH1.hwffc_mrwbuf_ctrl0.hwffc_mrwbuf_rw_start = 0x0;
#endif //DDRCTL_HWFFC_EXT_AND_LPDDR5X

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_DDRC_CH1.hwffc_mrwbuf_ctrl1.hwffc_mrwbuf_wdata = 0x0;
#endif //DDRCTL_HWFFC_EXT_AND_LPDDR5X

#ifdef DDRCTL_DFI_CTRLMSG
	REGB_DDRC_CH1.dfi0msgctl0.dfi0_ctrlmsg_data = 0x0;
	REGB_DDRC_CH1.dfi0msgctl0.dfi0_ctrlmsg_cmd = 0x0;
	REGB_DDRC_CH1.dfi0msgctl0.dfi0_ctrlmsg_tout_clr = 0x0;
	REGB_DDRC_CH1.dfi0msgctl0.dfi0_ctrlmsg_req = 0x0;
#endif //DDRCTL_DFI_CTRLMSG

#ifdef DDRCTL_DFI_SB_WDT
	REGB_DDRC_CH1.dfisbintrptcfg.dfi_sideband_timer_err_intr_en = 0x1;
	REGB_DDRC_CH1.dfisbintrptcfg.dfi_sideband_timer_err_intr_clr = 0x0;
	REGB_DDRC_CH1.dfisbintrptcfg.dfi_sideband_timer_err_intr_force = 0x0;
#endif //DDRCTL_DFI_SB_WDT

#ifdef DDRCTL_DFI_SB_WDT
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tctrlupd_min_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tctrlupd_max_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tinit_start_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tinit_complete_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tlp_ctrl_resp_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tlp_data_resp_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tlp_ctrl_wakeup_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tlp_data_wakeup_poison_err_inj = 0x0;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tctrlupd_min_poison_margin = 0x3;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tinit_start_poison_margin = 0x3;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tlp_ctrl_resp_poison_margin = 0x3;
	REGB_DDRC_CH1.dfisbpoisoncfg.dfi_tlp_data_resp_poison_margin = 0x3;
#endif //DDRCTL_DFI_SB_WDT

#ifdef DDRCTL_DFI_ERROR
	REGB_DDRC_CH1.dfierrintrptcfg.dfi_error_intr_en = 0x1;
	REGB_DDRC_CH1.dfierrintrptcfg.dfi_error_intr_clr = 0x0;
	REGB_DDRC_CH1.dfierrintrptcfg.dfi_error_intr_force = 0x0;
#endif //DDRCTL_DFI_ERROR

#ifdef MEMC_ECC_SUPPORT_GT_0
	REGB_DDRC_CH1.eccctl.ecc_corrected_err_clr = 0x0;
	REGB_DDRC_CH1.eccctl.ecc_uncorrected_err_clr = 0x0;
	REGB_DDRC_CH1.eccctl.ecc_corr_err_cnt_clr = 0x0;
	REGB_DDRC_CH1.eccctl.ecc_uncorr_err_cnt_clr = 0x0;

#ifdef MEMC_ECCAP
	REGB_DDRC_CH1.eccctl.ecc_ap_err_intr_clr = 0x0;
#endif /* MEMC_ECCAP */
	REGB_DDRC_CH1.eccctl.ecc_corrected_err_intr_en = 0x1;
	REGB_DDRC_CH1.eccctl.ecc_uncorrected_err_intr_en = 0x1;

#ifdef MEMC_ECCAP
	REGB_DDRC_CH1.eccctl.ecc_ap_err_intr_en = 0x1;
#endif /* MEMC_ECCAP */
	REGB_DDRC_CH1.eccctl.ecc_corrected_err_intr_force = 0x0;
	REGB_DDRC_CH1.eccctl.ecc_uncorrected_err_intr_force = 0x0;

#ifdef MEMC_ECCAP
	REGB_DDRC_CH1.eccctl.ecc_ap_err_intr_force = 0x0;
#endif /* MEMC_ECCAP */
#endif //MEMC_ECC_SUPPORT_GT_0

#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH1.ocparcfg0.par_wdata_err_intr_en = 0x1;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH1.ocparcfg0.par_wdata_err_intr_clr = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH1.ocparcfg0.par_wdata_err_intr_force = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH1.ocparcfg0.par_rdata_err_intr_en = 0x1;
#endif /* MEMC_INLINE_ECC */
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
	REGB_DDRC_CH1.ocparcfg0.par_rdata_err_intr_clr = 0x0;
#endif /* UMCTL2_OCPAR_EN_1 */

#ifdef UMCTL2_OCPAR_EN_1
#ifdef MEMC_INLINE_ECC
	REGB_DDRC_CH1.ocparcfg0.par_rdata_err_intr_force = 0x0;
#endif /* MEMC_INLINE_ECC */
#endif /* UMCTL2_OCPAR_EN_1 */
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1

#ifdef UMCTL2_OCCAP_EN_1
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_data_intr_en = 0x1;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_data_intr_clr = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_data_intr_force = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_data_poison_seq = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_data_poison_parallel = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_data_poison_err_inj = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_ctrl_intr_en = 0x1;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_ctrl_intr_clr = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_ctrl_intr_force = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_ctrl_poison_seq = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_ctrl_poison_parallel = 0x0;
	REGB_DDRC_CH1.occapcfg1.occap_ddrc_ctrl_poison_err_inj = 0x0;
#endif //UMCTL2_OCCAP_EN_1

#ifdef UMCTL2_OCCAP_EN_1
	REGB_DDRC_CH1.occapcfg2.occap_dfiic_intr_en = 0x1;
	REGB_DDRC_CH1.occapcfg2.occap_dfiic_intr_clr = 0x0;
	REGB_DDRC_CH1.occapcfg2.occap_dfiic_intr_force = 0x0;
#endif //UMCTL2_OCCAP_EN_1

#ifdef DDRCTL_DDR
	REGB_DDRC_CH1.crcparctl0.capar_err_intr_en = 0x1;
	REGB_DDRC_CH1.crcparctl0.capar_err_intr_clr = 0x0;
	REGB_DDRC_CH1.crcparctl0.capar_err_intr_force = 0x0;
	REGB_DDRC_CH1.crcparctl0.capar_err_max_reached_intr_en = 0x1;
	REGB_DDRC_CH1.crcparctl0.capar_err_max_reached_intr_clr = 0x0;
	REGB_DDRC_CH1.crcparctl0.capar_err_max_reached_intr_force = 0x0;
	REGB_DDRC_CH1.crcparctl0.capar_err_cnt_clr = 0x0;
	REGB_DDRC_CH1.crcparctl0.wr_crc_err_intr_en = 0x1;
	REGB_DDRC_CH1.crcparctl0.wr_crc_err_intr_clr = 0x0;
	REGB_DDRC_CH1.crcparctl0.wr_crc_err_intr_force = 0x0;
	REGB_DDRC_CH1.crcparctl0.wr_crc_err_max_reached_intr_en = 0x1;
	REGB_DDRC_CH1.crcparctl0.wr_crc_err_max_reached_intr_clr = 0x0;
	REGB_DDRC_CH1.crcparctl0.wr_crc_err_max_reached_intr_force = 0x0;
	REGB_DDRC_CH1.crcparctl0.wr_crc_err_cnt_clr = 0x0;
	REGB_DDRC_CH1.crcparctl0.rd_crc_err_max_reached_int_en = 0x0;
	REGB_DDRC_CH1.crcparctl0.rd_crc_err_max_reached_int_clr = 0x0;
	REGB_DDRC_CH1.crcparctl0.rd_crc_err_cnt_clr = 0x0;

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.crcparctl0.rd_crc_err_max_reached_intr_force = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.crcparctl0.capar_fatl_err_intr_en = 0x1;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.crcparctl0.capar_fatl_err_intr_clr = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.crcparctl0.capar_fatl_err_intr_force = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
#ifdef DDRCTL_CA_PARITY
	REGB_DDRC_CH1.caparpoisonctl.capar_poison_inject_en = 0x0;
	REGB_DDRC_CH1.caparpoisonctl.capar_poison_cmdtype = 0x0;
	REGB_DDRC_CH1.caparpoisonctl.capar_poison_position = 0x0;
#endif //DDRCTL_CA_PARITY
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR
	REGB_DDRC_CH1.crcpoisonctl0.crc_poison_inject_en = 0x0;
	REGB_DDRC_CH1.crcpoisonctl0.crc_poison_type = 0x0;
	REGB_DDRC_CH1.crcpoisonctl0.crc_poison_nibble = 0x0;
	REGB_DDRC_CH1.crcpoisonctl0.crc_poison_times = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_ANY_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.retryctl0.capar_retry_enable = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_RD_UE_RETRY
	REGB_DDRC_CH1.retryctl0.rd_ue_retry_enable = 0x0;
#endif /* DDRCTL_RD_UE_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.rd_crc_retry_enable = 0x0;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.wr_crc_retry_enable = 0x0;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.wr_crc_retry_limiter = 0x4;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.rd_crc_retry_limiter = 0x4;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_RD_UE_RETRY
	REGB_DDRC_CH1.retryctl0.rd_ue_retry_limiter = 0x4;
#endif /* DDRCTL_RD_UE_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.retryctl0.capar_retry_limiter = 0x4;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.wr_crc_retry_limit_intr_en = 0x1;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.wr_crc_retry_limit_intr_clr = 0x0;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_WR_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.wr_crc_retry_limit_intr_force = 0x0;
#endif /* DDRCTL_WR_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.rd_retry_limit_intr_en = 0x1;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.rd_retry_limit_intr_clr = 0x0;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_RD_CRC_RETRY
	REGB_DDRC_CH1.retryctl0.rd_retry_limit_intr_force = 0x0;
#endif /* DDRCTL_RD_CRC_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.retryctl0.capar_retry_limit_intr_en = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.retryctl0.capar_retry_limit_intr_clr = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.retryctl0.capar_retry_limit_intr_force = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //DDRCTL_ANY_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.retryctl1.make_multi_retry_fatl_err = 0x0;
	REGB_DDRC_CH1.retryctl1.dis_capar_selfref_retry = 0x1;
	REGB_DDRC_CH1.retryctl1.dis_capar_powerdown_retry = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef MEMC_LINK_ECC
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_corr_intr_en = 0x0;
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_corr_intr_clr = 0x0;
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_corr_cnt_clr = 0x0;
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_corr_intr_force = 0x0;
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_uncorr_intr_en = 0x0;
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_uncorr_intr_clr = 0x0;
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_uncorr_cnt_clr = 0x0;
	REGB_DDRC_CH1.lnkeccctl1.rd_link_ecc_uncorr_intr_force = 0x0;
#endif //MEMC_LINK_ECC

#ifdef MEMC_LINK_ECC
	REGB_DDRC_CH1.lnkeccpoisonctl0.linkecc_poison_inject_en = 0x0;
	REGB_DDRC_CH1.lnkeccpoisonctl0.linkecc_poison_type = 0x0;
	REGB_DDRC_CH1.lnkeccpoisonctl0.linkecc_poison_rw = 0x0;
	REGB_DDRC_CH1.lnkeccpoisonctl0.linkecc_poison_dmi_sel = 0x0;
	REGB_DDRC_CH1.lnkeccpoisonctl0.linkecc_poison_byte_sel = 0x0;
#endif //MEMC_LINK_ECC

#ifdef MEMC_LINK_ECC
	REGB_DDRC_CH1.lnkeccindex.rd_link_ecc_err_byte_sel = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.lnkeccindex.rd_link_ecc_err_rank_sel = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
#endif //MEMC_LINK_ECC

#ifdef DDRCTL_EAPAR_EN_1
	REGB_DDRC_CH1.eaparctl0.eapar_err_intr_en = 0x1;
	REGB_DDRC_CH1.eaparctl0.eapar_err_intr_clr = 0x0;
	REGB_DDRC_CH1.eaparctl0.eapar_err_intr_force = 0x0;
	REGB_DDRC_CH1.eaparctl0.eapar_err_cnt_clr = 0x0;
#endif //DDRCTL_EAPAR_EN_1

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl0.init_done = 0x0;
	REGB_DDRC_CH1.pasctl0.dbg_st_en = 0x0;
	REGB_DDRC_CH1.pasctl0.bist_st_en = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5

#ifdef DDRCTL_PRESB_EN
	REGB_DDRC_CH1.pasctl1.pre_sb_enable = 0x1;
#endif /* DDRCTL_PRESB_EN */
	REGB_DDRC_CH1.pasctl1.pre_ab_enable = 0x1;
	REGB_DDRC_CH1.pasctl1.pre_slot_config = 0x0;

#ifdef DDRCTL_GAP_CTRL
	REGB_DDRC_CH1.pasctl1.wr_min_gap = 0x0;
#endif /* DDRCTL_GAP_CTRL */

#ifdef DDRCTL_GAP_CTRL
	REGB_DDRC_CH1.pasctl1.rd_min_gap = 0x0;
#endif /* DDRCTL_GAP_CTRL */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl1.rank_switch_gap_unit_sel = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_DDRC_CH1.pasctl1.mrr_des_timing_unit_sel = 0x0;
	REGB_DDRC_CH1.pasctl1.selfref_wo_ref_pending = 0x0;

#ifdef DDRCTL_CA_PARITY
	REGB_DDRC_CH1.pasctl1.dfi_alert_assertion_mode = 0x0;
#endif /* DDRCTL_CA_PARITY */
	REGB_DDRC_CH1.pasctl1.speculative_ref_pri_sel = 0x0;
	REGB_DDRC_CH1.pasctl1.dyn_pre_pri_dis = 0x1;
	REGB_DDRC_CH1.pasctl1.fixed_pre_pri_sel = 0x1;

#ifdef MEMC_FREQ_RATIO_2
	REGB_DDRC_CH1.pasctl1.blk_act_en = 0x1;
#endif /* MEMC_FREQ_RATIO_2 */
	REGB_DDRC_CH1.pasctl1.act2rda_cnt_mask = 0x1;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl2.dyn_pre_pri_hi_win_size = 0x8;
	REGB_DDRC_CH1.pasctl2.dyn_pre_pri_lo_wait_thr = 0x30;
	REGB_DDRC_CH1.pasctl2.lrank_rd2rd_gap = 0x0;
	REGB_DDRC_CH1.pasctl2.lrank_wr2wr_gap = 0x0;
	REGB_DDRC_CH1.pasctl2.refsb_hi_wait_thr = 0x10;
	REGB_DDRC_CH1.pasctl2.t_ppd_cnt_en = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_DDRC_CH1.pasctl3.dimm_t_dcaw = 0x80;
	REGB_DDRC_CH1.pasctl3.dimm_n_dcac_m1 = 0x1f;
	REGB_DDRC_CH1.pasctl3.dimm_dcaw_en = 0x0;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl4.ci_mrr_des1 = 0x0;
	REGB_DDRC_CH1.pasctl4.ci_mrr_des2 = 0x5;
	REGB_DDRC_CH1.pasctl4.ci_mrw_des1 = 0x0;
	REGB_DDRC_CH1.pasctl4.ci_mrw_des2 = 0x2;
	REGB_DDRC_CH1.pasctl4.ci_mpc_des1 = 0x2;
	REGB_DDRC_CH1.pasctl4.ci_mpc_des2 = 0x2;

#ifdef DDRCTL_SW_RFM_CTRL
	REGB_DDRC_CH1.pasctl4.ci_rfm_des1 = 0x0;
#endif /* DDRCTL_SW_RFM_CTRL */

#ifdef DDRCTL_SW_RFM_CTRL
	REGB_DDRC_CH1.pasctl4.ci_rfm_des2 = 0x2;
#endif /* DDRCTL_SW_RFM_CTRL */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl5.base_timer_en = 0x1;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl6.base_timer = 0xfff;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl7.glb_blk0_en = 0x0;
	REGB_DDRC_CH1.pasctl7.glb_blk1_en = 0x0;
	REGB_DDRC_CH1.pasctl7.glb_blk2_en = 0x0;
	REGB_DDRC_CH1.pasctl7.glb_blk3_en = 0x0;
	REGB_DDRC_CH1.pasctl7.glb_blk4_en = 0x0;
	REGB_DDRC_CH1.pasctl7.glb_blk5_en = 0x0;
	REGB_DDRC_CH1.pasctl7.glb_blk6_en = 0x0;
	REGB_DDRC_CH1.pasctl7.glb_blk7_en = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl8.rank_blk0_en = 0x0;
	REGB_DDRC_CH1.pasctl8.rank_blk1_en = 0x0;
	REGB_DDRC_CH1.pasctl8.rank_blk2_en = 0x0;
	REGB_DDRC_CH1.pasctl8.rank_blk3_en = 0x0;
	REGB_DDRC_CH1.pasctl8.rank_blk4_en = 0x0;
	REGB_DDRC_CH1.pasctl8.rank_blk5_en = 0x0;
	REGB_DDRC_CH1.pasctl8.rank_blk6_en = 0x0;
	REGB_DDRC_CH1.pasctl8.rank_blk7_en = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk8_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk9_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk10_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk11_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk12_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk13_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk14_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl8.rank_blk15_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk16_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk17_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk18_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk19_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk20_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk21_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk22_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk23_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk24_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk25_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk26_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk27_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk28_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk29_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk30_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl8.rank_blk31_en = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl9.glb_blk0_trig = 0x0;
	REGB_DDRC_CH1.pasctl9.glb_blk1_trig = 0x0;
	REGB_DDRC_CH1.pasctl9.glb_blk2_trig = 0x0;
	REGB_DDRC_CH1.pasctl9.glb_blk3_trig = 0x0;
	REGB_DDRC_CH1.pasctl9.glb_blk4_trig = 0x0;
	REGB_DDRC_CH1.pasctl9.glb_blk5_trig = 0x0;
	REGB_DDRC_CH1.pasctl9.glb_blk6_trig = 0x0;
	REGB_DDRC_CH1.pasctl9.glb_blk7_trig = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl10.rank_blk0_trig = 0x0;
	REGB_DDRC_CH1.pasctl10.rank_blk1_trig = 0x0;
	REGB_DDRC_CH1.pasctl10.rank_blk2_trig = 0x0;
	REGB_DDRC_CH1.pasctl10.rank_blk3_trig = 0x0;
	REGB_DDRC_CH1.pasctl10.rank_blk4_trig = 0x0;
	REGB_DDRC_CH1.pasctl10.rank_blk5_trig = 0x0;
	REGB_DDRC_CH1.pasctl10.rank_blk6_trig = 0x0;
	REGB_DDRC_CH1.pasctl10.rank_blk7_trig = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk8_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk9_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk10_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk11_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk12_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk13_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk14_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl10.rank_blk15_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk16_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk17_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk18_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk19_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk20_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk21_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk22_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk23_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk24_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk25_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk26_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk27_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk28_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk29_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk30_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl10.rank_blk31_trig = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl11.powerdown_entry_ba_0 = 0x0;
	REGB_DDRC_CH1.pasctl11.powerdown_entry_size_0 = 0x5;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl12.powerdown_exit_ba_0 = 0x8;
	REGB_DDRC_CH1.pasctl12.powerdown_exit_size_0 = 0x7;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl13.powerdown_entry_ba_1 = 0x10;
	REGB_DDRC_CH1.pasctl13.powerdown_entry_size_1 = 0x5;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.pasctl14.powerdown_exit_ba_1 = 0x18;
	REGB_DDRC_CH1.pasctl14.powerdown_exit_size_1 = 0x7;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl15.powerdown_entry_ba_2 = 0x20;
	REGB_DDRC_CH1.pasctl15.powerdown_entry_size_2 = 0x5;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl16.powerdown_exit_ba_2 = 0x28;
	REGB_DDRC_CH1.pasctl16.powerdown_exit_size_2 = 0x7;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl17.powerdown_entry_ba_3 = 0x30;
	REGB_DDRC_CH1.pasctl17.powerdown_entry_size_3 = 0x5;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.pasctl18.powerdown_exit_ba_3 = 0x38;
	REGB_DDRC_CH1.pasctl18.powerdown_exit_size_3 = 0x7;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl20.selfref_entry1_ba_0 = 0x40;
	REGB_DDRC_CH1.pasctl20.selfref_entry1_size_0 = 0xb;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl21.selfref_entry2_ba_0 = 0x4c;
	REGB_DDRC_CH1.pasctl21.selfref_entry2_size_0 = 0x5;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl22.selfref_exit1_ba_0 = 0x52;
	REGB_DDRC_CH1.pasctl22.selfref_exit1_size_0 = 0x55;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasctl23.selfref_exit2_ba_0 = 0xa8;
	REGB_DDRC_CH1.pasctl23.selfref_exit2_size_0 = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH1.pasctl24.rfm_raa_en = 0x0;
	REGB_DDRC_CH1.pasctl24.rfm_raa_reset = 0x0;
	REGB_DDRC_CH1.pasctl24.rfm_raa_use_ecs_refab = 0x0;
	REGB_DDRC_CH1.pasctl24.rfm_alert_thr = 0x3ff;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.pasctl26.capar_retry_size = 0x2e;
#endif //DDRCTL_CAPAR_RETRY
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
	REGB_DDRC_CH1.pasctl36.powerdown_idle_ctrl_0 = 0x0;
	REGB_DDRC_CH1.pasctl36.powerdown_idle_ctrl_1 = 0x0;
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_BWL_EN
	REGB_DDRC_CH1.pasctl38.bwl_win_len = 0x0;
	REGB_DDRC_CH1.pasctl38.bwl_en_len = 0x0;
	REGB_DDRC_CH1.pasctl38.bwl_ctrl = 0x1;
	REGB_DDRC_CH1.pasctl38.bwl_en = 0x0;
#endif //DDRCTL_DDR_BWL_EN

#ifdef DDRCTL_DDR
	REGB_DDRC_CH1.ecsctl.auto_ecs_refab_en = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_DDR5_ECS_MRR_EN
	REGB_DDRC_CH1.ecs_stat_dev_sel.target_ecs_mrr_device_idx = 0x0;
#endif //DDRCTL_DDR5_ECS_MRR_EN

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.cmdcfg.cmd_type = 0x0;
	REGB_DDRC_CH1.cmdcfg.multi_cyc_cs_en = 0x1;
	REGB_DDRC_CH1.cmdcfg.pde_odt_ctrl = 0x0;
	REGB_DDRC_CH1.cmdcfg.pd_mrr_nt_odt_en = 0x1;
	REGB_DDRC_CH1.cmdcfg.cmd_timer_x32 = 0xfff;
	REGB_DDRC_CH1.cmdcfg.mrr_grp_sel = 0x0;
	REGB_DDRC_CH1.cmdcfg.ctrlupd_retry_thr = 0x5;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.cmdctl.cmd_ctrl = 0x0;
	REGB_DDRC_CH1.cmdctl.cmd_code = 0x0;
	REGB_DDRC_CH1.cmdctl.cmd_seq_ongoing = 0x0;
	REGB_DDRC_CH1.cmdctl.cmd_seq_last = 0x1;
	REGB_DDRC_CH1.cmdctl.cmd_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.cmdextctl.cmd_ext_ctrl = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.pasintctl.swcmd_err_intr_en = 0x1;
	REGB_DDRC_CH1.pasintctl.swcmd_err_intr_clr = 0x0;
	REGB_DDRC_CH1.pasintctl.swcmd_err_intr_force = 0x0;
	REGB_DDRC_CH1.pasintctl.ducmd_err_intr_en = 0x1;
	REGB_DDRC_CH1.pasintctl.ducmd_err_intr_clr = 0x0;
	REGB_DDRC_CH1.pasintctl.ducmd_err_intr_force = 0x0;
	REGB_DDRC_CH1.pasintctl.lccmd_err_intr_en = 0x1;
	REGB_DDRC_CH1.pasintctl.lccmd_err_intr_clr = 0x0;
	REGB_DDRC_CH1.pasintctl.lccmd_err_intr_force = 0x0;
	REGB_DDRC_CH1.pasintctl.ctrlupd_err_intr_en = 0x1;
	REGB_DDRC_CH1.pasintctl.ctrlupd_err_intr_clr = 0x0;
	REGB_DDRC_CH1.pasintctl.ctrlupd_err_intr_force = 0x0;

#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH1.pasintctl.rfm_alert_intr_en = 0x1;
#endif /* DDRCTL_HW_RFM_CTRL */

#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH1.pasintctl.rfm_alert_intr_clr = 0x0;
#endif /* DDRCTL_HW_RFM_CTRL */

#ifdef DDRCTL_HW_RFM_CTRL
	REGB_DDRC_CH1.pasintctl.rfm_alert_intr_force = 0x0;
#endif /* DDRCTL_HW_RFM_CTRL */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.pasintctl.caparcmd_err_intr_en = 0x1;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.pasintctl.caparcmd_err_intr_clr = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */

#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.pasintctl.caparcmd_err_intr_force = 0x0;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.du_cfgbuf_ctrl.du_cfgbuf_wdata = 0x0;
	REGB_DDRC_CH1.du_cfgbuf_ctrl.du_cfgbuf_addr = 0x0;
	REGB_DDRC_CH1.du_cfgbuf_ctrl.du_cfgbuf_select = 0x0;
	REGB_DDRC_CH1.du_cfgbuf_ctrl.du_cfgbuf_op_mode = 0x0;
	REGB_DDRC_CH1.du_cfgbuf_ctrl.du_cfgbuf_rw_type = 0x0;
	REGB_DDRC_CH1.du_cfgbuf_ctrl.du_cfgbuf_rw_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.du_cmdbuf_ctrl.du_cmdbuf_wdata = 0x0;
	REGB_DDRC_CH1.du_cmdbuf_ctrl.du_cmdbuf_addr = 0x0;
	REGB_DDRC_CH1.du_cmdbuf_ctrl.du_cmdbuf_select = 0x0;
	REGB_DDRC_CH1.du_cmdbuf_ctrl.du_cmdbuf_op_mode = 0x0;
	REGB_DDRC_CH1.du_cmdbuf_ctrl.du_cmdbuf_rw_type = 0x0;
	REGB_DDRC_CH1.du_cmdbuf_ctrl.du_cmdbuf_rw_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.lp_cmdbuf_ctrl.lp_cmdbuf_wdata = 0x0;
	REGB_DDRC_CH1.lp_cmdbuf_ctrl.lp_cmdbuf_addr = 0x0;
	REGB_DDRC_CH1.lp_cmdbuf_ctrl.lp_cmdbuf_op_mode = 0x0;
	REGB_DDRC_CH1.lp_cmdbuf_ctrl.lp_cmdbuf_rw_type = 0x0;
	REGB_DDRC_CH1.lp_cmdbuf_ctrl.lp_cmdbuf_rw_start = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH1.rw_cmd_ctrl.wr_data_cb = 0x0;
#endif /* MEMC_SIDEBAND_ECC */
	REGB_DDRC_CH1.rw_cmd_ctrl.wr_data_dq_mask = 0x0;

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH1.rw_cmd_ctrl.wr_data_cb_mask = 0x0;
#endif /* MEMC_SIDEBAND_ECC */

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH1.rw_cmd_ctrl.data_ecc_sel = 0x0;
#endif /* MEMC_SIDEBAND_ECC */

#ifdef MEMC_SIDEBAND_ECC
	REGB_DDRC_CH1.rw_cmd_ctrl.rw_ecc_en = 0x0;
#endif /* MEMC_SIDEBAND_ECC */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH1.rw_cmd_ctrl.wr_data_sel = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH1.rw_cmd_ctrl.buf_addr = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH1.rw_cmd_ctrl.buf_rw_op_type = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */

#ifdef DDRCTL_SW_RDWR_EN
	REGB_DDRC_CH1.rw_cmd_ctrl.buf_rw_start = 0x0;
#endif /* DDRCTL_SW_RDWR_EN */
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.rw_wr_data0.wr_data_dq0 = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.rw_wr_data1.wr_data_dq1 = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.capar_cmdbuf_ctrl.capar_cmdbuf_wdata = 0x0;
	REGB_DDRC_CH1.capar_cmdbuf_ctrl.capar_cmdbuf_addr = 0x0;
	REGB_DDRC_CH1.capar_cmdbuf_ctrl.capar_cmdbuf_op_mode = 0x0;
	REGB_DDRC_CH1.capar_cmdbuf_ctrl.capar_cmdbuf_rw_type = 0x0;
	REGB_DDRC_CH1.capar_cmdbuf_ctrl.capar_cmdbuf_rw_start = 0x0;
#endif //DDRCTL_CAPAR_RETRY
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.opctrl1.dis_dq = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH1.opctrl1.dis_hif = 0x0;

#ifdef DDRCTL_DDR4_OR_LPDDR__OR__UMCTL2_REF_ZQ_IO

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.opctrlcmd.zq_calib_short = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.opctrlcmd.ctrlupd = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_DDRC_CH1.opctrlcmd.ctrlupd_burst = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef UMCTL2_REF_ZQ_IO
	REGB_DDRC_CH1.opctrlcmd.hw_ref_zq_en = 0x0;
#endif /* UMCTL2_REF_ZQ_IO */
#endif //DDRCTL_DDR4_OR_LPDDR__OR__UMCTL2_REF_ZQ_IO

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_0
	REGB_DDRC_CH1.oprefctrl0.rank0_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_0 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
	REGB_DDRC_CH1.oprefctrl0.rank1_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_1 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_2
	REGB_DDRC_CH1.oprefctrl0.rank2_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_2 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_3
	REGB_DDRC_CH1.oprefctrl0.rank3_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_3 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_4
	REGB_DDRC_CH1.oprefctrl0.rank4_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_4 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_5
	REGB_DDRC_CH1.oprefctrl0.rank5_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_5 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_6
	REGB_DDRC_CH1.oprefctrl0.rank6_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_6 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_7
	REGB_DDRC_CH1.oprefctrl0.rank7_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_7 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_8
	REGB_DDRC_CH1.oprefctrl0.rank8_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_8 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_9
	REGB_DDRC_CH1.oprefctrl0.rank9_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_9 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_10
	REGB_DDRC_CH1.oprefctrl0.rank10_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_10 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_11
	REGB_DDRC_CH1.oprefctrl0.rank11_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_11 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_12
	REGB_DDRC_CH1.oprefctrl0.rank12_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_12 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_13
	REGB_DDRC_CH1.oprefctrl0.rank13_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_13 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_14
	REGB_DDRC_CH1.oprefctrl0.rank14_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_14 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_15
	REGB_DDRC_CH1.oprefctrl0.rank15_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_15 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_16
	REGB_DDRC_CH1.oprefctrl0.rank16_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_16 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_17
	REGB_DDRC_CH1.oprefctrl0.rank17_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_17 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_18
	REGB_DDRC_CH1.oprefctrl0.rank18_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_18 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_19
	REGB_DDRC_CH1.oprefctrl0.rank19_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_19 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_20
	REGB_DDRC_CH1.oprefctrl0.rank20_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_20 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_21
	REGB_DDRC_CH1.oprefctrl0.rank21_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_21 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_22
	REGB_DDRC_CH1.oprefctrl0.rank22_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_22 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_23
	REGB_DDRC_CH1.oprefctrl0.rank23_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_23 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_24
	REGB_DDRC_CH1.oprefctrl0.rank24_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_24 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_25
	REGB_DDRC_CH1.oprefctrl0.rank25_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_25 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_26
	REGB_DDRC_CH1.oprefctrl0.rank26_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_26 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_27
	REGB_DDRC_CH1.oprefctrl0.rank27_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_27 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_28
	REGB_DDRC_CH1.oprefctrl0.rank28_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_28 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_29
	REGB_DDRC_CH1.oprefctrl0.rank29_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_29 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_30
	REGB_DDRC_CH1.oprefctrl0.rank30_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_30 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_31
	REGB_DDRC_CH1.oprefctrl0.rank31_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_31 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_32
	REGB_DDRC_CH1.oprefctrl1.rank32_refresh = 0x0;

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_33
	REGB_DDRC_CH1.oprefctrl1.rank33_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_33 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_34
	REGB_DDRC_CH1.oprefctrl1.rank34_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_34 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_35
	REGB_DDRC_CH1.oprefctrl1.rank35_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_35 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_36
	REGB_DDRC_CH1.oprefctrl1.rank36_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_36 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_37
	REGB_DDRC_CH1.oprefctrl1.rank37_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_37 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_38
	REGB_DDRC_CH1.oprefctrl1.rank38_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_38 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_39
	REGB_DDRC_CH1.oprefctrl1.rank39_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_39 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_40
	REGB_DDRC_CH1.oprefctrl1.rank40_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_40 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_41
	REGB_DDRC_CH1.oprefctrl1.rank41_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_41 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_42
	REGB_DDRC_CH1.oprefctrl1.rank42_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_42 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_43
	REGB_DDRC_CH1.oprefctrl1.rank43_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_43 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_44
	REGB_DDRC_CH1.oprefctrl1.rank44_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_44 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_45
	REGB_DDRC_CH1.oprefctrl1.rank45_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_45 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_46
	REGB_DDRC_CH1.oprefctrl1.rank46_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_46 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_47
	REGB_DDRC_CH1.oprefctrl1.rank47_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_47 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_48
	REGB_DDRC_CH1.oprefctrl1.rank48_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_48 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_49
	REGB_DDRC_CH1.oprefctrl1.rank49_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_49 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_50
	REGB_DDRC_CH1.oprefctrl1.rank50_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_50 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_51
	REGB_DDRC_CH1.oprefctrl1.rank51_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_51 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_52
	REGB_DDRC_CH1.oprefctrl1.rank52_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_52 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_53
	REGB_DDRC_CH1.oprefctrl1.rank53_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_53 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_54
	REGB_DDRC_CH1.oprefctrl1.rank54_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_54 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_55
	REGB_DDRC_CH1.oprefctrl1.rank55_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_55 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_56
	REGB_DDRC_CH1.oprefctrl1.rank56_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_56 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_57
	REGB_DDRC_CH1.oprefctrl1.rank57_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_57 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_58
	REGB_DDRC_CH1.oprefctrl1.rank58_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_58 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_59
	REGB_DDRC_CH1.oprefctrl1.rank59_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_59 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_60
	REGB_DDRC_CH1.oprefctrl1.rank60_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_60 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_61
	REGB_DDRC_CH1.oprefctrl1.rank61_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_61 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_62
	REGB_DDRC_CH1.oprefctrl1.rank62_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_62 */

#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_63
	REGB_DDRC_CH1.oprefctrl1.rank63_refresh = 0x0;
#endif /* UMCTL2_NUM_LRANKS_TOTAL_GT_63 */
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_32
	REGB_DDRC_CH1.dbictl.dm_en = 0x1;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.dbictl.wr_dbi_en = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.dbictl.rd_dbi_en = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH1.odtmap.rank0_wr_odt = 0x1;
	REGB_DDRC_CH1.odtmap.rank0_rd_odt = 0x1;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.odtmap.rank1_wr_odt = (MEMC_NUM_RANKS > 1) ? 0x2 : 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.odtmap.rank1_rd_odt = (MEMC_NUM_RANKS > 1) ? 0x2 : 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH1.odtmap.rank2_wr_odt = (MEMC_NUM_RANKS >= 4) ? 0x4 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH1.odtmap.rank2_rd_odt = (MEMC_NUM_RANKS >= 4) ? 0x4 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH1.odtmap.rank3_wr_odt = (MEMC_NUM_RANKS >= 4) ? 0x8 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef MEMC_NUM_RANKS_4
	REGB_DDRC_CH1.odtmap.rank3_rd_odt = (MEMC_NUM_RANKS >= 4) ? 0x8 : 0x0;
#endif /* MEMC_NUM_RANKS_4 */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.inittmg0.pre_cke_x1024 = 0x4e;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_DDRC_CH1.inittmg0.post_cke_x1024 = 0x2;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_DDRC_CH1.inittmg0.skip_dram_init = 0x0;

#ifdef DDRCTL_DDR4
	REGB_DDRC_CH1.inittmg2.dev_zqinit_x32 = 0x10;
#endif //DDRCTL_DDR4

#ifdef MEMC_DDR5
	REGB_DDRC_CH1.ds_dbg_ctrl0.dbg_bsm_sel_ctrl = 0x0;
	REGB_DDRC_CH1.ds_dbg_ctrl0.dbg_lrsm_sel_ctrl = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_CAPAR_RETRY
	REGB_DDRC_CH1.capar_cmdfifo_ctrl.cmdfifo_rd_addr = 0x1;
#endif //DDRCTL_CAPAR_RETRY
#endif //MEMC_DDR5

#ifdef DDRCTL_ENH_ECC_REPORT_EN
	REGB_DDRC_CH1.eccerrcntctl.ecc_corr_threshold = 0x0;
	REGB_DDRC_CH1.eccerrcntctl.ecc_corr_err_cnt_clr_rank0 = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_DDRC_CH1.eccerrcntctl.ecc_corr_err_cnt_clr_rank1 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_DDRC_CH1.eccerrcntctl.ecc_corr_err_cnt_clr_rank2 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_3
	REGB_DDRC_CH1.eccerrcntctl.ecc_corr_err_cnt_clr_rank3 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_3 */
	REGB_DDRC_CH1.eccerrcntctl.ecc_uncorr_err_log_mode = 0x0;
	REGB_DDRC_CH1.eccerrcntctl.ecc_corr_err_log_mode = 0x0;
	REGB_DDRC_CH1.eccerrcntctl.ecc_corr_err_per_rank_intr_en = 0x0;
#endif //DDRCTL_ENH_ECC_REPORT_EN

#ifdef DDRCTL_SECURE
	REGB_DDRC_CH1.ddrctl_imecfg0.ime_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
	REGB_ADDR_MAP0.addrmap0.addrmap_dch_bit0 = 0x0;
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_ADDR_MAP0.addrmap1.addrmap_cs_bit0 = 0x0;

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_ADDR_MAP0.addrmap1.addrmap_cs_bit1 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_4
	REGB_ADDR_MAP0.addrmap1.addrmap_cs_bit2 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_4 */

#ifdef MEMC_NUM_RANKS_GT_8
	REGB_ADDR_MAP0.addrmap1.addrmap_cs_bit3 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_8 */
#endif //MEMC_NUM_RANKS_GT_1

#ifdef UMCTL2_CID_WIDTH_GT_0
	REGB_ADDR_MAP0.addrmap2.addrmap_cid_b0 = 0x0;

#ifdef UMCTL2_CID_WIDTH_GT_1
	REGB_ADDR_MAP0.addrmap2.addrmap_cid_b1 = 0x0;
#endif /* UMCTL2_CID_WIDTH_GT_1 */

#ifdef UMCTL2_CID_WIDTH_GT_2
	REGB_ADDR_MAP0.addrmap2.addrmap_cid_b2 = 0x0;
#endif /* UMCTL2_CID_WIDTH_GT_2 */

#ifdef UMCTL2_CID_WIDTH_GT_3
	REGB_ADDR_MAP0.addrmap2.addrmap_cid_b3 = 0x0;
#endif /* UMCTL2_CID_WIDTH_GT_3 */
#endif //UMCTL2_CID_WIDTH_GT_0
	REGB_ADDR_MAP0.addrmap3.addrmap_bank_b0 = 0x0;
	REGB_ADDR_MAP0.addrmap3.addrmap_bank_b1 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_ADDR_MAP0.addrmap3.addrmap_bank_b2 = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_ADDR_MAP0.addrmap4.addrmap_bg_b0 = 0x0;
	REGB_ADDR_MAP0.addrmap4.addrmap_bg_b1 = 0x0;

#ifdef DDRCTL_DDR
	REGB_ADDR_MAP0.addrmap4.addrmap_bg_b2 = 0x0;
#endif /* DDRCTL_DDR */
	REGB_ADDR_MAP0.addrmap5.addrmap_col_b7 = 0x0;
	REGB_ADDR_MAP0.addrmap5.addrmap_col_b8 = 0x0;
	REGB_ADDR_MAP0.addrmap5.addrmap_col_b9 = 0x0;
	REGB_ADDR_MAP0.addrmap5.addrmap_col_b10 = 0x0;
	REGB_ADDR_MAP0.addrmap6.addrmap_col_b3 = 0x0;
	REGB_ADDR_MAP0.addrmap6.addrmap_col_b4 = 0x0;
	REGB_ADDR_MAP0.addrmap6.addrmap_col_b5 = 0x0;
	REGB_ADDR_MAP0.addrmap6.addrmap_col_b6 = 0x0;
	REGB_ADDR_MAP0.addrmap7.addrmap_row_b14 = 0x0;
	REGB_ADDR_MAP0.addrmap7.addrmap_row_b15 = 0x0;
	REGB_ADDR_MAP0.addrmap7.addrmap_row_b16 = 0x0;
	REGB_ADDR_MAP0.addrmap7.addrmap_row_b17 = 0x0;
	REGB_ADDR_MAP0.addrmap8.addrmap_row_b10 = 0x0;
	REGB_ADDR_MAP0.addrmap8.addrmap_row_b11 = 0x0;
	REGB_ADDR_MAP0.addrmap8.addrmap_row_b12 = 0x0;
	REGB_ADDR_MAP0.addrmap8.addrmap_row_b13 = 0x0;
	REGB_ADDR_MAP0.addrmap9.addrmap_row_b6 = 0x0;
	REGB_ADDR_MAP0.addrmap9.addrmap_row_b7 = 0x0;
	REGB_ADDR_MAP0.addrmap9.addrmap_row_b8 = 0x0;
	REGB_ADDR_MAP0.addrmap9.addrmap_row_b9 = 0x0;
	REGB_ADDR_MAP0.addrmap10.addrmap_row_b2 = 0x0;
	REGB_ADDR_MAP0.addrmap10.addrmap_row_b3 = 0x0;
	REGB_ADDR_MAP0.addrmap10.addrmap_row_b4 = 0x0;
	REGB_ADDR_MAP0.addrmap10.addrmap_row_b5 = 0x0;
	REGB_ADDR_MAP0.addrmap11.addrmap_row_b0 = 0x0;
	REGB_ADDR_MAP0.addrmap11.addrmap_row_b1 = 0x0;
	REGB_ADDR_MAP0.addrmap12.nonbinary_device_density = 0x0;

#ifdef DDRCTL_BANK_HASH
	REGB_ADDR_MAP0.addrmap12.bank_hash_en = 0x0;
#endif /* DDRCTL_BANK_HASH */

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_ADDR_MAP0.addrmap12.lpddr_mixed_pkg_en = 0x0;
#endif /* DDRCTL_LPDDR_MIXED_PKG */

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_ADDR_MAP0.addrmap12.lpddr_mixed_pkg_x16_size = 0x0;
#endif /* DDRCTL_LPDDR_MIXED_PKG */

#ifdef DDRCTL_LUT_ADDRMAP
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_lut_bypass = 0x1;
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_use_lut_cs = 0x0;
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_lut_rank_type = 0x0;
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_lut_bit0 = 0x0;
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_lut_bit0_valid = 0x0;
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_lut_bit1 = 0x0;
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_lut_bit1_valid = 0x0;
	REGB_ADDR_MAP0.addrmaplutcfg.addrmap_lut_max_active_hif_addr_offset = 0x0;
#endif //DDRCTL_LUT_ADDRMAP

#ifdef DDRCTL_LUT_ADDRMAP
	REGB_ADDR_MAP0.addrmaplutctrl.addrmap_lut_wdata0 = 0x0;
	REGB_ADDR_MAP0.addrmaplutctrl.addrmap_lut_wdata1 = 0x0;
	REGB_ADDR_MAP0.addrmaplutctrl.addrmap_lut_addr = 0x0;
	REGB_ADDR_MAP0.addrmaplutctrl.addrmap_lut_rw_type = 0x0;
	REGB_ADDR_MAP0.addrmaplutctrl.addrmap_lut_rw_start = 0x0;
#endif //DDRCTL_LUT_ADDRMAP

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_ADDR_MAP1.addrmap1.addrmap_cs_bit0 = 0x0;

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_ADDR_MAP1.addrmap1.addrmap_cs_bit1 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_2 */

#ifdef MEMC_NUM_RANKS_GT_4
	REGB_ADDR_MAP1.addrmap1.addrmap_cs_bit2 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_4 */

#ifdef MEMC_NUM_RANKS_GT_8
	REGB_ADDR_MAP1.addrmap1.addrmap_cs_bit3 = 0x0;
#endif /* MEMC_NUM_RANKS_GT_8 */
#endif //MEMC_NUM_RANKS_GT_1

#ifdef UMCTL2_CID_WIDTH_GT_0
	REGB_ADDR_MAP1.addrmap2.addrmap_cid_b0 = 0x0;

#ifdef UMCTL2_CID_WIDTH_GT_1
	REGB_ADDR_MAP1.addrmap2.addrmap_cid_b1 = 0x0;
#endif /* UMCTL2_CID_WIDTH_GT_1 */

#ifdef UMCTL2_CID_WIDTH_GT_2
	REGB_ADDR_MAP1.addrmap2.addrmap_cid_b2 = 0x0;
#endif /* UMCTL2_CID_WIDTH_GT_2 */

#ifdef UMCTL2_CID_WIDTH_GT_3
	REGB_ADDR_MAP1.addrmap2.addrmap_cid_b3 = 0x0;
#endif /* UMCTL2_CID_WIDTH_GT_3 */
#endif //UMCTL2_CID_WIDTH_GT_0
	REGB_ADDR_MAP1.addrmap3.addrmap_bank_b0 = 0x0;
	REGB_ADDR_MAP1.addrmap3.addrmap_bank_b1 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_ADDR_MAP1.addrmap3.addrmap_bank_b2 = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_ADDR_MAP1.addrmap4.addrmap_bg_b0 = 0x0;
	REGB_ADDR_MAP1.addrmap4.addrmap_bg_b1 = 0x0;

#ifdef DDRCTL_DDR
	REGB_ADDR_MAP1.addrmap4.addrmap_bg_b2 = 0x0;
#endif /* DDRCTL_DDR */
	REGB_ADDR_MAP1.addrmap5.addrmap_col_b7 = 0x0;
	REGB_ADDR_MAP1.addrmap5.addrmap_col_b8 = 0x0;
	REGB_ADDR_MAP1.addrmap5.addrmap_col_b9 = 0x0;
	REGB_ADDR_MAP1.addrmap5.addrmap_col_b10 = 0x0;
	REGB_ADDR_MAP1.addrmap6.addrmap_col_b3 = 0x0;
	REGB_ADDR_MAP1.addrmap6.addrmap_col_b4 = 0x0;
	REGB_ADDR_MAP1.addrmap6.addrmap_col_b5 = 0x0;
	REGB_ADDR_MAP1.addrmap6.addrmap_col_b6 = 0x0;
	REGB_ADDR_MAP1.addrmap7.addrmap_row_b14 = 0x0;
	REGB_ADDR_MAP1.addrmap7.addrmap_row_b15 = 0x0;
	REGB_ADDR_MAP1.addrmap7.addrmap_row_b16 = 0x0;
	REGB_ADDR_MAP1.addrmap7.addrmap_row_b17 = 0x0;
	REGB_ADDR_MAP1.addrmap8.addrmap_row_b10 = 0x0;
	REGB_ADDR_MAP1.addrmap8.addrmap_row_b11 = 0x0;
	REGB_ADDR_MAP1.addrmap8.addrmap_row_b12 = 0x0;
	REGB_ADDR_MAP1.addrmap8.addrmap_row_b13 = 0x0;
	REGB_ADDR_MAP1.addrmap9.addrmap_row_b6 = 0x0;
	REGB_ADDR_MAP1.addrmap9.addrmap_row_b7 = 0x0;
	REGB_ADDR_MAP1.addrmap9.addrmap_row_b8 = 0x0;
	REGB_ADDR_MAP1.addrmap9.addrmap_row_b9 = 0x0;
	REGB_ADDR_MAP1.addrmap10.addrmap_row_b2 = 0x0;
	REGB_ADDR_MAP1.addrmap10.addrmap_row_b3 = 0x0;
	REGB_ADDR_MAP1.addrmap10.addrmap_row_b4 = 0x0;
	REGB_ADDR_MAP1.addrmap10.addrmap_row_b5 = 0x0;
	REGB_ADDR_MAP1.addrmap11.addrmap_row_b0 = 0x0;
	REGB_ADDR_MAP1.addrmap11.addrmap_row_b1 = 0x0;

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pccfg.go2critical_en = 0x0;
	REGB_ARB_PORT(0).pccfg.pagematch_limit = 0x0;

#ifdef DDRCTL_HET_INTERLEAVE_EN_1
	REGB_ARB_PORT(0).pccfg.dch_density_ratio = 0x0;
#endif /* DDRCTL_HET_INTERLEAVE_EN_1 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_0
	REGB_ARB_PORT(0).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_0 */
	REGB_ARB_PORT(0).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(0).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(0).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_0
	REGB_ARB_PORT(0).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_0 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_0
	REGB_ARB_PORT(0).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_0 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(0).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(0).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(0).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(0).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_0

#ifdef UMCTL2_PORT_CH0_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_0

#ifdef UMCTL2_PORT_CH1_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_0

#ifdef UMCTL2_PORT_CH1_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_0

#ifdef UMCTL2_PORT_CH2_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_0

#ifdef UMCTL2_PORT_CH2_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_0

#ifdef UMCTL2_PORT_CH3_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_0

#ifdef UMCTL2_PORT_CH3_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_0

#ifdef UMCTL2_PORT_CH4_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_0

#ifdef UMCTL2_PORT_CH4_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_0

#ifdef UMCTL2_PORT_CH5_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_0

#ifdef UMCTL2_PORT_CH5_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_0

#ifdef UMCTL2_PORT_CH6_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_0

#ifdef UMCTL2_PORT_CH6_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_0

#ifdef UMCTL2_PORT_CH7_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_0

#ifdef UMCTL2_PORT_CH7_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_0

#ifdef UMCTL2_PORT_CH8_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_0

#ifdef UMCTL2_PORT_CH8_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_0

#ifdef UMCTL2_PORT_CH9_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_0

#ifdef UMCTL2_PORT_CH9_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_0

#ifdef UMCTL2_PORT_CH10_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_0

#ifdef UMCTL2_PORT_CH10_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_0

#ifdef UMCTL2_PORT_CH11_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_0

#ifdef UMCTL2_PORT_CH11_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_0

#ifdef UMCTL2_PORT_CH12_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_0

#ifdef UMCTL2_PORT_CH12_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_0

#ifdef UMCTL2_PORT_CH13_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_0

#ifdef UMCTL2_PORT_CH13_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_0

#ifdef UMCTL2_PORT_CH14_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_0

#ifdef UMCTL2_PORT_CH14_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_0

#ifdef UMCTL2_PORT_CH15_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_0

#ifdef UMCTL2_PORT_CH15_0
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_0

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(0).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_0
	REGB_ARB_PORT(0).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_0 */
	REGB_ARB_PORT(0).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(0).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_0
	REGB_ARB_PORT(0).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_0 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(0).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(0).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(0).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(0).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(0).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(0).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(0).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_A_SAR_0
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[0].sarbase.base_addr = 0x0;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_0

#ifdef UMCTL2_A_SAR_0
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[0].sarsize.nblocks = 0x0;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_0

#ifdef UMCTL2_A_SAR_1
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[1].sarbase.base_addr = 0x1;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_1

#ifdef UMCTL2_A_SAR_1
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[1].sarsize.nblocks = 0x0;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_1

#ifdef UMCTL2_A_SAR_2
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[2].sarbase.base_addr = 0x2;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_2

#ifdef UMCTL2_A_SAR_2
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[2].sarsize.nblocks = 0x0;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_2

#ifdef UMCTL2_A_SAR_3
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[3].sarbase.base_addr = 0x3;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_3

#ifdef UMCTL2_A_SAR_3
#ifdef UMCTL2_INCL_ARB_OR_CHB
	REGB_ARB_PORT(0).sar[3].sarsize.nblocks = 0x0;
#endif //UMCTL2_INCL_ARB_OR_CHB
#endif //UMCTL2_A_SAR_3

#ifdef UMCTL2_SBR_EN_1
	REGB_ARB_PORT(0).sbrctl.scrub_en = 0x0;
	REGB_ARB_PORT(0).sbrctl.scrub_during_lowpower = 0x0;

#ifdef UMCTL2_DUAL_CHANNEL
	REGB_ARB_PORT(0).sbrctl.scrub_en_dch1 = 0x0;
#endif /* UMCTL2_DUAL_CHANNEL */
	REGB_ARB_PORT(0).sbrctl.scrub_burst_length_nm = 0x1;
	REGB_ARB_PORT(0).sbrctl.scrub_interval = 0xff;
	REGB_ARB_PORT(0).sbrctl.scrub_cmd_type = 0x0;

#ifdef MEMC_SIDEBAND_ECC
	REGB_ARB_PORT(0).sbrctl.sbr_correction_mode = 0x0;
#endif /* MEMC_SIDEBAND_ECC */
	REGB_ARB_PORT(0).sbrctl.scrub_burst_length_lp = 0x1;

#ifdef MEMC_SIDEBAND_ECC
#ifdef DDRCTL_KBD_SBECC_EN_1
	REGB_ARB_PORT(0).sbrctl.scrub_ue = 0x1;
#endif /* DDRCTL_KBD_SBECC_EN_1 */
#endif /* MEMC_SIDEBAND_ECC */
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
	REGB_ARB_PORT(0).sbrwdata0.scrub_pattern0 = 0x0;
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DRAM_DATA_WIDTH_64
	REGB_ARB_PORT(0).sbrwdata1.scrub_pattern1 = 0x0;
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
	REGB_ARB_PORT(0).sbrstart0.sbr_address_start_mask_0 = 0x0;
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
	REGB_ARB_PORT(0).sbrstart1.sbr_address_start_mask_1 = 0x0;
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
	REGB_ARB_PORT(0).sbrrange0.sbr_address_range_mask_0 = 0x0;
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
	REGB_ARB_PORT(0).sbrrange1.sbr_address_range_mask_1 = 0x0;
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_CHANNEL
	REGB_ARB_PORT(0).sbrstart0dch1.sbr_address_start_mask_dch1_0 = 0x0;
#endif //UMCTL2_DUAL_CHANNEL
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_CHANNEL
	REGB_ARB_PORT(0).sbrstart1dch1.sbr_address_start_mask_dch1_1 = 0x0;
#endif //UMCTL2_DUAL_CHANNEL
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_CHANNEL
	REGB_ARB_PORT(0).sbrrange0dch1.sbr_address_range_mask_dch1_0 = 0x0;
#endif //UMCTL2_DUAL_CHANNEL
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_CHANNEL
	REGB_ARB_PORT(0).sbrrange1dch1.sbr_address_range_mask_dch1_1 = 0x0;
#endif //UMCTL2_DUAL_CHANNEL
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_DUAL_CHANNEL
#ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#ifdef UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_0
	REGB_ARB_PORT(0).pdch.port_data_channel_0 = 0x0;
#endif /* UMCTL2_PORT_0 */

#ifdef UMCTL2_PORT_1
	REGB_ARB_PORT(0).pdch.port_data_channel_1 = 0x0;
#endif /* UMCTL2_PORT_1 */

#ifdef UMCTL2_PORT_2
	REGB_ARB_PORT(0).pdch.port_data_channel_2 = 0x0;
#endif /* UMCTL2_PORT_2 */

#ifdef UMCTL2_PORT_3
	REGB_ARB_PORT(0).pdch.port_data_channel_3 = 0x0;
#endif /* UMCTL2_PORT_3 */

#ifdef UMCTL2_PORT_4
	REGB_ARB_PORT(0).pdch.port_data_channel_4 = 0x0;
#endif /* UMCTL2_PORT_4 */

#ifdef UMCTL2_PORT_5
	REGB_ARB_PORT(0).pdch.port_data_channel_5 = 0x0;
#endif /* UMCTL2_PORT_5 */

#ifdef UMCTL2_PORT_6
	REGB_ARB_PORT(0).pdch.port_data_channel_6 = 0x0;
#endif /* UMCTL2_PORT_6 */

#ifdef UMCTL2_PORT_7
	REGB_ARB_PORT(0).pdch.port_data_channel_7 = 0x0;
#endif /* UMCTL2_PORT_7 */

#ifdef UMCTL2_PORT_8
	REGB_ARB_PORT(0).pdch.port_data_channel_8 = 0x0;
#endif /* UMCTL2_PORT_8 */

#ifdef UMCTL2_PORT_9
	REGB_ARB_PORT(0).pdch.port_data_channel_9 = 0x0;
#endif /* UMCTL2_PORT_9 */

#ifdef UMCTL2_PORT_10
	REGB_ARB_PORT(0).pdch.port_data_channel_10 = 0x0;
#endif /* UMCTL2_PORT_10 */

#ifdef UMCTL2_PORT_11
	REGB_ARB_PORT(0).pdch.port_data_channel_11 = 0x0;
#endif /* UMCTL2_PORT_11 */

#ifdef UMCTL2_PORT_12
	REGB_ARB_PORT(0).pdch.port_data_channel_12 = 0x0;
#endif /* UMCTL2_PORT_12 */

#ifdef UMCTL2_PORT_13
	REGB_ARB_PORT(0).pdch.port_data_channel_13 = 0x0;
#endif /* UMCTL2_PORT_13 */

#ifdef UMCTL2_PORT_14
	REGB_ARB_PORT(0).pdch.port_data_channel_14 = 0x0;
#endif /* UMCTL2_PORT_14 */

#ifdef UMCTL2_PORT_15
	REGB_ARB_PORT(0).pdch.port_data_channel_15 = 0x0;
#endif /* UMCTL2_PORT_15 */
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#endif //UMCTL2_DUAL_CHANNEL

#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DDR5
	REGB_ARB_PORT(0).sbrlpctl.perrank_dis_scrub = 0x0;
	REGB_ARB_PORT(0).sbrlpctl.scrub_restore = 0x0;

#ifdef DDRCTL_DDR_DUAL_CHANNEL_EN
	REGB_ARB_PORT(0).sbrlpctl.perrank_dis_scrub_dch1 = 0x0;
#endif /* DDRCTL_DDR_DUAL_CHANNEL_EN */

#ifdef DDRCTL_DDR_DUAL_CHANNEL_EN
	REGB_ARB_PORT(0).sbrlpctl.scrub_restore_dch1 = 0x0;
#endif /* DDRCTL_DDR_DUAL_CHANNEL_EN */
#endif //MEMC_DDR5
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DDR5
	REGB_ARB_PORT(0).sbraddrrestore0.scrub_restore_address0 = 0x0;
#endif //MEMC_DDR5
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DDR5
#ifdef MEMC_HIF_ADDR_WIDTH_GT_32
	REGB_ARB_PORT(0).sbraddrrestore1.scrub_restore_address1 = 0x0;
#endif //MEMC_HIF_ADDR_WIDTH_GT_32
#endif //MEMC_DDR5
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
	REGB_ARB_PORT(0).sbraddrrestore0dch1.scrub_restore_address0_dch1 = 0x0;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#endif //MEMC_DDR5
#endif //UMCTL2_SBR_EN_1

#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DDR5
#ifdef MEMC_HIF_ADDR_WIDTH_GT_32
#ifdef DDRCTL_DDR_DUAL_CHANNEL
	REGB_ARB_PORT(0).sbraddrrestore1dch1.scrub_restore_address1_dch1 = 0x0;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#endif //MEMC_HIF_ADDR_WIDTH_GT_32
#endif //MEMC_DDR5
#endif //UMCTL2_SBR_EN_1

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(0).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(0).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(0).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(0).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(0).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(0).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(0).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(0).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(0).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(0).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(0).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(0).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(0).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(0).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(0).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(0).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(0).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(0).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(0).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(0).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(0).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(0).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(0).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(0).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(0).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(0).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(0).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(0).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(0).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(0).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(0).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(0).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(0).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(0).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(0).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(0).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(0).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(0).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(0).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(0).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(0).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(0).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(0).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(0).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(0).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(0).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(0).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(0).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(0).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(0).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(0).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(0).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(0).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(0).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(0).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(0).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(0).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(0).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(0).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(0).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(0).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(0).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(0).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(0).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(0).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(0).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(0).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(0).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(0).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(0).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(0).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(0).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(0).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(0).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(0).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(0).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(0).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(0).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(0).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(0).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(0).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_1
	REGB_ARB_PORT(1).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_1 */
	REGB_ARB_PORT(1).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(1).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(1).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_1
	REGB_ARB_PORT(1).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_1 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_1
	REGB_ARB_PORT(1).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_1 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(1).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(1).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(1).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(1).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_1

#ifdef UMCTL2_PORT_CH0_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_1

#ifdef UMCTL2_PORT_CH1_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_1

#ifdef UMCTL2_PORT_CH1_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_1

#ifdef UMCTL2_PORT_CH2_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_1

#ifdef UMCTL2_PORT_CH2_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_1

#ifdef UMCTL2_PORT_CH3_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_1

#ifdef UMCTL2_PORT_CH3_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_1

#ifdef UMCTL2_PORT_CH4_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_1

#ifdef UMCTL2_PORT_CH4_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_1

#ifdef UMCTL2_PORT_CH5_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_1

#ifdef UMCTL2_PORT_CH5_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_1

#ifdef UMCTL2_PORT_CH6_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_1

#ifdef UMCTL2_PORT_CH6_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_1

#ifdef UMCTL2_PORT_CH7_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_1

#ifdef UMCTL2_PORT_CH7_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_1

#ifdef UMCTL2_PORT_CH8_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_1

#ifdef UMCTL2_PORT_CH8_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_1

#ifdef UMCTL2_PORT_CH9_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_1

#ifdef UMCTL2_PORT_CH9_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_1

#ifdef UMCTL2_PORT_CH10_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_1

#ifdef UMCTL2_PORT_CH10_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_1

#ifdef UMCTL2_PORT_CH11_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_1

#ifdef UMCTL2_PORT_CH11_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_1

#ifdef UMCTL2_PORT_CH12_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_1

#ifdef UMCTL2_PORT_CH12_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_1

#ifdef UMCTL2_PORT_CH13_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_1

#ifdef UMCTL2_PORT_CH13_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_1

#ifdef UMCTL2_PORT_CH14_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_1

#ifdef UMCTL2_PORT_CH14_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_1

#ifdef UMCTL2_PORT_CH15_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_1

#ifdef UMCTL2_PORT_CH15_1
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_1

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(1).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_1
	REGB_ARB_PORT(1).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_1 */
	REGB_ARB_PORT(1).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(1).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_1
	REGB_ARB_PORT(1).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_1 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(1).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(1).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(1).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(1).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(1).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(1).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(1).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(1).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(1).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(1).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(1).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(1).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(1).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(1).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(1).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(1).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(1).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(1).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(1).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(1).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(1).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(1).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(1).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(1).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(1).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(1).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(1).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(1).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(1).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(1).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(1).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(1).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(1).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(1).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(1).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(1).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(1).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(1).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(1).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(1).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(1).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(1).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(1).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(1).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(1).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(1).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(1).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(1).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(1).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(1).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(1).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(1).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(1).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(1).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(1).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(1).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(1).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(1).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(1).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(1).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(1).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(1).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(1).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(1).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(1).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(1).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(1).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(1).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(1).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(1).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(1).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(1).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(1).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(1).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(1).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(1).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(1).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(1).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(1).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(1).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(1).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(1).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(1).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(1).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(1).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(1).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(1).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(1).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_2
	REGB_ARB_PORT(2).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_2 */
	REGB_ARB_PORT(2).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(2).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(2).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_2
	REGB_ARB_PORT(2).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_2 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_2
	REGB_ARB_PORT(2).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_2 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(2).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(2).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(2).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(2).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_2

#ifdef UMCTL2_PORT_CH0_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_2

#ifdef UMCTL2_PORT_CH1_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_2

#ifdef UMCTL2_PORT_CH1_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_2

#ifdef UMCTL2_PORT_CH2_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_2

#ifdef UMCTL2_PORT_CH2_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_2

#ifdef UMCTL2_PORT_CH3_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_2

#ifdef UMCTL2_PORT_CH3_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_2

#ifdef UMCTL2_PORT_CH4_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_2

#ifdef UMCTL2_PORT_CH4_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_2

#ifdef UMCTL2_PORT_CH5_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_2

#ifdef UMCTL2_PORT_CH5_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_2

#ifdef UMCTL2_PORT_CH6_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_2

#ifdef UMCTL2_PORT_CH6_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_2

#ifdef UMCTL2_PORT_CH7_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_2

#ifdef UMCTL2_PORT_CH7_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_2

#ifdef UMCTL2_PORT_CH8_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_2

#ifdef UMCTL2_PORT_CH8_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_2

#ifdef UMCTL2_PORT_CH9_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_2

#ifdef UMCTL2_PORT_CH9_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_2

#ifdef UMCTL2_PORT_CH10_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_2

#ifdef UMCTL2_PORT_CH10_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_2

#ifdef UMCTL2_PORT_CH11_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_2

#ifdef UMCTL2_PORT_CH11_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_2

#ifdef UMCTL2_PORT_CH12_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_2

#ifdef UMCTL2_PORT_CH12_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_2

#ifdef UMCTL2_PORT_CH13_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_2

#ifdef UMCTL2_PORT_CH13_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_2

#ifdef UMCTL2_PORT_CH14_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_2

#ifdef UMCTL2_PORT_CH14_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_2

#ifdef UMCTL2_PORT_CH15_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_2

#ifdef UMCTL2_PORT_CH15_2
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_2

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(2).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_2
	REGB_ARB_PORT(2).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_2 */
	REGB_ARB_PORT(2).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(2).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_2
	REGB_ARB_PORT(2).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_2 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(2).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(2).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(2).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(2).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(2).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(2).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(2).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(2).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(2).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(2).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(2).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(2).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(2).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(2).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(2).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(2).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(2).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(2).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(2).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(2).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(2).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(2).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(2).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(2).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(2).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(2).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(2).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(2).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(2).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(2).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(2).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(2).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(2).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(2).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(2).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(2).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(2).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(2).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(2).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(2).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(2).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(2).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(2).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(2).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(2).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(2).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(2).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(2).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(2).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(2).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(2).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(2).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(2).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(2).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(2).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(2).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(2).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(2).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(2).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(2).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(2).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(2).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(2).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(2).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(2).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(2).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(2).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(2).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(2).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(2).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(2).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(2).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(2).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(2).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(2).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(2).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(2).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(2).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(2).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(2).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(2).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(2).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(2).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(2).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(2).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(2).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(2).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(2).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_3
	REGB_ARB_PORT(3).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_3 */
	REGB_ARB_PORT(3).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(3).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(3).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_3
	REGB_ARB_PORT(3).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_3 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_3
	REGB_ARB_PORT(3).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_3 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(3).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(3).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(3).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(3).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_3

#ifdef UMCTL2_PORT_CH0_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_3

#ifdef UMCTL2_PORT_CH1_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_3

#ifdef UMCTL2_PORT_CH1_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_3

#ifdef UMCTL2_PORT_CH2_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_3

#ifdef UMCTL2_PORT_CH2_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_3

#ifdef UMCTL2_PORT_CH3_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_3

#ifdef UMCTL2_PORT_CH3_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_3

#ifdef UMCTL2_PORT_CH4_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_3

#ifdef UMCTL2_PORT_CH4_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_3

#ifdef UMCTL2_PORT_CH5_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_3

#ifdef UMCTL2_PORT_CH5_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_3

#ifdef UMCTL2_PORT_CH6_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_3

#ifdef UMCTL2_PORT_CH6_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_3

#ifdef UMCTL2_PORT_CH7_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_3

#ifdef UMCTL2_PORT_CH7_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_3

#ifdef UMCTL2_PORT_CH8_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_3

#ifdef UMCTL2_PORT_CH8_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_3

#ifdef UMCTL2_PORT_CH9_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_3

#ifdef UMCTL2_PORT_CH9_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_3

#ifdef UMCTL2_PORT_CH10_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_3

#ifdef UMCTL2_PORT_CH10_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_3

#ifdef UMCTL2_PORT_CH11_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_3

#ifdef UMCTL2_PORT_CH11_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_3

#ifdef UMCTL2_PORT_CH12_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_3

#ifdef UMCTL2_PORT_CH12_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_3

#ifdef UMCTL2_PORT_CH13_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_3

#ifdef UMCTL2_PORT_CH13_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_3

#ifdef UMCTL2_PORT_CH14_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_3

#ifdef UMCTL2_PORT_CH14_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_3

#ifdef UMCTL2_PORT_CH15_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_3

#ifdef UMCTL2_PORT_CH15_3
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_3

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(3).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_3
	REGB_ARB_PORT(3).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_3 */
	REGB_ARB_PORT(3).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(3).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_3
	REGB_ARB_PORT(3).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_3 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(3).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(3).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(3).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(3).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(3).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(3).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(3).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(3).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(3).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(3).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(3).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(3).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(3).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(3).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(3).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(3).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(3).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(3).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(3).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(3).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(3).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(3).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(3).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(3).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(3).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(3).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(3).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(3).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(3).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(3).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(3).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(3).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(3).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(3).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(3).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(3).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(3).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(3).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(3).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(3).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(3).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(3).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(3).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(3).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(3).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(3).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(3).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(3).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(3).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(3).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(3).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(3).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(3).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(3).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(3).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(3).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(3).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(3).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(3).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(3).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(3).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(3).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(3).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(3).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(3).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(3).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(3).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(3).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(3).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(3).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(3).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(3).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(3).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(3).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(3).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(3).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(3).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(3).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(3).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(3).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(3).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(3).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(3).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(3).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(3).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(3).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(3).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(3).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_4
	REGB_ARB_PORT(4).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_4 */
	REGB_ARB_PORT(4).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(4).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(4).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_4
	REGB_ARB_PORT(4).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_4 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_4
	REGB_ARB_PORT(4).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_4 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(4).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(4).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(4).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(4).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_4

#ifdef UMCTL2_PORT_CH0_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_4

#ifdef UMCTL2_PORT_CH1_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_4

#ifdef UMCTL2_PORT_CH1_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_4

#ifdef UMCTL2_PORT_CH2_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_4

#ifdef UMCTL2_PORT_CH2_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_4

#ifdef UMCTL2_PORT_CH3_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_4

#ifdef UMCTL2_PORT_CH3_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_4

#ifdef UMCTL2_PORT_CH4_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_4

#ifdef UMCTL2_PORT_CH4_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_4

#ifdef UMCTL2_PORT_CH5_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_4

#ifdef UMCTL2_PORT_CH5_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_4

#ifdef UMCTL2_PORT_CH6_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_4

#ifdef UMCTL2_PORT_CH6_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_4

#ifdef UMCTL2_PORT_CH7_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_4

#ifdef UMCTL2_PORT_CH7_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_4

#ifdef UMCTL2_PORT_CH8_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_4

#ifdef UMCTL2_PORT_CH8_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_4

#ifdef UMCTL2_PORT_CH9_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_4

#ifdef UMCTL2_PORT_CH9_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_4

#ifdef UMCTL2_PORT_CH10_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_4

#ifdef UMCTL2_PORT_CH10_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_4

#ifdef UMCTL2_PORT_CH11_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_4

#ifdef UMCTL2_PORT_CH11_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_4

#ifdef UMCTL2_PORT_CH12_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_4

#ifdef UMCTL2_PORT_CH12_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_4

#ifdef UMCTL2_PORT_CH13_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_4

#ifdef UMCTL2_PORT_CH13_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_4

#ifdef UMCTL2_PORT_CH14_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_4

#ifdef UMCTL2_PORT_CH14_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_4

#ifdef UMCTL2_PORT_CH15_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_4

#ifdef UMCTL2_PORT_CH15_4
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_4

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(4).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_4
	REGB_ARB_PORT(4).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_4 */
	REGB_ARB_PORT(4).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(4).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_4
	REGB_ARB_PORT(4).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_4 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(4).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(4).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(4).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(4).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(4).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(4).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(4).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(4).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(4).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(4).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(4).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(4).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(4).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(4).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(4).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(4).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(4).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(4).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(4).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(4).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(4).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(4).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(4).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(4).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(4).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(4).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(4).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(4).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(4).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(4).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(4).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(4).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(4).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(4).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(4).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(4).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(4).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(4).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(4).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(4).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(4).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(4).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(4).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(4).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(4).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(4).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(4).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(4).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(4).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(4).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(4).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(4).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(4).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(4).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(4).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(4).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(4).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(4).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(4).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(4).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(4).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(4).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(4).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(4).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(4).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(4).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(4).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(4).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(4).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(4).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(4).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(4).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(4).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(4).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(4).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(4).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(4).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(4).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(4).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(4).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(4).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(4).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(4).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(4).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(4).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(4).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(4).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(4).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_5
	REGB_ARB_PORT(5).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_5 */
	REGB_ARB_PORT(5).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(5).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(5).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_5
	REGB_ARB_PORT(5).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_5 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_5
	REGB_ARB_PORT(5).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_5 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(5).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(5).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(5).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(5).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_5

#ifdef UMCTL2_PORT_CH0_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_5

#ifdef UMCTL2_PORT_CH1_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_5

#ifdef UMCTL2_PORT_CH1_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_5

#ifdef UMCTL2_PORT_CH2_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_5

#ifdef UMCTL2_PORT_CH2_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_5

#ifdef UMCTL2_PORT_CH3_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_5

#ifdef UMCTL2_PORT_CH3_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_5

#ifdef UMCTL2_PORT_CH4_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_5

#ifdef UMCTL2_PORT_CH4_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_5

#ifdef UMCTL2_PORT_CH5_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_5

#ifdef UMCTL2_PORT_CH5_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_5

#ifdef UMCTL2_PORT_CH6_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_5

#ifdef UMCTL2_PORT_CH6_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_5

#ifdef UMCTL2_PORT_CH7_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_5

#ifdef UMCTL2_PORT_CH7_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_5

#ifdef UMCTL2_PORT_CH8_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_5

#ifdef UMCTL2_PORT_CH8_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_5

#ifdef UMCTL2_PORT_CH9_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_5

#ifdef UMCTL2_PORT_CH9_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_5

#ifdef UMCTL2_PORT_CH10_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_5

#ifdef UMCTL2_PORT_CH10_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_5

#ifdef UMCTL2_PORT_CH11_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_5

#ifdef UMCTL2_PORT_CH11_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_5

#ifdef UMCTL2_PORT_CH12_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_5

#ifdef UMCTL2_PORT_CH12_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_5

#ifdef UMCTL2_PORT_CH13_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_5

#ifdef UMCTL2_PORT_CH13_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_5

#ifdef UMCTL2_PORT_CH14_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_5

#ifdef UMCTL2_PORT_CH14_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_5

#ifdef UMCTL2_PORT_CH15_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_5

#ifdef UMCTL2_PORT_CH15_5
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_5

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(5).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_5
	REGB_ARB_PORT(5).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_5 */
	REGB_ARB_PORT(5).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(5).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_5
	REGB_ARB_PORT(5).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_5 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(5).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(5).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(5).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(5).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(5).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(5).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(5).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(5).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(5).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(5).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(5).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(5).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(5).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(5).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(5).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(5).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(5).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(5).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(5).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(5).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(5).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(5).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(5).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(5).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(5).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(5).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(5).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(5).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(5).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(5).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(5).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(5).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(5).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(5).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(5).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(5).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(5).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(5).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(5).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(5).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(5).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(5).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(5).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(5).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(5).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(5).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(5).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(5).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(5).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(5).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(5).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(5).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(5).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(5).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(5).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(5).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(5).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(5).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(5).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(5).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(5).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(5).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(5).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(5).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(5).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(5).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(5).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(5).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(5).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(5).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(5).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(5).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(5).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(5).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(5).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(5).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(5).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(5).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(5).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(5).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(5).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(5).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(5).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(5).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(5).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(5).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(5).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(5).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_6
	REGB_ARB_PORT(6).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_6 */
	REGB_ARB_PORT(6).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(6).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(6).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_6
	REGB_ARB_PORT(6).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_6 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_6
	REGB_ARB_PORT(6).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_6 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(6).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(6).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(6).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(6).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_6

#ifdef UMCTL2_PORT_CH0_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_6

#ifdef UMCTL2_PORT_CH1_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_6

#ifdef UMCTL2_PORT_CH1_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_6

#ifdef UMCTL2_PORT_CH2_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_6

#ifdef UMCTL2_PORT_CH2_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_6

#ifdef UMCTL2_PORT_CH3_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_6

#ifdef UMCTL2_PORT_CH3_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_6

#ifdef UMCTL2_PORT_CH4_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_6

#ifdef UMCTL2_PORT_CH4_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_6

#ifdef UMCTL2_PORT_CH5_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_6

#ifdef UMCTL2_PORT_CH5_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_6

#ifdef UMCTL2_PORT_CH6_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_6

#ifdef UMCTL2_PORT_CH6_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_6

#ifdef UMCTL2_PORT_CH7_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_6

#ifdef UMCTL2_PORT_CH7_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_6

#ifdef UMCTL2_PORT_CH8_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_6

#ifdef UMCTL2_PORT_CH8_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_6

#ifdef UMCTL2_PORT_CH9_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_6

#ifdef UMCTL2_PORT_CH9_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_6

#ifdef UMCTL2_PORT_CH10_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_6

#ifdef UMCTL2_PORT_CH10_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_6

#ifdef UMCTL2_PORT_CH11_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_6

#ifdef UMCTL2_PORT_CH11_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_6

#ifdef UMCTL2_PORT_CH12_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_6

#ifdef UMCTL2_PORT_CH12_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_6

#ifdef UMCTL2_PORT_CH13_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_6

#ifdef UMCTL2_PORT_CH13_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_6

#ifdef UMCTL2_PORT_CH14_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_6

#ifdef UMCTL2_PORT_CH14_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_6

#ifdef UMCTL2_PORT_CH15_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_6

#ifdef UMCTL2_PORT_CH15_6
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_6

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(6).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_6
	REGB_ARB_PORT(6).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_6 */
	REGB_ARB_PORT(6).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(6).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_6
	REGB_ARB_PORT(6).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_6 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(6).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(6).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(6).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(6).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(6).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(6).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(6).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(6).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(6).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(6).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(6).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(6).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(6).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(6).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(6).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(6).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(6).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(6).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(6).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(6).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(6).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(6).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(6).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(6).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(6).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(6).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(6).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(6).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(6).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(6).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(6).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(6).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(6).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(6).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(6).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(6).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(6).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(6).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(6).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(6).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(6).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(6).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(6).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(6).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(6).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(6).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(6).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(6).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(6).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(6).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(6).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(6).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(6).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(6).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(6).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(6).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(6).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(6).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(6).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(6).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(6).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(6).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(6).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(6).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(6).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(6).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(6).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(6).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(6).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(6).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(6).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(6).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(6).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(6).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(6).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(6).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(6).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(6).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(6).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(6).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(6).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(6).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(6).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(6).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(6).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(6).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(6).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(6).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_7
	REGB_ARB_PORT(7).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_7 */
	REGB_ARB_PORT(7).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(7).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(7).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_7
	REGB_ARB_PORT(7).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_7 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_7
	REGB_ARB_PORT(7).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_7 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(7).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(7).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(7).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(7).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_7

#ifdef UMCTL2_PORT_CH0_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_7

#ifdef UMCTL2_PORT_CH1_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_7

#ifdef UMCTL2_PORT_CH1_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_7

#ifdef UMCTL2_PORT_CH2_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_7

#ifdef UMCTL2_PORT_CH2_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_7

#ifdef UMCTL2_PORT_CH3_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_7

#ifdef UMCTL2_PORT_CH3_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_7

#ifdef UMCTL2_PORT_CH4_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_7

#ifdef UMCTL2_PORT_CH4_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_7

#ifdef UMCTL2_PORT_CH5_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_7

#ifdef UMCTL2_PORT_CH5_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_7

#ifdef UMCTL2_PORT_CH6_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_7

#ifdef UMCTL2_PORT_CH6_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_7

#ifdef UMCTL2_PORT_CH7_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_7

#ifdef UMCTL2_PORT_CH7_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_7

#ifdef UMCTL2_PORT_CH8_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_7

#ifdef UMCTL2_PORT_CH8_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_7

#ifdef UMCTL2_PORT_CH9_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_7

#ifdef UMCTL2_PORT_CH9_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_7

#ifdef UMCTL2_PORT_CH10_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_7

#ifdef UMCTL2_PORT_CH10_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_7

#ifdef UMCTL2_PORT_CH11_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_7

#ifdef UMCTL2_PORT_CH11_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_7

#ifdef UMCTL2_PORT_CH12_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_7

#ifdef UMCTL2_PORT_CH12_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_7

#ifdef UMCTL2_PORT_CH13_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_7

#ifdef UMCTL2_PORT_CH13_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_7

#ifdef UMCTL2_PORT_CH14_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_7

#ifdef UMCTL2_PORT_CH14_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_7

#ifdef UMCTL2_PORT_CH15_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_7

#ifdef UMCTL2_PORT_CH15_7
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_7

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(7).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_7
	REGB_ARB_PORT(7).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_7 */
	REGB_ARB_PORT(7).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(7).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_7
	REGB_ARB_PORT(7).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_7 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(7).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(7).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(7).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(7).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(7).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(7).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(7).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(7).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(7).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(7).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(7).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(7).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(7).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(7).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(7).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(7).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(7).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(7).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(7).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(7).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(7).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(7).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(7).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(7).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(7).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(7).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(7).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(7).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(7).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(7).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(7).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(7).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(7).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(7).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(7).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(7).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(7).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(7).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(7).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(7).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(7).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(7).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(7).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(7).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(7).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(7).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(7).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(7).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(7).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(7).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(7).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(7).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(7).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(7).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(7).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(7).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(7).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(7).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(7).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(7).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(7).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(7).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(7).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(7).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(7).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(7).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(7).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(7).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(7).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(7).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(7).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(7).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(7).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(7).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(7).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(7).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(7).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(7).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(7).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(7).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(7).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(7).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(7).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(7).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(7).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(7).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(7).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(7).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_8
	REGB_ARB_PORT(8).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_8 */
	REGB_ARB_PORT(8).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(8).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(8).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_8
	REGB_ARB_PORT(8).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_8 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_8
	REGB_ARB_PORT(8).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_8 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(8).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(8).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(8).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(8).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_8

#ifdef UMCTL2_PORT_CH0_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_8

#ifdef UMCTL2_PORT_CH1_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_8

#ifdef UMCTL2_PORT_CH1_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_8

#ifdef UMCTL2_PORT_CH2_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_8

#ifdef UMCTL2_PORT_CH2_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_8

#ifdef UMCTL2_PORT_CH3_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_8

#ifdef UMCTL2_PORT_CH3_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_8

#ifdef UMCTL2_PORT_CH4_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_8

#ifdef UMCTL2_PORT_CH4_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_8

#ifdef UMCTL2_PORT_CH5_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_8

#ifdef UMCTL2_PORT_CH5_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_8

#ifdef UMCTL2_PORT_CH6_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_8

#ifdef UMCTL2_PORT_CH6_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_8

#ifdef UMCTL2_PORT_CH7_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_8

#ifdef UMCTL2_PORT_CH7_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_8

#ifdef UMCTL2_PORT_CH8_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_8

#ifdef UMCTL2_PORT_CH8_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_8

#ifdef UMCTL2_PORT_CH9_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_8

#ifdef UMCTL2_PORT_CH9_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_8

#ifdef UMCTL2_PORT_CH10_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_8

#ifdef UMCTL2_PORT_CH10_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_8

#ifdef UMCTL2_PORT_CH11_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_8

#ifdef UMCTL2_PORT_CH11_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_8

#ifdef UMCTL2_PORT_CH12_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_8

#ifdef UMCTL2_PORT_CH12_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_8

#ifdef UMCTL2_PORT_CH13_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_8

#ifdef UMCTL2_PORT_CH13_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_8

#ifdef UMCTL2_PORT_CH14_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_8

#ifdef UMCTL2_PORT_CH14_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_8

#ifdef UMCTL2_PORT_CH15_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_8

#ifdef UMCTL2_PORT_CH15_8
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_8

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(8).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_8
	REGB_ARB_PORT(8).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_8 */
	REGB_ARB_PORT(8).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(8).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_8
	REGB_ARB_PORT(8).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_8 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(8).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(8).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(8).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(8).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(8).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(8).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(8).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(8).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(8).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(8).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(8).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(8).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(8).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(8).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(8).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(8).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(8).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(8).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(8).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(8).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(8).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(8).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(8).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(8).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(8).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(8).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(8).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(8).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(8).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(8).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(8).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(8).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(8).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(8).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(8).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(8).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(8).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(8).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(8).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(8).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(8).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(8).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(8).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(8).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(8).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(8).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(8).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(8).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(8).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(8).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(8).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(8).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(8).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(8).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(8).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(8).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(8).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(8).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(8).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(8).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(8).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(8).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(8).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(8).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(8).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(8).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(8).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(8).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(8).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(8).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(8).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(8).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(8).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(8).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(8).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(8).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(8).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(8).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(8).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(8).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(8).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(8).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(8).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(8).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(8).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(8).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(8).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(8).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_9
	REGB_ARB_PORT(9).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_9 */
	REGB_ARB_PORT(9).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(9).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(9).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_9
	REGB_ARB_PORT(9).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_9 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_9
	REGB_ARB_PORT(9).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_9 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(9).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(9).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(9).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(9).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_9

#ifdef UMCTL2_PORT_CH0_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_9

#ifdef UMCTL2_PORT_CH1_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_9

#ifdef UMCTL2_PORT_CH1_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_9

#ifdef UMCTL2_PORT_CH2_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_9

#ifdef UMCTL2_PORT_CH2_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_9

#ifdef UMCTL2_PORT_CH3_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_9

#ifdef UMCTL2_PORT_CH3_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_9

#ifdef UMCTL2_PORT_CH4_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_9

#ifdef UMCTL2_PORT_CH4_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_9

#ifdef UMCTL2_PORT_CH5_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_9

#ifdef UMCTL2_PORT_CH5_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_9

#ifdef UMCTL2_PORT_CH6_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_9

#ifdef UMCTL2_PORT_CH6_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_9

#ifdef UMCTL2_PORT_CH7_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_9

#ifdef UMCTL2_PORT_CH7_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_9

#ifdef UMCTL2_PORT_CH8_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_9

#ifdef UMCTL2_PORT_CH8_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_9

#ifdef UMCTL2_PORT_CH9_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_9

#ifdef UMCTL2_PORT_CH9_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_9

#ifdef UMCTL2_PORT_CH10_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_9

#ifdef UMCTL2_PORT_CH10_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_9

#ifdef UMCTL2_PORT_CH11_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_9

#ifdef UMCTL2_PORT_CH11_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_9

#ifdef UMCTL2_PORT_CH12_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_9

#ifdef UMCTL2_PORT_CH12_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_9

#ifdef UMCTL2_PORT_CH13_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_9

#ifdef UMCTL2_PORT_CH13_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_9

#ifdef UMCTL2_PORT_CH14_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_9

#ifdef UMCTL2_PORT_CH14_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_9

#ifdef UMCTL2_PORT_CH15_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_9

#ifdef UMCTL2_PORT_CH15_9
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_9

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(9).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_9
	REGB_ARB_PORT(9).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_9 */
	REGB_ARB_PORT(9).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(9).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_9
	REGB_ARB_PORT(9).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_9 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(9).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(9).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(9).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(9).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(9).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(9).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(9).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(9).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(9).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(9).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(9).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(9).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(9).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(9).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(9).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(9).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(9).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(9).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(9).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(9).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(9).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(9).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(9).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(9).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(9).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(9).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(9).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(9).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(9).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(9).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(9).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(9).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(9).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(9).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(9).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(9).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(9).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(9).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(9).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(9).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(9).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(9).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(9).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(9).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(9).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(9).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(9).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(9).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(9).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(9).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(9).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(9).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(9).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(9).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(9).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(9).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(9).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(9).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(9).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(9).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(9).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(9).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(9).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(9).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(9).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(9).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(9).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(9).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(9).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(9).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(9).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(9).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(9).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(9).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(9).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(9).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(9).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(9).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(9).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(9).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(9).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(9).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(9).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(9).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(9).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(9).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(9).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(9).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_10
	REGB_ARB_PORT(10).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_10 */
	REGB_ARB_PORT(10).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(10).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(10).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_10
	REGB_ARB_PORT(10).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_10 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_10
	REGB_ARB_PORT(10).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_10 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(10).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(10).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(10).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(10).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_10

#ifdef UMCTL2_PORT_CH0_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_10

#ifdef UMCTL2_PORT_CH1_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_10

#ifdef UMCTL2_PORT_CH1_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_10

#ifdef UMCTL2_PORT_CH2_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_10

#ifdef UMCTL2_PORT_CH2_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_10

#ifdef UMCTL2_PORT_CH3_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_10

#ifdef UMCTL2_PORT_CH3_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_10

#ifdef UMCTL2_PORT_CH4_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_10

#ifdef UMCTL2_PORT_CH4_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_10

#ifdef UMCTL2_PORT_CH5_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_10

#ifdef UMCTL2_PORT_CH5_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_10

#ifdef UMCTL2_PORT_CH6_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_10

#ifdef UMCTL2_PORT_CH6_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_10

#ifdef UMCTL2_PORT_CH7_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_10

#ifdef UMCTL2_PORT_CH7_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_10

#ifdef UMCTL2_PORT_CH8_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_10

#ifdef UMCTL2_PORT_CH8_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_10

#ifdef UMCTL2_PORT_CH9_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_10

#ifdef UMCTL2_PORT_CH9_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_10

#ifdef UMCTL2_PORT_CH10_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_10

#ifdef UMCTL2_PORT_CH10_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_10

#ifdef UMCTL2_PORT_CH11_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_10

#ifdef UMCTL2_PORT_CH11_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_10

#ifdef UMCTL2_PORT_CH12_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_10

#ifdef UMCTL2_PORT_CH12_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_10

#ifdef UMCTL2_PORT_CH13_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_10

#ifdef UMCTL2_PORT_CH13_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_10

#ifdef UMCTL2_PORT_CH14_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_10

#ifdef UMCTL2_PORT_CH14_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_10

#ifdef UMCTL2_PORT_CH15_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_10

#ifdef UMCTL2_PORT_CH15_10
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_10

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(10).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_10
	REGB_ARB_PORT(10).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_10 */
	REGB_ARB_PORT(10).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(10).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_10
	REGB_ARB_PORT(10).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_10 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(10).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(10).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(10).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(10).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(10).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(10).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(10).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(10).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(10).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(10).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(10).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(10).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(10).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(10).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(10).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(10).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(10).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(10).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(10).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(10).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(10).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(10).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(10).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(10).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(10).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(10).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(10).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(10).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(10).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(10).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(10).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(10).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(10).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(10).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(10).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(10).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(10).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(10).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(10).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(10).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(10).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(10).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(10).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(10).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(10).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(10).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(10).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(10).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(10).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(10).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(10).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(10).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(10).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(10).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(10).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(10).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(10).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(10).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(10).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(10).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(10).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(10).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(10).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(10).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(10).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(10).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(10).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(10).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(10).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(10).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(10).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(10).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(10).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(10).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(10).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(10).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(10).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(10).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(10).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(10).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(10).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(10).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(10).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(10).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(10).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(10).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(10).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(10).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_11
	REGB_ARB_PORT(11).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_11 */
	REGB_ARB_PORT(11).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(11).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(11).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_11
	REGB_ARB_PORT(11).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_11 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_11
	REGB_ARB_PORT(11).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_11 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(11).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(11).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(11).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(11).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_11

#ifdef UMCTL2_PORT_CH0_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_11

#ifdef UMCTL2_PORT_CH1_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_11

#ifdef UMCTL2_PORT_CH1_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_11

#ifdef UMCTL2_PORT_CH2_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_11

#ifdef UMCTL2_PORT_CH2_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_11

#ifdef UMCTL2_PORT_CH3_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_11

#ifdef UMCTL2_PORT_CH3_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_11

#ifdef UMCTL2_PORT_CH4_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_11

#ifdef UMCTL2_PORT_CH4_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_11

#ifdef UMCTL2_PORT_CH5_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_11

#ifdef UMCTL2_PORT_CH5_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_11

#ifdef UMCTL2_PORT_CH6_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_11

#ifdef UMCTL2_PORT_CH6_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_11

#ifdef UMCTL2_PORT_CH7_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_11

#ifdef UMCTL2_PORT_CH7_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_11

#ifdef UMCTL2_PORT_CH8_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_11

#ifdef UMCTL2_PORT_CH8_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_11

#ifdef UMCTL2_PORT_CH9_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_11

#ifdef UMCTL2_PORT_CH9_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_11

#ifdef UMCTL2_PORT_CH10_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_11

#ifdef UMCTL2_PORT_CH10_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_11

#ifdef UMCTL2_PORT_CH11_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_11

#ifdef UMCTL2_PORT_CH11_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_11

#ifdef UMCTL2_PORT_CH12_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_11

#ifdef UMCTL2_PORT_CH12_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_11

#ifdef UMCTL2_PORT_CH13_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_11

#ifdef UMCTL2_PORT_CH13_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_11

#ifdef UMCTL2_PORT_CH14_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_11

#ifdef UMCTL2_PORT_CH14_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_11

#ifdef UMCTL2_PORT_CH15_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_11

#ifdef UMCTL2_PORT_CH15_11
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_11

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(11).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_11
	REGB_ARB_PORT(11).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_11 */
	REGB_ARB_PORT(11).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(11).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_11
	REGB_ARB_PORT(11).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_11 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(11).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(11).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(11).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(11).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(11).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(11).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(11).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(11).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(11).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(11).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(11).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(11).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(11).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(11).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(11).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(11).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(11).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(11).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(11).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(11).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(11).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(11).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(11).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(11).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(11).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(11).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(11).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(11).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(11).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(11).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(11).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(11).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(11).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(11).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(11).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(11).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(11).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(11).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(11).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(11).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(11).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(11).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(11).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(11).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(11).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(11).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(11).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(11).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(11).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(11).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(11).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(11).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(11).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(11).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(11).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(11).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(11).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(11).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(11).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(11).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(11).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(11).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(11).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(11).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(11).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(11).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(11).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(11).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(11).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(11).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(11).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(11).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(11).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(11).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(11).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(11).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(11).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(11).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(11).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(11).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(11).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(11).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(11).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(11).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(11).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(11).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(11).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(11).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_12
	REGB_ARB_PORT(12).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_12 */
	REGB_ARB_PORT(12).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(12).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(12).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_12
	REGB_ARB_PORT(12).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_12 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_12
	REGB_ARB_PORT(12).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_12 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(12).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(12).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(12).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(12).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_12

#ifdef UMCTL2_PORT_CH0_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_12

#ifdef UMCTL2_PORT_CH1_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_12

#ifdef UMCTL2_PORT_CH1_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_12

#ifdef UMCTL2_PORT_CH2_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_12

#ifdef UMCTL2_PORT_CH2_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_12

#ifdef UMCTL2_PORT_CH3_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_12

#ifdef UMCTL2_PORT_CH3_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_12

#ifdef UMCTL2_PORT_CH4_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_12

#ifdef UMCTL2_PORT_CH4_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_12

#ifdef UMCTL2_PORT_CH5_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_12

#ifdef UMCTL2_PORT_CH5_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_12

#ifdef UMCTL2_PORT_CH6_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_12

#ifdef UMCTL2_PORT_CH6_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_12

#ifdef UMCTL2_PORT_CH7_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_12

#ifdef UMCTL2_PORT_CH7_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_12

#ifdef UMCTL2_PORT_CH8_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_12

#ifdef UMCTL2_PORT_CH8_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_12

#ifdef UMCTL2_PORT_CH9_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_12

#ifdef UMCTL2_PORT_CH9_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_12

#ifdef UMCTL2_PORT_CH10_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_12

#ifdef UMCTL2_PORT_CH10_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_12

#ifdef UMCTL2_PORT_CH11_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_12

#ifdef UMCTL2_PORT_CH11_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_12

#ifdef UMCTL2_PORT_CH12_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_12

#ifdef UMCTL2_PORT_CH12_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_12

#ifdef UMCTL2_PORT_CH13_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_12

#ifdef UMCTL2_PORT_CH13_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_12

#ifdef UMCTL2_PORT_CH14_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_12

#ifdef UMCTL2_PORT_CH14_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_12

#ifdef UMCTL2_PORT_CH15_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_12

#ifdef UMCTL2_PORT_CH15_12
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_12

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(12).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_12
	REGB_ARB_PORT(12).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_12 */
	REGB_ARB_PORT(12).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(12).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_12
	REGB_ARB_PORT(12).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_12 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(12).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(12).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(12).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(12).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(12).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(12).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(12).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(12).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(12).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(12).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(12).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(12).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(12).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(12).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(12).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(12).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(12).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(12).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(12).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(12).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(12).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(12).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(12).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(12).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(12).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(12).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(12).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(12).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(12).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(12).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(12).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(12).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(12).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(12).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(12).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(12).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(12).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(12).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(12).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(12).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(12).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(12).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(12).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(12).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(12).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(12).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(12).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(12).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(12).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(12).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(12).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(12).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(12).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(12).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(12).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(12).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(12).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(12).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(12).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(12).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(12).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(12).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(12).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(12).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(12).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(12).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(12).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(12).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(12).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(12).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(12).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(12).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(12).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(12).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(12).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(12).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(12).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(12).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(12).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(12).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(12).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(12).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(12).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(12).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(12).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(12).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(12).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(12).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_13
	REGB_ARB_PORT(13).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_13 */
	REGB_ARB_PORT(13).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(13).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(13).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_13
	REGB_ARB_PORT(13).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_13 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_13
	REGB_ARB_PORT(13).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_13 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(13).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(13).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(13).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(13).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_13

#ifdef UMCTL2_PORT_CH0_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_13

#ifdef UMCTL2_PORT_CH1_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_13

#ifdef UMCTL2_PORT_CH1_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_13

#ifdef UMCTL2_PORT_CH2_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_13

#ifdef UMCTL2_PORT_CH2_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_13

#ifdef UMCTL2_PORT_CH3_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_13

#ifdef UMCTL2_PORT_CH3_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_13

#ifdef UMCTL2_PORT_CH4_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_13

#ifdef UMCTL2_PORT_CH4_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_13

#ifdef UMCTL2_PORT_CH5_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_13

#ifdef UMCTL2_PORT_CH5_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_13

#ifdef UMCTL2_PORT_CH6_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_13

#ifdef UMCTL2_PORT_CH6_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_13

#ifdef UMCTL2_PORT_CH7_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_13

#ifdef UMCTL2_PORT_CH7_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_13

#ifdef UMCTL2_PORT_CH8_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_13

#ifdef UMCTL2_PORT_CH8_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_13

#ifdef UMCTL2_PORT_CH9_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_13

#ifdef UMCTL2_PORT_CH9_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_13

#ifdef UMCTL2_PORT_CH10_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_13

#ifdef UMCTL2_PORT_CH10_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_13

#ifdef UMCTL2_PORT_CH11_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_13

#ifdef UMCTL2_PORT_CH11_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_13

#ifdef UMCTL2_PORT_CH12_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_13

#ifdef UMCTL2_PORT_CH12_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_13

#ifdef UMCTL2_PORT_CH13_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_13

#ifdef UMCTL2_PORT_CH13_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_13

#ifdef UMCTL2_PORT_CH14_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_13

#ifdef UMCTL2_PORT_CH14_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_13

#ifdef UMCTL2_PORT_CH15_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_13

#ifdef UMCTL2_PORT_CH15_13
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_13

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(13).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_13
	REGB_ARB_PORT(13).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_13 */
	REGB_ARB_PORT(13).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(13).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_13
	REGB_ARB_PORT(13).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_13 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(13).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(13).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(13).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(13).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(13).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(13).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(13).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(13).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(13).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(13).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(13).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(13).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(13).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(13).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(13).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(13).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(13).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(13).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(13).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(13).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(13).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(13).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(13).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(13).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(13).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(13).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(13).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(13).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(13).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(13).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(13).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(13).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(13).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(13).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(13).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(13).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(13).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(13).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(13).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(13).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(13).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(13).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(13).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(13).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(13).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(13).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(13).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(13).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(13).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(13).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(13).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(13).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(13).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(13).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(13).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(13).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(13).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(13).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(13).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(13).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(13).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(13).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(13).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(13).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(13).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(13).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(13).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(13).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(13).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(13).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(13).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(13).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(13).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(13).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(13).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(13).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(13).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(13).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(13).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(13).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(13).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(13).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(13).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(13).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(13).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(13).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(13).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(13).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_14
	REGB_ARB_PORT(14).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_14 */
	REGB_ARB_PORT(14).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(14).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(14).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_14
	REGB_ARB_PORT(14).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_14 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_14
	REGB_ARB_PORT(14).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_14 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(14).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(14).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(14).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(14).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_14

#ifdef UMCTL2_PORT_CH0_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_14

#ifdef UMCTL2_PORT_CH1_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_14

#ifdef UMCTL2_PORT_CH1_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_14

#ifdef UMCTL2_PORT_CH2_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_14

#ifdef UMCTL2_PORT_CH2_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_14

#ifdef UMCTL2_PORT_CH3_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_14

#ifdef UMCTL2_PORT_CH3_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_14

#ifdef UMCTL2_PORT_CH4_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_14

#ifdef UMCTL2_PORT_CH4_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_14

#ifdef UMCTL2_PORT_CH5_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_14

#ifdef UMCTL2_PORT_CH5_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_14

#ifdef UMCTL2_PORT_CH6_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_14

#ifdef UMCTL2_PORT_CH6_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_14

#ifdef UMCTL2_PORT_CH7_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_14

#ifdef UMCTL2_PORT_CH7_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_14

#ifdef UMCTL2_PORT_CH8_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_14

#ifdef UMCTL2_PORT_CH8_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_14

#ifdef UMCTL2_PORT_CH9_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_14

#ifdef UMCTL2_PORT_CH9_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_14

#ifdef UMCTL2_PORT_CH10_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_14

#ifdef UMCTL2_PORT_CH10_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_14

#ifdef UMCTL2_PORT_CH11_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_14

#ifdef UMCTL2_PORT_CH11_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_14

#ifdef UMCTL2_PORT_CH12_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_14

#ifdef UMCTL2_PORT_CH12_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_14

#ifdef UMCTL2_PORT_CH13_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_14

#ifdef UMCTL2_PORT_CH13_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_14

#ifdef UMCTL2_PORT_CH14_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_14

#ifdef UMCTL2_PORT_CH14_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_14

#ifdef UMCTL2_PORT_CH15_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_14

#ifdef UMCTL2_PORT_CH15_14
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_14

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(14).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_14
	REGB_ARB_PORT(14).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_14 */
	REGB_ARB_PORT(14).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(14).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_14
	REGB_ARB_PORT(14).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_14 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(14).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(14).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(14).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(14).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(14).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(14).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(14).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(14).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(14).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(14).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(14).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(14).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(14).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(14).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(14).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(14).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(14).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(14).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(14).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(14).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(14).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(14).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(14).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(14).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(14).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(14).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(14).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(14).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(14).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(14).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(14).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(14).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(14).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(14).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(14).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(14).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(14).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(14).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(14).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(14).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(14).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(14).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(14).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(14).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(14).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(14).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(14).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(14).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(14).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(14).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(14).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(14).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(14).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(14).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(14).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(14).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(14).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(14).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(14).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(14).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(14).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(14).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(14).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(14).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(14).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(14).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(14).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(14).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(14).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(14).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(14).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(14).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(14).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(14).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(14).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(14).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(14).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(14).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(14).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(14).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(14).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(14).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(14).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(14).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(14).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(14).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(14).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(14).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgr.rd_port_priority = 0x1f;

#ifdef UMCTL2_PORT_CH0_15
	REGB_ARB_PORT(15).pcfgr.read_reorder_bypass_en = 0x0;
#endif /* UMCTL2_PORT_CH0_15 */
	REGB_ARB_PORT(15).pcfgr.rd_port_aging_en = 0x1;
	REGB_ARB_PORT(15).pcfgr.rd_port_urgent_en = 0x0;
	REGB_ARB_PORT(15).pcfgr.rd_port_pagematch_en = (MEMC_DDR4_EN == 1) ? 0x0 : 0x1;

#ifdef UMCTL2_A_RDWR_ORDERED_15
	REGB_ARB_PORT(15).pcfgr.rdwr_ordered_en = 0x0;
#endif /* UMCTL2_A_RDWR_ORDERED_15 */

#ifdef UMCTL2_A_RRB_THRESHOLD_EN_15
	REGB_ARB_PORT(15).pcfgr.rrb_lock_threshold = 0x0;
#endif /* UMCTL2_A_RRB_THRESHOLD_EN_15 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgw.wr_port_priority = 0x1f;
	REGB_ARB_PORT(15).pcfgw.wr_port_aging_en = 0x1;
	REGB_ARB_PORT(15).pcfgw.wr_port_urgent_en = 0x0;
	REGB_ARB_PORT(15).pcfgw.wr_port_pagematch_en = 0x1;

#ifdef DDRCTL_XPI_PROG_SNF
	REGB_ARB_PORT(15).pcfgw.snf_mode = 0x1;
#endif /* DDRCTL_XPI_PROG_SNF */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_PORT_CH0_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[0].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_15

#ifdef UMCTL2_PORT_CH0_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[0].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH0_15

#ifdef UMCTL2_PORT_CH1_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[1].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_15

#ifdef UMCTL2_PORT_CH1_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[1].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH1_15

#ifdef UMCTL2_PORT_CH2_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[2].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_15

#ifdef UMCTL2_PORT_CH2_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[2].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH2_15

#ifdef UMCTL2_PORT_CH3_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[3].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_15

#ifdef UMCTL2_PORT_CH3_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[3].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH3_15

#ifdef UMCTL2_PORT_CH4_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[4].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_15

#ifdef UMCTL2_PORT_CH4_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[4].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH4_15

#ifdef UMCTL2_PORT_CH5_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[5].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_15

#ifdef UMCTL2_PORT_CH5_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[5].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH5_15

#ifdef UMCTL2_PORT_CH6_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[6].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_15

#ifdef UMCTL2_PORT_CH6_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[6].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH6_15

#ifdef UMCTL2_PORT_CH7_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[7].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_15

#ifdef UMCTL2_PORT_CH7_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[7].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH7_15

#ifdef UMCTL2_PORT_CH8_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[8].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_15

#ifdef UMCTL2_PORT_CH8_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[8].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH8_15

#ifdef UMCTL2_PORT_CH9_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[9].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_15

#ifdef UMCTL2_PORT_CH9_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[9].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH9_15

#ifdef UMCTL2_PORT_CH10_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[10].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_15

#ifdef UMCTL2_PORT_CH10_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[10].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH10_15

#ifdef UMCTL2_PORT_CH11_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[11].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_15

#ifdef UMCTL2_PORT_CH11_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[11].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH11_15

#ifdef UMCTL2_PORT_CH12_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[12].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_15

#ifdef UMCTL2_PORT_CH12_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[12].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH12_15

#ifdef UMCTL2_PORT_CH13_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[13].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_15

#ifdef UMCTL2_PORT_CH13_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[13].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH13_15

#ifdef UMCTL2_PORT_CH14_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[14].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_15

#ifdef UMCTL2_PORT_CH14_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[14].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH14_15

#ifdef UMCTL2_PORT_CH15_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[15].pcfgidmaskch.id_mask = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_15

#ifdef UMCTL2_PORT_CH15_15
#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgid[15].pcfgidvaluech.id_value = 0x0;
#endif //UMCTL2_INCL_ARB
#endif //UMCTL2_PORT_CH15_15

#ifndef DDRCTL_HIF_SBR_EN_1
	REGB_ARB_PORT(15).pctrl.port_en = UMCTL2_PORT_EN_RESET_VALUE;
#endif //DDRCTL_HIF_SBR_EN_1

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgqos0.rqos_map_level1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_15
	REGB_ARB_PORT(15).pcfgqos0.rqos_map_level2 = 0xe;
#endif /* UMCTL2_A_USE2RAQ_15 */
	REGB_ARB_PORT(15).pcfgqos0.rqos_map_region0 = 0x0;
	REGB_ARB_PORT(15).pcfgqos0.rqos_map_region1 = 0x0;

#ifdef UMCTL2_A_USE2RAQ_15
	REGB_ARB_PORT(15).pcfgqos0.rqos_map_region2 = 0x2;
#endif /* UMCTL2_A_USE2RAQ_15 */
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgqos1.rqos_map_timeoutb = 0x0;
	REGB_ARB_PORT(15).pcfgqos1.rqos_map_timeoutr = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgwqos0.wqos_map_level1 = 0x0;
	REGB_ARB_PORT(15).pcfgwqos0.wqos_map_level2 = 0xe;
	REGB_ARB_PORT(15).pcfgwqos0.wqos_map_region0 = 0x0;
	REGB_ARB_PORT(15).pcfgwqos0.wqos_map_region1 = 0x0;
	REGB_ARB_PORT(15).pcfgwqos0.wqos_map_region2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef UMCTL2_INCL_ARB
	REGB_ARB_PORT(15).pcfgwqos1.wqos_map_timeout1 = 0x0;
	REGB_ARB_PORT(15).pcfgwqos1.wqos_map_timeout2 = 0x0;
#endif //UMCTL2_INCL_ARB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(15).pchblctrl.txsactive_en = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(15).pchbtctrl.dis_prefetch = 0x0;
#endif /* DDRCTL_CHB_PREFETCH_EN */

#ifdef DDRCTL_CHB_DERR_EN
	REGB_ARB_PORT(15).pchbtctrl.crc_ue_rsp_sel = (DDRCTL_CHB_POIS_EN_VAL == 1) ? 2 : 1;
#endif /* DDRCTL_CHB_DERR_EN */
	REGB_ARB_PORT(15).pchbtctrl.dbg_force_pcrd_steal_mode = 0x0;
	REGB_ARB_PORT(15).pchbtctrl.dbg_wdc_en = 0x1;

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(15).pchbtctrl.cbusy_select = 0x1;
#endif /* DDRCTL_CHB_CBUSY_EN */
	REGB_ARB_PORT(15).pchbtctrl.dbg_dis_wrptl_rmw_be_eval = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_PREFETCH_EN
	REGB_ARB_PORT(15).pchbprctmr.prc_exp_cnt = 0x20;
	REGB_ARB_PORT(15).pchbprctmr.exp_cnt_div = 0x2;
#endif //DDRCTL_CHB_PREFETCH_EN

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(15).pchbprotqctl.rpq_lpr_min = 0x0;
	REGB_ARB_PORT(15).pchbprotqctl.rpq_hpr_min = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(15).pchbrqos0.chb_rqos_map_level1 = 0x0;
	REGB_ARB_PORT(15).pchbrqos0.chb_rqos_map_level2 = 0xe;
	REGB_ARB_PORT(15).pchbrqos0.chb_rqos_map_region0 = 0x0;
	REGB_ARB_PORT(15).pchbrqos0.chb_rqos_map_region1 = 0x0;
	REGB_ARB_PORT(15).pchbrqos0.chb_rqos_map_region2 = 0x2;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(15).pchbrqos1.vpr_uncrd_timeout = 0x40;
	REGB_ARB_PORT(15).pchbrqos1.vpr_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(15).pchbwqos0.chb_wqos_map_level1 = 0x0;
	REGB_ARB_PORT(15).pchbwqos0.chb_wqos_map_level2 = 0xe;
	REGB_ARB_PORT(15).pchbwqos0.chb_wqos_map_region0 = 0x0;
	REGB_ARB_PORT(15).pchbwqos0.chb_wqos_map_region1 = 0x0;
	REGB_ARB_PORT(15).pchbwqos0.chb_wqos_map_region2 = 0x0;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_INCL_CHB
	REGB_ARB_PORT(15).pchbwqos1.vpw_uncrd_timeout = 0x40;
	REGB_ARB_PORT(15).pchbwqos1.vpw_crd_timeout = 0x40;
#endif //DDRCTL_INCL_CHB

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(15).pchbcbusyh.cam_busy_threshold_hpr = DDRCTL_CHB_CAM_BUSY_THR_HPR;
	REGB_ARB_PORT(15).pchbcbusyh.cam_free_threshold_hpr = DDRCTL_CHB_CAM_FREE_THR_HPR;
	REGB_ARB_PORT(15).pchbcbusyh.cam_middle_threshold_hpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(15).pchbcbusyl.cam_busy_threshold_lpr = DDRCTL_CHB_CAM_BUSY_THR_LPR;
	REGB_ARB_PORT(15).pchbcbusyl.cam_free_threshold_lpr = DDRCTL_CHB_CAM_FREE_THR_LPR;
	REGB_ARB_PORT(15).pchbcbusyl.cam_middle_threshold_lpr = DDRCTL_CHB_CAM_MIDDLE_THR_LPR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_CHB_CBUSY_EN
	REGB_ARB_PORT(15).pchbcbusyw.cam_busy_threshold_wr = DDRCTL_CHB_CAM_BUSY_THR_WR;
	REGB_ARB_PORT(15).pchbcbusyw.cam_free_threshold_wr = DDRCTL_CHB_CAM_FREE_THR_WR;
	REGB_ARB_PORT(15).pchbcbusyw.cam_middle_threshold_wr = DDRCTL_CHB_CAM_MIDDLE_THR_WR;
#endif //DDRCTL_CHB_CBUSY_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(15).pchbtzact.tz_int_enable = 0x1;
	REGB_ARB_PORT(15).pchbtzact.tz_resperr_enable = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(15).pchbtzintclr.tz_int_clear = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
	REGB_ARB_PORT(15).pchbtzctrl.tz_sec_inv_en = 0x0;
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_0
	REGB_ARB_PORT(15).pchbtzr[0].pchbtzrattr.tz_reg_sp = 0x3;
#endif //DDRCTL_CHB_TSZ_REG_0
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(15).pchbtzr[1].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(15).pchbtzr[1].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_1
	REGB_ARB_PORT(15).pchbtzr[1].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(15).pchbtzr[1].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(15).pchbtzr[1].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(15).pchbtzr[1].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_1
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(15).pchbtzr[2].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(15).pchbtzr[2].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_2
	REGB_ARB_PORT(15).pchbtzr[2].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(15).pchbtzr[2].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(15).pchbtzr[2].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(15).pchbtzr[2].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_2
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(15).pchbtzr[3].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(15).pchbtzr[3].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_3
	REGB_ARB_PORT(15).pchbtzr[3].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(15).pchbtzr[3].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(15).pchbtzr[3].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(15).pchbtzr[3].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_3
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(15).pchbtzr[4].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(15).pchbtzr[4].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_4
	REGB_ARB_PORT(15).pchbtzr[4].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(15).pchbtzr[4].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(15).pchbtzr[4].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(15).pchbtzr[4].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_4
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(15).pchbtzr[5].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(15).pchbtzr[5].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_5
	REGB_ARB_PORT(15).pchbtzr[5].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(15).pchbtzr[5].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(15).pchbtzr[5].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(15).pchbtzr[5].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_5
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(15).pchbtzr[6].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(15).pchbtzr[6].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_6
	REGB_ARB_PORT(15).pchbtzr[6].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(15).pchbtzr[6].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(15).pchbtzr[6].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(15).pchbtzr[6].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_6
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(15).pchbtzr[7].pchbtzrsetl.tz_base_addr_low = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(15).pchbtzr[7].pchbtzrseth.tz_base_addr_high = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN

#ifdef DDRCTL_APB4_EN
#ifdef DDRCTL_CHB_TZ_EN
#ifdef DDRCTL_CHB_TSZ_REG_7
	REGB_ARB_PORT(15).pchbtzr[7].pchbtzrattr.tz_region_en = 0x0;
	REGB_ARB_PORT(15).pchbtzr[7].pchbtzrattr.tz_region_size = 0xe;
	REGB_ARB_PORT(15).pchbtzr[7].pchbtzrattr.tz_subregion_disable = 0x0;
	REGB_ARB_PORT(15).pchbtzr[7].pchbtzrattr.tz_reg_sp = 0x0;
#endif //DDRCTL_CHB_TSZ_REG_7
#endif //DDRCTL_CHB_TZ_EN
#endif //DDRCTL_APB4_EN
	REGB_FREQ_CH0(0).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(0).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(0).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(0).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(0).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(0).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(0).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(0).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(0).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(0).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(0).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(0).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(0).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(0).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(0).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(0).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(0).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(0).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(0).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(0).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(0).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(0).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(0).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(0).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(0).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(0).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(0).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(0).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(0).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(0).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(0).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(0).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(0).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(0).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(0).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(0).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(0).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(0).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(0).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(0).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(0).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(0).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(0).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(0).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(0).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(0).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(0).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(0).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(0).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(0).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(0).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(0).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(0).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(0).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(0).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(0).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(0).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(0).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(0).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(0).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(0).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(0).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(0).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(0).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(0).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(0).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(0).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(0).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(0).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(0).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(0).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(0).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(0).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(0).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(0).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(0).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(0).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(0).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(0).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(0).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(0).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(0).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(0).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(0).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(0).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(0).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(0).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(0).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(0).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(0).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(0).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(0).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(0).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(0).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(0).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(0).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).initmr0.emr = 0x510;
	REGB_FREQ_CH0(0).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(0).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(0).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(0).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(0).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(0).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(0).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(0).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(0).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(0).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(0).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(0).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(0).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(0).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(0).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(0).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(0).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(0).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(0).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(0).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(0).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5
	REGB_FREQ_CH0(0).dfilptmg0.dfi_lp_wakeup_pd = 0x0;
	REGB_FREQ_CH0(0).dfilptmg0.dfi_lp_wakeup_sr = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dfilptmg0.dfi_lp_wakeup_dsm = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).dfilptmg0.dfi_lp_wakeup_mpsm = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dfilptmg1.dfi_lp_wakeup_data = 0x0;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(0).dfilptmg1.dfi_tlp_resp = 0x7;
	REGB_FREQ_CH0(0).dfiupdtmg0.dfi_t_ctrlup_min = 0x3;
	REGB_FREQ_CH0(0).dfiupdtmg0.dfi_t_ctrlup_max = 0x40;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).dfiupdtmg0.dfi_ctrlup_gap = 0x1c;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(0).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DFI_CTRLMSG
	REGB_FREQ_CH0(0).dfimsgtmg0.dfi_t_ctrlmsg_resp = 0x4;
#endif //DDRCTL_DFI_CTRLMSG

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(0).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(0).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(0).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(0).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(0).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(0).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(0).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(0).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(0).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(0).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(0).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(0).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(0).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(0).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(0).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(0).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(0).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(0).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(0).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(0).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(0).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(0).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(0).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(0).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(0).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(0).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(0).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(0).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(0).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(0).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(0).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(0).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(0).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(0).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(0).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(0).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(0).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(0).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(0).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(0).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(0).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(0).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(0).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(0).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(0).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(0).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(0).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(0).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(0).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(0).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(0).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(0).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(0).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(0).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(0).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(0).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(0).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(0).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(0).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(0).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(0).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(0).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(0).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(0).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(0).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(0).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(0).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(0).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(0).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(0).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(0).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(0).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(0).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(0).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(0).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(0).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(0).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(0).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(0).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(0).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(0).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(0).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(0).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(0).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(0).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(0).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(0).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(0).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(0).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(0).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(0).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(0).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(0).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(0).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(0).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(0).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(0).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(0).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(0).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(0).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(0).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(0).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(0).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(0).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(0).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(0).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(0).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(0).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(0).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(0).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(0).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(0).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(0).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(0).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(0).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(0).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(0).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(0).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(0).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(0).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(0).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(0).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(0).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(0).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(0).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(0).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(0).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(0).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(0).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(0).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(0).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(0).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(0).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(0).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(0).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(0).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(0).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(0).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(0).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(0).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(0).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(0).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(0).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(0).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(0).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(0).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(0).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(0).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(0).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(0).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(0).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(0).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(0).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(0).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(0).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(0).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(0).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(0).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(0).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(0).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(0).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(0).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(0).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(0).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(0).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(0).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(0).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(0).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(0).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(0).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(0).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(0).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(0).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(0).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(0).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(0).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(0).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(0).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(0).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(0).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(0).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).initmr0.emr = 0x510;
	REGB_FREQ_CH1(0).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(0).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(0).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(0).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(0).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(0).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(0).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(0).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(0).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(0).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(0).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(0).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(0).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(0).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(0).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(0).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(0).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(0).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(0).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(0).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(0).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(0).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(0).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(0).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(0).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(0).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(0).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(0).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(0).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(0).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(0).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(0).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(0).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(0).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(0).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(0).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(0).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(0).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(0).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(0).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(0).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(0).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(0).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(0).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(0).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(0).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(0).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(0).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(0).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(0).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(0).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(0).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(0).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(0).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(0).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(0).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(0).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(0).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(0).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(0).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(0).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(0).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(0).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(0).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(0).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(0).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(0).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(0).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(0).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(0).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(0).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(0).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(0).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(0).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(0).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(0).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(0).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(0).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(0).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(0).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(0).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(0).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(0).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(0).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(0).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(0).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(0).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(0).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(0).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(0).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(0).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(0).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(0).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(0).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(0).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(0).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(0).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(0).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(0).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(0).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(0).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(1).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(1).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(1).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(1).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(1).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(1).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(1).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(1).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(1).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(1).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(1).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(1).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(1).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(1).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(1).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(1).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(1).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(1).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(1).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(1).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(1).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(1).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(1).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(1).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(1).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(1).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(1).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(1).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(1).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(1).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(1).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(1).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(1).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(1).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(1).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(1).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(1).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(1).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(1).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(1).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(1).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(1).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(1).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(1).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(1).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(1).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(1).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(1).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(1).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(1).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(1).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(1).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(1).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(1).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(1).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(1).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(1).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(1).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(1).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(1).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(1).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(1).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(1).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(1).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(1).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(1).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(1).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(1).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(1).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(1).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(1).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(1).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(1).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(1).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(1).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(1).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(1).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(1).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(1).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(1).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(1).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(1).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(1).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(1).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(1).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(1).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(1).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(1).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(1).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(1).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(1).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(1).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(1).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(1).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(1).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(1).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).initmr0.emr = 0x510;
	REGB_FREQ_CH0(1).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(1).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(1).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(1).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(1).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(1).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(1).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(1).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(1).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(1).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(1).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(1).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(1).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(1).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(1).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(1).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(1).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(1).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(1).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(1).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(1).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(1).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(1).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(1).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(1).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(1).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(1).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(1).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(1).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(1).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(1).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(1).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(1).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(1).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(1).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(1).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(1).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(1).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(1).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(1).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(1).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(1).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(1).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(1).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(1).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(1).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(1).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(1).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(1).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(1).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(1).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(1).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(1).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(1).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(1).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(1).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(1).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(1).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(1).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(1).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(1).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(1).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(1).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(1).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(1).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(1).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(1).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(1).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(1).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(1).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(1).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(1).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(1).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(1).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(1).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(1).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(1).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(1).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(1).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(1).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(1).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(1).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(1).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(1).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(1).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(1).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(1).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(1).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(1).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(1).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(1).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(1).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(1).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(1).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(1).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(1).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(1).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(1).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(1).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(1).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(1).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(1).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(1).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(1).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(1).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(1).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(1).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(1).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(1).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(1).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(1).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(1).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(1).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(1).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(1).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(1).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(1).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(1).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(1).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(1).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(1).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(1).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(1).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(1).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(1).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(1).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(1).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(1).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(1).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(1).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(1).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(1).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(1).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(1).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(1).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(1).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(1).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(1).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(1).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(1).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(1).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(1).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(1).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(1).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(1).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(1).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(1).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(1).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(1).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(1).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(1).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(1).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(1).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(1).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(1).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(1).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(1).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(1).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(1).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(1).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(1).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(1).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(1).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(1).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(1).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(1).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(1).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(1).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(1).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(1).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(1).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(1).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(1).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(1).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(1).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(1).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(1).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(1).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(1).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(1).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(1).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(1).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(1).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(1).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(1).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(1).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(1).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(1).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(1).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(1).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(1).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(1).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(1).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(1).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(1).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(1).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(1).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(1).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(1).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(1).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(1).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(1).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(1).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).initmr0.emr = 0x510;
	REGB_FREQ_CH1(1).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(1).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(1).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(1).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(1).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(1).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(1).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(1).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(1).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(1).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(1).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(1).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(1).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(1).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(1).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(1).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(1).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(1).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(1).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(1).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(1).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(1).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(1).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(1).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(1).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(1).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(1).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(1).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(1).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(1).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(1).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(1).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(1).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(1).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(1).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(1).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(1).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(1).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(1).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(1).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(1).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(1).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(1).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(1).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(1).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(1).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(1).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(1).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(1).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(1).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(1).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(1).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(1).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(1).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(1).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(1).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(1).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(1).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(1).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(1).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(1).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(1).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(1).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(1).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(1).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(1).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(1).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(1).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(1).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(1).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(1).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(1).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(1).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(1).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(1).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(1).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(1).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(1).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(1).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(1).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(1).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(1).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(1).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(1).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(1).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(1).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(1).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(1).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(1).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(1).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(1).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(1).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(1).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(1).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(1).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(1).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(1).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(1).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(1).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(1).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(1).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(2).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(2).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(2).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(2).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(2).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(2).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(2).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(2).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(2).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(2).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(2).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(2).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(2).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(2).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(2).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(2).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(2).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(2).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(2).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(2).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(2).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(2).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(2).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(2).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(2).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(2).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(2).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(2).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(2).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(2).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(2).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(2).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(2).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(2).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(2).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(2).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(2).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(2).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(2).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(2).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(2).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(2).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(2).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(2).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(2).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(2).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(2).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(2).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(2).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(2).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(2).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(2).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(2).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(2).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(2).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(2).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(2).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(2).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(2).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(2).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(2).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(2).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(2).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(2).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(2).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(2).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(2).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(2).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(2).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(2).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(2).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(2).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(2).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(2).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(2).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(2).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(2).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(2).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(2).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(2).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(2).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(2).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(2).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(2).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(2).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(2).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(2).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(2).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(2).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(2).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(2).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(2).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(2).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(2).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(2).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(2).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).initmr0.emr = 0x510;
	REGB_FREQ_CH0(2).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(2).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(2).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(2).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(2).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(2).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(2).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(2).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(2).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(2).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(2).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(2).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(2).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(2).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(2).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(2).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(2).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(2).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(2).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(2).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(2).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(2).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(2).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(2).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(2).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(2).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(2).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(2).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(2).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(2).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(2).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(2).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(2).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(2).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(2).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(2).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(2).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(2).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(2).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(2).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(2).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(2).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(2).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(2).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(2).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(2).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(2).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(2).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(2).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(2).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(2).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(2).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(2).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(2).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(2).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(2).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(2).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(2).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(2).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(2).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(2).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(2).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(2).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(2).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(2).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(2).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(2).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(2).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(2).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(2).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(2).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(2).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(2).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(2).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(2).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(2).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(2).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(2).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(2).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(2).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(2).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(2).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(2).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(2).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(2).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(2).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(2).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(2).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(2).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(2).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(2).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(2).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(2).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(2).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(2).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(2).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(2).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(2).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(2).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(2).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(2).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(2).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(2).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(2).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(2).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(2).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(2).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(2).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(2).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(2).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(2).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(2).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(2).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(2).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(2).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(2).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(2).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(2).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(2).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(2).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(2).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(2).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(2).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(2).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(2).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(2).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(2).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(2).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(2).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(2).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(2).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(2).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(2).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(2).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(2).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(2).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(2).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(2).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(2).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(2).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(2).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(2).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(2).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(2).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(2).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(2).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(2).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(2).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(2).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(2).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(2).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(2).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(2).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(2).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(2).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(2).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(2).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(2).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(2).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(2).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(2).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(2).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(2).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(2).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(2).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(2).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(2).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(2).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(2).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(2).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(2).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(2).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(2).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(2).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(2).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(2).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(2).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(2).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(2).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(2).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(2).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(2).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(2).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(2).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(2).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(2).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(2).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(2).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(2).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(2).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(2).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(2).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(2).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(2).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(2).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(2).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(2).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(2).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(2).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(2).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(2).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(2).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(2).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).initmr0.emr = 0x510;
	REGB_FREQ_CH1(2).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(2).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(2).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(2).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(2).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(2).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(2).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(2).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(2).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(2).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(2).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(2).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(2).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(2).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(2).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(2).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(2).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(2).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(2).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(2).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(2).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(2).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(2).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(2).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(2).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(2).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(2).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(2).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(2).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(2).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(2).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(2).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(2).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(2).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(2).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(2).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(2).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(2).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(2).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(2).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(2).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(2).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(2).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(2).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(2).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(2).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(2).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(2).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(2).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(2).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(2).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(2).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(2).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(2).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(2).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(2).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(2).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(2).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(2).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(2).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(2).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(2).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(2).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(2).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(2).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(2).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(2).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(2).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(2).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(2).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(2).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(2).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(2).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(2).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(2).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(2).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(2).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(2).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(2).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(2).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(2).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(2).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(2).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(2).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(2).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(2).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(2).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(2).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(2).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(2).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(2).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(2).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(2).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(2).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(2).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(2).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(2).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(2).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(2).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(2).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(2).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(3).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(3).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(3).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(3).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(3).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(3).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(3).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(3).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(3).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(3).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(3).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(3).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(3).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(3).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(3).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(3).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(3).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(3).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(3).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(3).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(3).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(3).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(3).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(3).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(3).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(3).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(3).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(3).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(3).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(3).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(3).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(3).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(3).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(3).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(3).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(3).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(3).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(3).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(3).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(3).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(3).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(3).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(3).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(3).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(3).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(3).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(3).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(3).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(3).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(3).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(3).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(3).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(3).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(3).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(3).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(3).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(3).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(3).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(3).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(3).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(3).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(3).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(3).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(3).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(3).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(3).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(3).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(3).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(3).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(3).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(3).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(3).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(3).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(3).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(3).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(3).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(3).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(3).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(3).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(3).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(3).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(3).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(3).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(3).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(3).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(3).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(3).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(3).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(3).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(3).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(3).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(3).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(3).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(3).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(3).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(3).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).initmr0.emr = 0x510;
	REGB_FREQ_CH0(3).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(3).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(3).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(3).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(3).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(3).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(3).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(3).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(3).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(3).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(3).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(3).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(3).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(3).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(3).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(3).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(3).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(3).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(3).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(3).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(3).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(3).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(3).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(3).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(3).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(3).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(3).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(3).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(3).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(3).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(3).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(3).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(3).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(3).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(3).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(3).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(3).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(3).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(3).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(3).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(3).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(3).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(3).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(3).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(3).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(3).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(3).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(3).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(3).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(3).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(3).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(3).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(3).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(3).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(3).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(3).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(3).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(3).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(3).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(3).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(3).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(3).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(3).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(3).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(3).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(3).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(3).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(3).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(3).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(3).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(3).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(3).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(3).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(3).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(3).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(3).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(3).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(3).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(3).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(3).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(3).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(3).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(3).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(3).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(3).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(3).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(3).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(3).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(3).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(3).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(3).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(3).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(3).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(3).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(3).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(3).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(3).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(3).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(3).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(3).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(3).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(3).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(3).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(3).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(3).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(3).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(3).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(3).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(3).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(3).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(3).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(3).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(3).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(3).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(3).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(3).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(3).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(3).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(3).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(3).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(3).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(3).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(3).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(3).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(3).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(3).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(3).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(3).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(3).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(3).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(3).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(3).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(3).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(3).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(3).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(3).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(3).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(3).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(3).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(3).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(3).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(3).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(3).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(3).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(3).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(3).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(3).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(3).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(3).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(3).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(3).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(3).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(3).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(3).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(3).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(3).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(3).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(3).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(3).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(3).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(3).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(3).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(3).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(3).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(3).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(3).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(3).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(3).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(3).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(3).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(3).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(3).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(3).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(3).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(3).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(3).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(3).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(3).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(3).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(3).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(3).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(3).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(3).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(3).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(3).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(3).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(3).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(3).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(3).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(3).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(3).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(3).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(3).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(3).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(3).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(3).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(3).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(3).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(3).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(3).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(3).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(3).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(3).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).initmr0.emr = 0x510;
	REGB_FREQ_CH1(3).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(3).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(3).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(3).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(3).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(3).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(3).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(3).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(3).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(3).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(3).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(3).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(3).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(3).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(3).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(3).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(3).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(3).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(3).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(3).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(3).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(3).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(3).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(3).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(3).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(3).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(3).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(3).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(3).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(3).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(3).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(3).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(3).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(3).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(3).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(3).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(3).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(3).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(3).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(3).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(3).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(3).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(3).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(3).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(3).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(3).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(3).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(3).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(3).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(3).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(3).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(3).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(3).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(3).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(3).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(3).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(3).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(3).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(3).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(3).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(3).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(3).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(3).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(3).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(3).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(3).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(3).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(3).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(3).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(3).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(3).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(3).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(3).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(3).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(3).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(3).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(3).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(3).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(3).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(3).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(3).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(3).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(3).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(3).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(3).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(3).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(3).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(3).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(3).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(3).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(3).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(3).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(3).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(3).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(3).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(3).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(3).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(3).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(3).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(3).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(3).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(4).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(4).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(4).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(4).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(4).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(4).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(4).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(4).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(4).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(4).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(4).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(4).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(4).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(4).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(4).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(4).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(4).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(4).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(4).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(4).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(4).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(4).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(4).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(4).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(4).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(4).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(4).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(4).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(4).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(4).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(4).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(4).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(4).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(4).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(4).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(4).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(4).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(4).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(4).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(4).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(4).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(4).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(4).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(4).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(4).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(4).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(4).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(4).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(4).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(4).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(4).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(4).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(4).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(4).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(4).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(4).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(4).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(4).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(4).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(4).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(4).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(4).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(4).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(4).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(4).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(4).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(4).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(4).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(4).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(4).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(4).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(4).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(4).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(4).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(4).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(4).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(4).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(4).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(4).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(4).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(4).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(4).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(4).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(4).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(4).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(4).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(4).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(4).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(4).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(4).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(4).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(4).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(4).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(4).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(4).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(4).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).initmr0.emr = 0x510;
	REGB_FREQ_CH0(4).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(4).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(4).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(4).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(4).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(4).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(4).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(4).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(4).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(4).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(4).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(4).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(4).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(4).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(4).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(4).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(4).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(4).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(4).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(4).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(4).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(4).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(4).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(4).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(4).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(4).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(4).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(4).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(4).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(4).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(4).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(4).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(4).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(4).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(4).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(4).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(4).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(4).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(4).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(4).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(4).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(4).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(4).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(4).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(4).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(4).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(4).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(4).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(4).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(4).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(4).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(4).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(4).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(4).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(4).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(4).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(4).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(4).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(4).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(4).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(4).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(4).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(4).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(4).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(4).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(4).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(4).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(4).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(4).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(4).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(4).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(4).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(4).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(4).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(4).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(4).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(4).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(4).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(4).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(4).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(4).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(4).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(4).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(4).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(4).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(4).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(4).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(4).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(4).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(4).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(4).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(4).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(4).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(4).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(4).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(4).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(4).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(4).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(4).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(4).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(4).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(4).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(4).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(4).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(4).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(4).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(4).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(4).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(4).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(4).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(4).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(4).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(4).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(4).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(4).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(4).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(4).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(4).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(4).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(4).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(4).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(4).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(4).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(4).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(4).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(4).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(4).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(4).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(4).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(4).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(4).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(4).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(4).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(4).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(4).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(4).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(4).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(4).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(4).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(4).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(4).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(4).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(4).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(4).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(4).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(4).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(4).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(4).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(4).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(4).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(4).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(4).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(4).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(4).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(4).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(4).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(4).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(4).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(4).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(4).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(4).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(4).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(4).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(4).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(4).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(4).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(4).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(4).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(4).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(4).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(4).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(4).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(4).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(4).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(4).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(4).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(4).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(4).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(4).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(4).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(4).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(4).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(4).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(4).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(4).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(4).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(4).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(4).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(4).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(4).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(4).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(4).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(4).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(4).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(4).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(4).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(4).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(4).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(4).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(4).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(4).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(4).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(4).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).initmr0.emr = 0x510;
	REGB_FREQ_CH1(4).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(4).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(4).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(4).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(4).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(4).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(4).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(4).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(4).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(4).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(4).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(4).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(4).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(4).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(4).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(4).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(4).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(4).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(4).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(4).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(4).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(4).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(4).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(4).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(4).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(4).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(4).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(4).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(4).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(4).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(4).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(4).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(4).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(4).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(4).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(4).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(4).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(4).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(4).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(4).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(4).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(4).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(4).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(4).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(4).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(4).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(4).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(4).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(4).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(4).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(4).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(4).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(4).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(4).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(4).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(4).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(4).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(4).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(4).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(4).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(4).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(4).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(4).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(4).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(4).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(4).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(4).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(4).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(4).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(4).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(4).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(4).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(4).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(4).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(4).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(4).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(4).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(4).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(4).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(4).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(4).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(4).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(4).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(4).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(4).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(4).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(4).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(4).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(4).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(4).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(4).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(4).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(4).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(4).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(4).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(4).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(4).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(4).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(4).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(4).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(4).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(5).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(5).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(5).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(5).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(5).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(5).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(5).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(5).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(5).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(5).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(5).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(5).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(5).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(5).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(5).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(5).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(5).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(5).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(5).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(5).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(5).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(5).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(5).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(5).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(5).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(5).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(5).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(5).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(5).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(5).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(5).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(5).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(5).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(5).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(5).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(5).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(5).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(5).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(5).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(5).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(5).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(5).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(5).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(5).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(5).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(5).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(5).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(5).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(5).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(5).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(5).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(5).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(5).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(5).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(5).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(5).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(5).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(5).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(5).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(5).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(5).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(5).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(5).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(5).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(5).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(5).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(5).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(5).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(5).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(5).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(5).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(5).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(5).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(5).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(5).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(5).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(5).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(5).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(5).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(5).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(5).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(5).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(5).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(5).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(5).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(5).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(5).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(5).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(5).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(5).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(5).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(5).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(5).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(5).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(5).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(5).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).initmr0.emr = 0x510;
	REGB_FREQ_CH0(5).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(5).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(5).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(5).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(5).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(5).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(5).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(5).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(5).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(5).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(5).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(5).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(5).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(5).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(5).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(5).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(5).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(5).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(5).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(5).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(5).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(5).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(5).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(5).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(5).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(5).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(5).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(5).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(5).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(5).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(5).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(5).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(5).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(5).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(5).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(5).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(5).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(5).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(5).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(5).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(5).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(5).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(5).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(5).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(5).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(5).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(5).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(5).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(5).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(5).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(5).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(5).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(5).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(5).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(5).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(5).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(5).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(5).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(5).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(5).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(5).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(5).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(5).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(5).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(5).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(5).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(5).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(5).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(5).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(5).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(5).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(5).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(5).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(5).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(5).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(5).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(5).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(5).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(5).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(5).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(5).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(5).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(5).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(5).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(5).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(5).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(5).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(5).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(5).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(5).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(5).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(5).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(5).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(5).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(5).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(5).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(5).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(5).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(5).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(5).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(5).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(5).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(5).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(5).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(5).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(5).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(5).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(5).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(5).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(5).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(5).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(5).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(5).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(5).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(5).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(5).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(5).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(5).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(5).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(5).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(5).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(5).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(5).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(5).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(5).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(5).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(5).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(5).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(5).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(5).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(5).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(5).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(5).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(5).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(5).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(5).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(5).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(5).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(5).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(5).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(5).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(5).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(5).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(5).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(5).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(5).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(5).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(5).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(5).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(5).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(5).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(5).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(5).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(5).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(5).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(5).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(5).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(5).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(5).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(5).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(5).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(5).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(5).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(5).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(5).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(5).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(5).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(5).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(5).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(5).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(5).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(5).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(5).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(5).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(5).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(5).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(5).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(5).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(5).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(5).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(5).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(5).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(5).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(5).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(5).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(5).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(5).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(5).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(5).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(5).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(5).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(5).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(5).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(5).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(5).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(5).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(5).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(5).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(5).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(5).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(5).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(5).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(5).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).initmr0.emr = 0x510;
	REGB_FREQ_CH1(5).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(5).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(5).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(5).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(5).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(5).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(5).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(5).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(5).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(5).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(5).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(5).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(5).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(5).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(5).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(5).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(5).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(5).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(5).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(5).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(5).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(5).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(5).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(5).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(5).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(5).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(5).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(5).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(5).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(5).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(5).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(5).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(5).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(5).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(5).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(5).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(5).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(5).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(5).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(5).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(5).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(5).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(5).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(5).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(5).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(5).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(5).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(5).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(5).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(5).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(5).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(5).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(5).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(5).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(5).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(5).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(5).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(5).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(5).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(5).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(5).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(5).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(5).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(5).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(5).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(5).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(5).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(5).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(5).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(5).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(5).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(5).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(5).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(5).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(5).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(5).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(5).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(5).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(5).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(5).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(5).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(5).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(5).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(5).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(5).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(5).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(5).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(5).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(5).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(5).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(5).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(5).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(5).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(5).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(5).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(5).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(5).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(5).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(5).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(5).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(5).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(6).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(6).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(6).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(6).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(6).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(6).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(6).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(6).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(6).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(6).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(6).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(6).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(6).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(6).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(6).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(6).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(6).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(6).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(6).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(6).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(6).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(6).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(6).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(6).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(6).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(6).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(6).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(6).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(6).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(6).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(6).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(6).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(6).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(6).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(6).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(6).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(6).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(6).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(6).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(6).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(6).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(6).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(6).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(6).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(6).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(6).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(6).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(6).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(6).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(6).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(6).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(6).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(6).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(6).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(6).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(6).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(6).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(6).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(6).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(6).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(6).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(6).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(6).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(6).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(6).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(6).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(6).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(6).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(6).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(6).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(6).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(6).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(6).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(6).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(6).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(6).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(6).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(6).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(6).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(6).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(6).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(6).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(6).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(6).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(6).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(6).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(6).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(6).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(6).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(6).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(6).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(6).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(6).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(6).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(6).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(6).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).initmr0.emr = 0x510;
	REGB_FREQ_CH0(6).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(6).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(6).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(6).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(6).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(6).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(6).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(6).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(6).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(6).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(6).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(6).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(6).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(6).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(6).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(6).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(6).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(6).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(6).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(6).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(6).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(6).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(6).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(6).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(6).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(6).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(6).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(6).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(6).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(6).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(6).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(6).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(6).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(6).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(6).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(6).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(6).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(6).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(6).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(6).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(6).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(6).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(6).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(6).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(6).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(6).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(6).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(6).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(6).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(6).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(6).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(6).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(6).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(6).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(6).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(6).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(6).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(6).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(6).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(6).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(6).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(6).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(6).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(6).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(6).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(6).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(6).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(6).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(6).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(6).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(6).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(6).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(6).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(6).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(6).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(6).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(6).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(6).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(6).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(6).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(6).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(6).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(6).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(6).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(6).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(6).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(6).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(6).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(6).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(6).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(6).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(6).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(6).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(6).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(6).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(6).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(6).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(6).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(6).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(6).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(6).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(6).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(6).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(6).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(6).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(6).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(6).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(6).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(6).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(6).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(6).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(6).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(6).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(6).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(6).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(6).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(6).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(6).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(6).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(6).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(6).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(6).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(6).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(6).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(6).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(6).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(6).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(6).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(6).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(6).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(6).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(6).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(6).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(6).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(6).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(6).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(6).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(6).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(6).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(6).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(6).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(6).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(6).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(6).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(6).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(6).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(6).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(6).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(6).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(6).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(6).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(6).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(6).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(6).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(6).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(6).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(6).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(6).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(6).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(6).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(6).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(6).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(6).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(6).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(6).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(6).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(6).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(6).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(6).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(6).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(6).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(6).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(6).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(6).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(6).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(6).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(6).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(6).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(6).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(6).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(6).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(6).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(6).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(6).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(6).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(6).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(6).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(6).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(6).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(6).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(6).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(6).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(6).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(6).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(6).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(6).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(6).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(6).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(6).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(6).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(6).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(6).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(6).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).initmr0.emr = 0x510;
	REGB_FREQ_CH1(6).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(6).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(6).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(6).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(6).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(6).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(6).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(6).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(6).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(6).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(6).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(6).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(6).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(6).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(6).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(6).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(6).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(6).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(6).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(6).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(6).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(6).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(6).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(6).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(6).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(6).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(6).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(6).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(6).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(6).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(6).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(6).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(6).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(6).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(6).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(6).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(6).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(6).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(6).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(6).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(6).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(6).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(6).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(6).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(6).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(6).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(6).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(6).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(6).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(6).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(6).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(6).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(6).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(6).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(6).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(6).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(6).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(6).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(6).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(6).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(6).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(6).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(6).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(6).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(6).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(6).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(6).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(6).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(6).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(6).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(6).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(6).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(6).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(6).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(6).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(6).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(6).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(6).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(6).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(6).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(6).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(6).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(6).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(6).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(6).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(6).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(6).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(6).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(6).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(6).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(6).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(6).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(6).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(6).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(6).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(6).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(6).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(6).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(6).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(6).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(6).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(7).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(7).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(7).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(7).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(7).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(7).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(7).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(7).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(7).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(7).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(7).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(7).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(7).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(7).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(7).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(7).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(7).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(7).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(7).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(7).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(7).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(7).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(7).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(7).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(7).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(7).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(7).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(7).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(7).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(7).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(7).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(7).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(7).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(7).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(7).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(7).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(7).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(7).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(7).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(7).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(7).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(7).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(7).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(7).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(7).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(7).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(7).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(7).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(7).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(7).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(7).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(7).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(7).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(7).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(7).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(7).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(7).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(7).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(7).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(7).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(7).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(7).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(7).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(7).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(7).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(7).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(7).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(7).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(7).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(7).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(7).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(7).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(7).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(7).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(7).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(7).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(7).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(7).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(7).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(7).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(7).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(7).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(7).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(7).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(7).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(7).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(7).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(7).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(7).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(7).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(7).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(7).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(7).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(7).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(7).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(7).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).initmr0.emr = 0x510;
	REGB_FREQ_CH0(7).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(7).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(7).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(7).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(7).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(7).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(7).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(7).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(7).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(7).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(7).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(7).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(7).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(7).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(7).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(7).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(7).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(7).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(7).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(7).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(7).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(7).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(7).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(7).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(7).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(7).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(7).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(7).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(7).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(7).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(7).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(7).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(7).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(7).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(7).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(7).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(7).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(7).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(7).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(7).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(7).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(7).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(7).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(7).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(7).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(7).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(7).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(7).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(7).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(7).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(7).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(7).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(7).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(7).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(7).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(7).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(7).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(7).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(7).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(7).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(7).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(7).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(7).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(7).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(7).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(7).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(7).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(7).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(7).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(7).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(7).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(7).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(7).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(7).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(7).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(7).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(7).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(7).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(7).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(7).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(7).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(7).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(7).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(7).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(7).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(7).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(7).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(7).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(7).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(7).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(7).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(7).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(7).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(7).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(7).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(7).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(7).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(7).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(7).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(7).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(7).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(7).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(7).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(7).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(7).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(7).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(7).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(7).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(7).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(7).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(7).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(7).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(7).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(7).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(7).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(7).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(7).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(7).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(7).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(7).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(7).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(7).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(7).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(7).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(7).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(7).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(7).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(7).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(7).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(7).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(7).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(7).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(7).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(7).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(7).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(7).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(7).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(7).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(7).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(7).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(7).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(7).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(7).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(7).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(7).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(7).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(7).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(7).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(7).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(7).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(7).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(7).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(7).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(7).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(7).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(7).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(7).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(7).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(7).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(7).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(7).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(7).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(7).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(7).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(7).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(7).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(7).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(7).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(7).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(7).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(7).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(7).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(7).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(7).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(7).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(7).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(7).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(7).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(7).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(7).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(7).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(7).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(7).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(7).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(7).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(7).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(7).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(7).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(7).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(7).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(7).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(7).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(7).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(7).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(7).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(7).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(7).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(7).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(7).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(7).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(7).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(7).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(7).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).initmr0.emr = 0x510;
	REGB_FREQ_CH1(7).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(7).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(7).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(7).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(7).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(7).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(7).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(7).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(7).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(7).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(7).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(7).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(7).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(7).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(7).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(7).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(7).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(7).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(7).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(7).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(7).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(7).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(7).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(7).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(7).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(7).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(7).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(7).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(7).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(7).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(7).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(7).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(7).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(7).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(7).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(7).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(7).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(7).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(7).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(7).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(7).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(7).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(7).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(7).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(7).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(7).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(7).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(7).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(7).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(7).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(7).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(7).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(7).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(7).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(7).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(7).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(7).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(7).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(7).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(7).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(7).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(7).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(7).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(7).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(7).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(7).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(7).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(7).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(7).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(7).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(7).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(7).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(7).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(7).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(7).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(7).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(7).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(7).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(7).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(7).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(7).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(7).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(7).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(7).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(7).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(7).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(7).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(7).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(7).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(7).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(7).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(7).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(7).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(7).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(7).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(7).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(7).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(7).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(7).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(7).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(7).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(8).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(8).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(8).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(8).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(8).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(8).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(8).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(8).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(8).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(8).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(8).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(8).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(8).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(8).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(8).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(8).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(8).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(8).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(8).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(8).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(8).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(8).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(8).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(8).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(8).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(8).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(8).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(8).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(8).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(8).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(8).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(8).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(8).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(8).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(8).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(8).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(8).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(8).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(8).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(8).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(8).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(8).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(8).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(8).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(8).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(8).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(8).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(8).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(8).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(8).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(8).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(8).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(8).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(8).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(8).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(8).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(8).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(8).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(8).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(8).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(8).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(8).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(8).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(8).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(8).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(8).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(8).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(8).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(8).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(8).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(8).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(8).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(8).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(8).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(8).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(8).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(8).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(8).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(8).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(8).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(8).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(8).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(8).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(8).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(8).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(8).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(8).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(8).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(8).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(8).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(8).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(8).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(8).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(8).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(8).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(8).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).initmr0.emr = 0x510;
	REGB_FREQ_CH0(8).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(8).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(8).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(8).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(8).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(8).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(8).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(8).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(8).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(8).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(8).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(8).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(8).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(8).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(8).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(8).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(8).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(8).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(8).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(8).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(8).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(8).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(8).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(8).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(8).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(8).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(8).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(8).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(8).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(8).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(8).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(8).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(8).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(8).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(8).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(8).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(8).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(8).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(8).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(8).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(8).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(8).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(8).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(8).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(8).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(8).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(8).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(8).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(8).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(8).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(8).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(8).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(8).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(8).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(8).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(8).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(8).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(8).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(8).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(8).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(8).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(8).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(8).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(8).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(8).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(8).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(8).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(8).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(8).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(8).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(8).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(8).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(8).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(8).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(8).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(8).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(8).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(8).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(8).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(8).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(8).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(8).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(8).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(8).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(8).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(8).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(8).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(8).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(8).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(8).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(8).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(8).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(8).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(8).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(8).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(8).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(8).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(8).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(8).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(8).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(8).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(8).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(8).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(8).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(8).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(8).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(8).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(8).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(8).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(8).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(8).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(8).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(8).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(8).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(8).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(8).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(8).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(8).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(8).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(8).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(8).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(8).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(8).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(8).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(8).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(8).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(8).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(8).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(8).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(8).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(8).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(8).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(8).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(8).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(8).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(8).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(8).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(8).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(8).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(8).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(8).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(8).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(8).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(8).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(8).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(8).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(8).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(8).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(8).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(8).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(8).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(8).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(8).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(8).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(8).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(8).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(8).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(8).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(8).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(8).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(8).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(8).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(8).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(8).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(8).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(8).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(8).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(8).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(8).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(8).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(8).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(8).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(8).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(8).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(8).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(8).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(8).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(8).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(8).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(8).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(8).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(8).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(8).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(8).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(8).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(8).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(8).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(8).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(8).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(8).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(8).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(8).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(8).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(8).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(8).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(8).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(8).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(8).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(8).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(8).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(8).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(8).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(8).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).initmr0.emr = 0x510;
	REGB_FREQ_CH1(8).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(8).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(8).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(8).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(8).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(8).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(8).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(8).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(8).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(8).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(8).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(8).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(8).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(8).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(8).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(8).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(8).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(8).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(8).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(8).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(8).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(8).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(8).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(8).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(8).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(8).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(8).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(8).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(8).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(8).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(8).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(8).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(8).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(8).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(8).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(8).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(8).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(8).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(8).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(8).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(8).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(8).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(8).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(8).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(8).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(8).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(8).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(8).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(8).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(8).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(8).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(8).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(8).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(8).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(8).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(8).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(8).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(8).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(8).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(8).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(8).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(8).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(8).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(8).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(8).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(8).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(8).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(8).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(8).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(8).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(8).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(8).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(8).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(8).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(8).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(8).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(8).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(8).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(8).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(8).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(8).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(8).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(8).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(8).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(8).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(8).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(8).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(8).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(8).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(8).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(8).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(8).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(8).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(8).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(8).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(8).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(8).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(8).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(8).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(8).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(8).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(9).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(9).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(9).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(9).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(9).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(9).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(9).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(9).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(9).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(9).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(9).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(9).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(9).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(9).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(9).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(9).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(9).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(9).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(9).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(9).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(9).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(9).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(9).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(9).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(9).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(9).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(9).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(9).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(9).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(9).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(9).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(9).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(9).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(9).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(9).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(9).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(9).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(9).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(9).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(9).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(9).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(9).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(9).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(9).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(9).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(9).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(9).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(9).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(9).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(9).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(9).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(9).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(9).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(9).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(9).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(9).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(9).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(9).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(9).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(9).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(9).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(9).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(9).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(9).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(9).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(9).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(9).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(9).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(9).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(9).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(9).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(9).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(9).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(9).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(9).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(9).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(9).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(9).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(9).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(9).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(9).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(9).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(9).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(9).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(9).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(9).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(9).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(9).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(9).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(9).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(9).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(9).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(9).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(9).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(9).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(9).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).initmr0.emr = 0x510;
	REGB_FREQ_CH0(9).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(9).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(9).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(9).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(9).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(9).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(9).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(9).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(9).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(9).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(9).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(9).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(9).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(9).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(9).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(9).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(9).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(9).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(9).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(9).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(9).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(9).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(9).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(9).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(9).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(9).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(9).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(9).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(9).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(9).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(9).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(9).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(9).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(9).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(9).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(9).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(9).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(9).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(9).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(9).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(9).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(9).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(9).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(9).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(9).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(9).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(9).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(9).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(9).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(9).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(9).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(9).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(9).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(9).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(9).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(9).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(9).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(9).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(9).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(9).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(9).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(9).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(9).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(9).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(9).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(9).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(9).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(9).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(9).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(9).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(9).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(9).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(9).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(9).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(9).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(9).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(9).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(9).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(9).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(9).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(9).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(9).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(9).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(9).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(9).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(9).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(9).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(9).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(9).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(9).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(9).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(9).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(9).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(9).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(9).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(9).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(9).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(9).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(9).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(9).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(9).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(9).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(9).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(9).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(9).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(9).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(9).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(9).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(9).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(9).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(9).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(9).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(9).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(9).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(9).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(9).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(9).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(9).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(9).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(9).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(9).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(9).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(9).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(9).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(9).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(9).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(9).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(9).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(9).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(9).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(9).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(9).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(9).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(9).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(9).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(9).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(9).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(9).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(9).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(9).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(9).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(9).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(9).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(9).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(9).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(9).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(9).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(9).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(9).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(9).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(9).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(9).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(9).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(9).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(9).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(9).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(9).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(9).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(9).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(9).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(9).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(9).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(9).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(9).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(9).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(9).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(9).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(9).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(9).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(9).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(9).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(9).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(9).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(9).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(9).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(9).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(9).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(9).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(9).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(9).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(9).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(9).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(9).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(9).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(9).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(9).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(9).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(9).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(9).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(9).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(9).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(9).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(9).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(9).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(9).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(9).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(9).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(9).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(9).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(9).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(9).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(9).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(9).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).initmr0.emr = 0x510;
	REGB_FREQ_CH1(9).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(9).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(9).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(9).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(9).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(9).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(9).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(9).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(9).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(9).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(9).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(9).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(9).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(9).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(9).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(9).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(9).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(9).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(9).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(9).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(9).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(9).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(9).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(9).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(9).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(9).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(9).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(9).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(9).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(9).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(9).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(9).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(9).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(9).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(9).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(9).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(9).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(9).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(9).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(9).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(9).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(9).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(9).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(9).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(9).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(9).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(9).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(9).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(9).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(9).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(9).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(9).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(9).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(9).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(9).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(9).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(9).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(9).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(9).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(9).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(9).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(9).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(9).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(9).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(9).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(9).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(9).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(9).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(9).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(9).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(9).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(9).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(9).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(9).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(9).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(9).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(9).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(9).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(9).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(9).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(9).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(9).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(9).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(9).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(9).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(9).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(9).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(9).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(9).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(9).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(9).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(9).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(9).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(9).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(9).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(9).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(9).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(9).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(9).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(9).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(9).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(10).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(10).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(10).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(10).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(10).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(10).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(10).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(10).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(10).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(10).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(10).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(10).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(10).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(10).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(10).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(10).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(10).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(10).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(10).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(10).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(10).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(10).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(10).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(10).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(10).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(10).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(10).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(10).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(10).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(10).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(10).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(10).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(10).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(10).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(10).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(10).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(10).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(10).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(10).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(10).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(10).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(10).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(10).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(10).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(10).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(10).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(10).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(10).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(10).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(10).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(10).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(10).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(10).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(10).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(10).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(10).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(10).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(10).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(10).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(10).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(10).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(10).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(10).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(10).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(10).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(10).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(10).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(10).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(10).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(10).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(10).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(10).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(10).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(10).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(10).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(10).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(10).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(10).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(10).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(10).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(10).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(10).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(10).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(10).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(10).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(10).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(10).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(10).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(10).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(10).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(10).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(10).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(10).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(10).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(10).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(10).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).initmr0.emr = 0x510;
	REGB_FREQ_CH0(10).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(10).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(10).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(10).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(10).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(10).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(10).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(10).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(10).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(10).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(10).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(10).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(10).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(10).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(10).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(10).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(10).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(10).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(10).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(10).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(10).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(10).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(10).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(10).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(10).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(10).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(10).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(10).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(10).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(10).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(10).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(10).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(10).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(10).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(10).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(10).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(10).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(10).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(10).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(10).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(10).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(10).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(10).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(10).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(10).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(10).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(10).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(10).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(10).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(10).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(10).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(10).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(10).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(10).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(10).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(10).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(10).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(10).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(10).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(10).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(10).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(10).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(10).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(10).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(10).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(10).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(10).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(10).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(10).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(10).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(10).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(10).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(10).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(10).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(10).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(10).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(10).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(10).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(10).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(10).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(10).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(10).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(10).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(10).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(10).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(10).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(10).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(10).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(10).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(10).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(10).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(10).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(10).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(10).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(10).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(10).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(10).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(10).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(10).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(10).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(10).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(10).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(10).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(10).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(10).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(10).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(10).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(10).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(10).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(10).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(10).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(10).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(10).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(10).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(10).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(10).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(10).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(10).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(10).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(10).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(10).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(10).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(10).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(10).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(10).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(10).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(10).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(10).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(10).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(10).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(10).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(10).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(10).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(10).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(10).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(10).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(10).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(10).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(10).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(10).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(10).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(10).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(10).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(10).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(10).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(10).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(10).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(10).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(10).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(10).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(10).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(10).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(10).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(10).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(10).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(10).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(10).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(10).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(10).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(10).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(10).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(10).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(10).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(10).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(10).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(10).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(10).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(10).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(10).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(10).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(10).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(10).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(10).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(10).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(10).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(10).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(10).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(10).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(10).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(10).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(10).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(10).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(10).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(10).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(10).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(10).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(10).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(10).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(10).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(10).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(10).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(10).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(10).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(10).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(10).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(10).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(10).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(10).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(10).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(10).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(10).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(10).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(10).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).initmr0.emr = 0x510;
	REGB_FREQ_CH1(10).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(10).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(10).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(10).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(10).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(10).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(10).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(10).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(10).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(10).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(10).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(10).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(10).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(10).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(10).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(10).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(10).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(10).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(10).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(10).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(10).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(10).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(10).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(10).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(10).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(10).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(10).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(10).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(10).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(10).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(10).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(10).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(10).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(10).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(10).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(10).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(10).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(10).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(10).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(10).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(10).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(10).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(10).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(10).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(10).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(10).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(10).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(10).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(10).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(10).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(10).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(10).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(10).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(10).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(10).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(10).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(10).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(10).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(10).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(10).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(10).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(10).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(10).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(10).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(10).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(10).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(10).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(10).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(10).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(10).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(10).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(10).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(10).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(10).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(10).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(10).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(10).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(10).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(10).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(10).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(10).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(10).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(10).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(10).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(10).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(10).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(10).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(10).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(10).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(10).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(10).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(10).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(10).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(10).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(10).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(10).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(10).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(10).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(10).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(10).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(10).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(11).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(11).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(11).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(11).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(11).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(11).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(11).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(11).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(11).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(11).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(11).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(11).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(11).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(11).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(11).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(11).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(11).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(11).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(11).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(11).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(11).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(11).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(11).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(11).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(11).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(11).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(11).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(11).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(11).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(11).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(11).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(11).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(11).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(11).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(11).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(11).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(11).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(11).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(11).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(11).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(11).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(11).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(11).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(11).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(11).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(11).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(11).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(11).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(11).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(11).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(11).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(11).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(11).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(11).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(11).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(11).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(11).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(11).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(11).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(11).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(11).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(11).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(11).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(11).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(11).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(11).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(11).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(11).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(11).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(11).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(11).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(11).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(11).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(11).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(11).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(11).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(11).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(11).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(11).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(11).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(11).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(11).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(11).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(11).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(11).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(11).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(11).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(11).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(11).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(11).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(11).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(11).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(11).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(11).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(11).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(11).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).initmr0.emr = 0x510;
	REGB_FREQ_CH0(11).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(11).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(11).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(11).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(11).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(11).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(11).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(11).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(11).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(11).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(11).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(11).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(11).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(11).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(11).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(11).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(11).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(11).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(11).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(11).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(11).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(11).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(11).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(11).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(11).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(11).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(11).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(11).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(11).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(11).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(11).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(11).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(11).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(11).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(11).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(11).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(11).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(11).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(11).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(11).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(11).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(11).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(11).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(11).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(11).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(11).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(11).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(11).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(11).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(11).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(11).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(11).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(11).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(11).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(11).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(11).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(11).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(11).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(11).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(11).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(11).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(11).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(11).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(11).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(11).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(11).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(11).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(11).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(11).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(11).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(11).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(11).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(11).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(11).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(11).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(11).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(11).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(11).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(11).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(11).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(11).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(11).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(11).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(11).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(11).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(11).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(11).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(11).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(11).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(11).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(11).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(11).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(11).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(11).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(11).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(11).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(11).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(11).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(11).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(11).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(11).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(11).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(11).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(11).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(11).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(11).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(11).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(11).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(11).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(11).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(11).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(11).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(11).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(11).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(11).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(11).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(11).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(11).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(11).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(11).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(11).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(11).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(11).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(11).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(11).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(11).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(11).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(11).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(11).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(11).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(11).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(11).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(11).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(11).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(11).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(11).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(11).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(11).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(11).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(11).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(11).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(11).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(11).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(11).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(11).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(11).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(11).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(11).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(11).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(11).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(11).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(11).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(11).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(11).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(11).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(11).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(11).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(11).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(11).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(11).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(11).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(11).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(11).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(11).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(11).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(11).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(11).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(11).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(11).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(11).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(11).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(11).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(11).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(11).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(11).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(11).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(11).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(11).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(11).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(11).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(11).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(11).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(11).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(11).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(11).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(11).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(11).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(11).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(11).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(11).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(11).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(11).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(11).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(11).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(11).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(11).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(11).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(11).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(11).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(11).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(11).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(11).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(11).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).initmr0.emr = 0x510;
	REGB_FREQ_CH1(11).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(11).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(11).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(11).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(11).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(11).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(11).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(11).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(11).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(11).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(11).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(11).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(11).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(11).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(11).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(11).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(11).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(11).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(11).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(11).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(11).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(11).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(11).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(11).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(11).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(11).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(11).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(11).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(11).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(11).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(11).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(11).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(11).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(11).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(11).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(11).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(11).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(11).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(11).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(11).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(11).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(11).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(11).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(11).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(11).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(11).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(11).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(11).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(11).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(11).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(11).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(11).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(11).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(11).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(11).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(11).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(11).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(11).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(11).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(11).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(11).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(11).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(11).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(11).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(11).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(11).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(11).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(11).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(11).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(11).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(11).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(11).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(11).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(11).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(11).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(11).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(11).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(11).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(11).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(11).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(11).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(11).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(11).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(11).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(11).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(11).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(11).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(11).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(11).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(11).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(11).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(11).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(11).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(11).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(11).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(11).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(11).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(11).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(11).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(11).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(11).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(12).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(12).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(12).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(12).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(12).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(12).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(12).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(12).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(12).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(12).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(12).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(12).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(12).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(12).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(12).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(12).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(12).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(12).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(12).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(12).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(12).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(12).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(12).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(12).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(12).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(12).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(12).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(12).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(12).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(12).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(12).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(12).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(12).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(12).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(12).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(12).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(12).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(12).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(12).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(12).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(12).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(12).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(12).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(12).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(12).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(12).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(12).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(12).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(12).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(12).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(12).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(12).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(12).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(12).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(12).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(12).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(12).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(12).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(12).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(12).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(12).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(12).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(12).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(12).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(12).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(12).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(12).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(12).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(12).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(12).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(12).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(12).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(12).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(12).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(12).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(12).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(12).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(12).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(12).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(12).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(12).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(12).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(12).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(12).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(12).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(12).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(12).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(12).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(12).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(12).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(12).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(12).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(12).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(12).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(12).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(12).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).initmr0.emr = 0x510;
	REGB_FREQ_CH0(12).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(12).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(12).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(12).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(12).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(12).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(12).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(12).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(12).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(12).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(12).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(12).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(12).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(12).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(12).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(12).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(12).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(12).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(12).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(12).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(12).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(12).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(12).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(12).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(12).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(12).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(12).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(12).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(12).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(12).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(12).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(12).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(12).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(12).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(12).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(12).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(12).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(12).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(12).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(12).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(12).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(12).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(12).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(12).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(12).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(12).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(12).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(12).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(12).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(12).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(12).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(12).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(12).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(12).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(12).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(12).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(12).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(12).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(12).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(12).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(12).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(12).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(12).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(12).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(12).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(12).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(12).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(12).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(12).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(12).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(12).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(12).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(12).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(12).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(12).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(12).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(12).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(12).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(12).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(12).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(12).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(12).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(12).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(12).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(12).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(12).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(12).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(12).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(12).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(12).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(12).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(12).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(12).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(12).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(12).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(12).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(12).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(12).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(12).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(12).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(12).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(12).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(12).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(12).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(12).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(12).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(12).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(12).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(12).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(12).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(12).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(12).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(12).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(12).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(12).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(12).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(12).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(12).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(12).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(12).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(12).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(12).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(12).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(12).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(12).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(12).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(12).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(12).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(12).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(12).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(12).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(12).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(12).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(12).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(12).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(12).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(12).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(12).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(12).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(12).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(12).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(12).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(12).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(12).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(12).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(12).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(12).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(12).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(12).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(12).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(12).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(12).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(12).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(12).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(12).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(12).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(12).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(12).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(12).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(12).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(12).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(12).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(12).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(12).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(12).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(12).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(12).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(12).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(12).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(12).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(12).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(12).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(12).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(12).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(12).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(12).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(12).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(12).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(12).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(12).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(12).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(12).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(12).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(12).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(12).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(12).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(12).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(12).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(12).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(12).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(12).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(12).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(12).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(12).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(12).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(12).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(12).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(12).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(12).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(12).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(12).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(12).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(12).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).initmr0.emr = 0x510;
	REGB_FREQ_CH1(12).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(12).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(12).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(12).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(12).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(12).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(12).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(12).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(12).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(12).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(12).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(12).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(12).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(12).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(12).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(12).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(12).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(12).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(12).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(12).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(12).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(12).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(12).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(12).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(12).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(12).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(12).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(12).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(12).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(12).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(12).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(12).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(12).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(12).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(12).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(12).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(12).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(12).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(12).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(12).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(12).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(12).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(12).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(12).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(12).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(12).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(12).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(12).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(12).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(12).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(12).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(12).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(12).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(12).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(12).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(12).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(12).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(12).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(12).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(12).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(12).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(12).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(12).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(12).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(12).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(12).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(12).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(12).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(12).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(12).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(12).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(12).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(12).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(12).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(12).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(12).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(12).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(12).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(12).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(12).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(12).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(12).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(12).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(12).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(12).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(12).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(12).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(12).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(12).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(12).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(12).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(12).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(12).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(12).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(12).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(12).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(12).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(12).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(12).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(12).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(12).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(13).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(13).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(13).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(13).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(13).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(13).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(13).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(13).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(13).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(13).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(13).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(13).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(13).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(13).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(13).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(13).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(13).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(13).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(13).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(13).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(13).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(13).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(13).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(13).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(13).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(13).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(13).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(13).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(13).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(13).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(13).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(13).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(13).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(13).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(13).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(13).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(13).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(13).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(13).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(13).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(13).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(13).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(13).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(13).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(13).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(13).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(13).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(13).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(13).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(13).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(13).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(13).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(13).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(13).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(13).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(13).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(13).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(13).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(13).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(13).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(13).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(13).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(13).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(13).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(13).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(13).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(13).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(13).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(13).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(13).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(13).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(13).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(13).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(13).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(13).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(13).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(13).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(13).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(13).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(13).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(13).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(13).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(13).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(13).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(13).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(13).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(13).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(13).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(13).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(13).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(13).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(13).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(13).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(13).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(13).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(13).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).initmr0.emr = 0x510;
	REGB_FREQ_CH0(13).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(13).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(13).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(13).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(13).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(13).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(13).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(13).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(13).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(13).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(13).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(13).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(13).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(13).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(13).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(13).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(13).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(13).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(13).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(13).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(13).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(13).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(13).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(13).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(13).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(13).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(13).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(13).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(13).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(13).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(13).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(13).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(13).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(13).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(13).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(13).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(13).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(13).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(13).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(13).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(13).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(13).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(13).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(13).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(13).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(13).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(13).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(13).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(13).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(13).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(13).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(13).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(13).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(13).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(13).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(13).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(13).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(13).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(13).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(13).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(13).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(13).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(13).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(13).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(13).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(13).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(13).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(13).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(13).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(13).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(13).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(13).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(13).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(13).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(13).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(13).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(13).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(13).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(13).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(13).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(13).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(13).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(13).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(13).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(13).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(13).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(13).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(13).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(13).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(13).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(13).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(13).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(13).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(13).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(13).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(13).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(13).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(13).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(13).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(13).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(13).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(13).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(13).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(13).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(13).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(13).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(13).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(13).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(13).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(13).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(13).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(13).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(13).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(13).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(13).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(13).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(13).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(13).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(13).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(13).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(13).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(13).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(13).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(13).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(13).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(13).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(13).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(13).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(13).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(13).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(13).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(13).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(13).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(13).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(13).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(13).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(13).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(13).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(13).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(13).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(13).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(13).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(13).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(13).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(13).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(13).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(13).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(13).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(13).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(13).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(13).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(13).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(13).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(13).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(13).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(13).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(13).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(13).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(13).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(13).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(13).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(13).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(13).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(13).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(13).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(13).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(13).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(13).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(13).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(13).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(13).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(13).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(13).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(13).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(13).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(13).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(13).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(13).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(13).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(13).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(13).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(13).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(13).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(13).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(13).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(13).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(13).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(13).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(13).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(13).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(13).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(13).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(13).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(13).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(13).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(13).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(13).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(13).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(13).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(13).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(13).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(13).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(13).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).initmr0.emr = 0x510;
	REGB_FREQ_CH1(13).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(13).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(13).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(13).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(13).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(13).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(13).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(13).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(13).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(13).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(13).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(13).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(13).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(13).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(13).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(13).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(13).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(13).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(13).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(13).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(13).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(13).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(13).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(13).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(13).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(13).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(13).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(13).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(13).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(13).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(13).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(13).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(13).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(13).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(13).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(13).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(13).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(13).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(13).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(13).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(13).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(13).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(13).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(13).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(13).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(13).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(13).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(13).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(13).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(13).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(13).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(13).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(13).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(13).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(13).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(13).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(13).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(13).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(13).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(13).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(13).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(13).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(13).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(13).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(13).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(13).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(13).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(13).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(13).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(13).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(13).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(13).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(13).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(13).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(13).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(13).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(13).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(13).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(13).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(13).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(13).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(13).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(13).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(13).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(13).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(13).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(13).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(13).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(13).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(13).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(13).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(13).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(13).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(13).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(13).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(13).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(13).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(13).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(13).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(13).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(13).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH0(14).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(14).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH0(14).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH0(14).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH0(14).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH0(14).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(14).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH0(14).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH0(14).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH0(14).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(14).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH0(14).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH0(14).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(14).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH0(14).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH0(14).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH0(14).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH0(14).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(14).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH0(14).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(14).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH0(14).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH0(14).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH0(14).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH0(14).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH0(14).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH0(14).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(14).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(14).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(14).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH0(14).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(14).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(14).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH0(14).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH0(14).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH0(14).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH0(14).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH0(14).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH0(14).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH0(14).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH0(14).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH0(14).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH0(14).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH0(14).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH0(14).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH0(14).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(14).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH0(14).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH0(14).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH0(14).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH0(14).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH0(14).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH0(14).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH0(14).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH0(14).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH0(14).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(14).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH0(14).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH0(14).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(14).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(14).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(14).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH0(14).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH0(14).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH0(14).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH0(14).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH0(14).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH0(14).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH0(14).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH0(14).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH0(14).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH0(14).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH0(14).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(14).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH0(14).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH0(14).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(14).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH0(14).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH0(14).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH0(14).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH0(14).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH0(14).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH0(14).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH0(14).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH0(14).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH0(14).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH0(14).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH0(14).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH0(14).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(14).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH0(14).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(14).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(14).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH0(14).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH0(14).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH0(14).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).initmr0.emr = 0x510;
	REGB_FREQ_CH0(14).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).initmr1.emr3 = 0x0;
	REGB_FREQ_CH0(14).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).initmr2.mr5 = 0x0;
	REGB_FREQ_CH0(14).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH0(14).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH0(14).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH0(14).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH0(14).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH0(14).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH0(14).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH0(14).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH0(14).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH0(14).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH0(14).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH0(14).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH0(14).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH0(14).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH0(14).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(14).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH0(14).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH0(14).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH0(14).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH0(14).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_PPT2
	REGB_FREQ_CH0(14).dfiupdtmg2.dfi_t_ctrlupd_interval_type1 = 0x12c;
	REGB_FREQ_CH0(14).dfiupdtmg2.ctrlupd_after_dqsosc = 0x0;
	REGB_FREQ_CH0(14).dfiupdtmg2.ppt2_override = 0x0;
	REGB_FREQ_CH0(14).dfiupdtmg2.ppt2_en = 0x0;
	REGB_FREQ_CH0(14).dfiupdtmg2.dfi_t_ctrlupd_interval_type1_unit = 0x3;
#endif //DDRCTL_PPT2

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(14).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH0(14).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH0(14).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH0(14).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(14).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH0(14).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH0(14).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(14).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(14).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH0(14).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH0(14).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH0(14).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH0(14).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(14).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(14).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH0(14).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH0(14).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH0(14).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH0(14).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH0(14).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH0(14).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(14).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH0(14).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(14).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH0(14).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH0(14).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH0(14).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH0(14).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH0(14).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH0(14).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH0(14).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH0(14).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH0(14).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH0(14).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH0(14).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH0(14).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH0(14).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH0(14).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH0(14).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH0(14).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH0(14).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH0(14).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH0(14).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH0(14).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH0(14).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH0(14).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH0(14).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH0(14).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH0(14).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH0(14).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH0(14).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(14).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH0(14).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH0(14).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH0(14).perfwr1.w_xact_run_length = 0xf;

#ifdef MEMC_PROG_FREQ_RATIO
	REGB_FREQ_CH0(14).tmgcfg.frequency_ratio = 0x0;
#endif /* MEMC_PROG_FREQ_RATIO */

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH0(14).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH0(14).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH0(14).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH0(14).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH0(14).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH0(14).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH0(14).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH0(14).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH0(14).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH0(14).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH0(14).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH0(14).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(14).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH0(14).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH0(14).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH0(14).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH0(14).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH0(14).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(14).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH0(14).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH0(14).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH0(14).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH0(14).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH0(14).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC
	REGB_FREQ_CH1(14).dramset1tmg0.t_ras_min = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg0.t_ras_max = 0x1b;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(14).dramset1tmg0.t_faw = 0x10;
	REGB_FREQ_CH1(14).dramset1tmg0.wr2pre = 0xf;
	REGB_FREQ_CH1(14).dramset1tmg1.t_rc = 0x14;
	REGB_FREQ_CH1(14).dramset1tmg1.rd2pre = 0x4;
	REGB_FREQ_CH1(14).dramset1tmg1.t_xp = 0x8;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(14).dramset1tmg1.t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
	REGB_FREQ_CH1(14).dramset1tmg2.wr2rd = 0xd;
	REGB_FREQ_CH1(14).dramset1tmg2.rd2wr = 0x6;
	REGB_FREQ_CH1(14).dramset1tmg2.read_latency = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg2.write_latency = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg3.wr2mr = 0x4;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg3.rd2mr = 0x4;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(14).dramset1tmg3.t_mr = 0x4;
	REGB_FREQ_CH1(14).dramset1tmg4.t_rp = 0x5;
	REGB_FREQ_CH1(14).dramset1tmg4.t_rrd = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg4.t_ccd = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(14).dramset1tmg4.t_rcd = 0x5;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg5.t_cke = 0x3;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg5.t_ckesr = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */
	REGB_FREQ_CH1(14).dramset1tmg5.t_cksre = 0x5;
	REGB_FREQ_CH1(14).dramset1tmg5.t_cksrx = 0x5;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg6.t_ckcsx = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg7.t_csh = 0x0;

#ifdef DDRCTL_HWFFC_EXT_AND_LPDDR5X
	REGB_FREQ_CH1(14).dramset1tmg7.t_mrw_l = 0x0;
#endif /* DDRCTL_HWFFC_EXT_AND_LPDDR5X */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).dramset1tmg8.t_xs_x32 = 0x5;
	REGB_FREQ_CH1(14).dramset1tmg8.t_xs_dll_x32 = 0x44;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg8.t_xs_abort_x32 = 0x3;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg8.t_xs_fast_x32 = 0x3;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(14).dramset1tmg9.wr2rd_s = 0xd;
	REGB_FREQ_CH1(14).dramset1tmg9.t_rrd_s = 0x4;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg9.t_ccd_s = 0x4;
#endif /* DDRCTL_DDR4_OR_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg9.ddr4_wr_preamble = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(14).dramset1tmg10.t_gear_hold = 0x2;
	REGB_FREQ_CH1(14).dramset1tmg10.t_gear_setup = 0x2;
	REGB_FREQ_CH1(14).dramset1tmg10.t_cmd_gear = 0x18;
	REGB_FREQ_CH1(14).dramset1tmg10.t_sync_gear = 0x1c;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg11.t_ckmpe = 0x1c;
	REGB_FREQ_CH1(14).dramset1tmg11.t_mpx_s = 0x2;
	REGB_FREQ_CH1(14).dramset1tmg11.t_mpx_lh = 0xc;
	REGB_FREQ_CH1(14).dramset1tmg11.post_mpsm_gap_x32 = 0x44;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg12.t_mrd_pda = 0x10;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg12.t_cmdcke = 0x2;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg12.t_wr_mpr = 0x1a;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg13.t_ppd = 0x4;

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dramset1tmg13.t_ccd_w2 = 0x10;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg13.t_ccd_mw = 0x20;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg13.odtloff = 0x1c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg14.t_xsr = 0xa0;

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(14).dramset1tmg14.t_osco = 0x8;
#endif /* LPDDR45_DQSOSC_EN */
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).dramset1tmg15.t_stab_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(14).dramset1tmg15.en_hwffc_t_stab = 0x0;
#endif /* UMCTL2_HWFFC_EN */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg15.en_dfi_lp_t_stab = 0x0;
#endif /* DDRCTL_DDR4 */
#endif //DDRCTL_DDR

#ifdef UMCTL2_CID_EN

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dramset1tmg16.t_ccd_dlr = 0x4;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(14).dramset1tmg16.t_rrd_dlr = 0x4;
	REGB_FREQ_CH1(14).dramset1tmg16.t_faw_dlr = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(14).dramset1tmg16.t_rp_ca_parity = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN

#ifdef UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(14).dramset1tmg17.t_vrcg_disable = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg17.t_vrcg_enable = 0x0;
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dramset1tmg18.t_mpsmx = 0x10;
	REGB_FREQ_CH1(14).dramset1tmg18.t_pd = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dramset1tmg20.t_csl_srexit = 0x3;
	REGB_FREQ_CH1(14).dramset1tmg20.t_csh_srexit = 0x4;
	REGB_FREQ_CH1(14).dramset1tmg20.t_casrx = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg20.t_cpded = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dramset1tmg21.t_mpc_hold = 0x3;
	REGB_FREQ_CH1(14).dramset1tmg21.t_mpc_setup = 0x3;
	REGB_FREQ_CH1(14).dramset1tmg21.t_mpc_cs = 0x4;
	REGB_FREQ_CH1(14).dramset1tmg21.t_csl = 0x10;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dramset1tmg22.t_rd2wr_dpr = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg22.t_rd2wr_dlr = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg22.t_wr2rd_dpr = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg22.t_wr2rd_dlr = 0x0;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg23.t_pdn = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg23.t_xsr_dsm_x1024 = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg24.max_wr_sync = 0xf;
	REGB_FREQ_CH1(14).dramset1tmg24.max_rd_sync = 0xf;
	REGB_FREQ_CH1(14).dramset1tmg24.rd2wr_s = 0xf;
	REGB_FREQ_CH1(14).dramset1tmg24.bank_org = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg25.rda2pre = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg25.wra2pre = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg25.lpddr4_diff_bank_rwa2pre = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dramset1tmg26.t_ccd_r = 0x8;
	REGB_FREQ_CH1(14).dramset1tmg26.t_ccd_w = 0x8;
	REGB_FREQ_CH1(14).dramset1tmg26.t_ccd_r_s = 0x8;
	REGB_FREQ_CH1(14).dramset1tmg26.t_ccd_w_s = 0x8;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dramset1tmg27.t_mrr2mpc = 0x2d;
	REGB_FREQ_CH1(14).dramset1tmg27.t_ecsc = 0xb0;
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(14).dramset1tmg28.t_srx2srx = 0x10;
	REGB_FREQ_CH1(14).dramset1tmg28.t_cpded2srx = 0x10;
	REGB_FREQ_CH1(14).dramset1tmg28.t_cssr = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH
	REGB_FREQ_CH1(14).dramset1tmg29.t_ckact = 0x10;
	REGB_FREQ_CH1(14).dramset1tmg29.t_ckoff = 0x18;
#endif //DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dramset1tmg30.mrr2rd = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg30.mrr2wr = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg30.mrr2mrw = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
	REGB_FREQ_CH1(14).dramset1tmg31.rfm_raaimt = 0x10;
	REGB_FREQ_CH1(14).dramset1tmg31.rfm_raa_thr = 0x50;
	REGB_FREQ_CH1(14).dramset1tmg31.rfm_raa_ref_decr = 0x0;
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).dramset1tmg32.ws_fs2wck_sus = 0x8;
	REGB_FREQ_CH1(14).dramset1tmg32.t_wcksus = 0x4;
	REGB_FREQ_CH1(14).dramset1tmg32.ws_off2ws_fs = 0x3;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(14).dramset1tmg33.t_ccd_r_m = 0x8;
	REGB_FREQ_CH1(14).dramset1tmg33.t_ccd_w_m = 0x8;
	REGB_FREQ_CH1(14).dramset1tmg33.t_wr2rd_m = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_DDR5CTL

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(14).dramset1tmg34.t_ccd_mw_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg34.rd2wr_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg34.wr2rd_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg34.t_ccd_blx2 = 0x4;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(14).dramset1tmg35.rda2pre_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg35.wra2pre_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg35.rd2pre_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg35.wr2pre_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(14).dramset1tmg36.rd2wr_s_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg36.wr2rd_s_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg36.t_ccd_s_blx2 = 0x8;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
	REGB_FREQ_CH1(14).dramset1tmg37.max_wr_sync_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg37.max_rd_sync_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg37.wr2mr_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg37.rd2mr_blx2 = 0x0;
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef DDRCTL_BURST_LENGTH_X2
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).dramset1tmg38.wr2rd_dr_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg38.rd2wr_dr_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg38.diff_rank_rd_gap_blx2 = 0x0;
	REGB_FREQ_CH1(14).dramset1tmg38.diff_rank_wr_gap_blx2 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_BURST_LENGTH_X2

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg0.t_ras_min_2 = 0xf;
	REGB_FREQ_CH1(14).dramset2tmg0.t_faw_2 = 0x10;
	REGB_FREQ_CH1(14).dramset2tmg0.wr2pre_2 = 0xf;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg1.t_rc_2 = 0x14;
	REGB_FREQ_CH1(14).dramset2tmg1.rd2pre_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg2.wr2rd_2 = 0xd;
	REGB_FREQ_CH1(14).dramset2tmg2.rd2wr_2 = 0x6;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg3.t_mr_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg4.t_rp_2 = 0x5;
	REGB_FREQ_CH1(14).dramset2tmg4.t_rrd_2 = 0x4;
	REGB_FREQ_CH1(14).dramset2tmg4.t_rcd_2 = 0x5;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg8.t_xs_x32_2 = 0x5;
	REGB_FREQ_CH1(14).dramset2tmg8.t_xs_dll_x32_2 = 0x44;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg9.wr2rd_s_2 = 0xd;
	REGB_FREQ_CH1(14).dramset2tmg9.t_rrd_s_2 = 0x4;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg13.t_ppd_2 = 0x4;
	REGB_FREQ_CH1(14).dramset2tmg13.t_ccd_w2_2 = 0x10;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(14).dramset2tmg16.t_ccd_dlr_2 = 0x4;
	REGB_FREQ_CH1(14).dramset2tmg16.t_rrd_dlr_2 = 0x4;
	REGB_FREQ_CH1(14).dramset2tmg16.t_faw_dlr_2 = 0x10;

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(14).dramset2tmg16.t_rp_ca_parity_2 = 0x5;
#endif /* DDRCTL_CAPAR_RETRY */
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg22.t_rd2wr_dpr_2 = 0x0;
	REGB_FREQ_CH1(14).dramset2tmg22.t_rd2wr_dlr_2 = 0x0;
	REGB_FREQ_CH1(14).dramset2tmg22.t_wr2rd_dpr_2 = 0x0;
	REGB_FREQ_CH1(14).dramset2tmg22.t_wr2rd_dlr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg26.t_ccd_r_2 = 0x8;
	REGB_FREQ_CH1(14).dramset2tmg26.t_ccd_w_2 = 0x8;
	REGB_FREQ_CH1(14).dramset2tmg26.t_ccd_r_s_2 = 0x8;
	REGB_FREQ_CH1(14).dramset2tmg26.t_ccd_w_s_2 = 0x8;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg27.t_mrr2mpc_2 = 0x2d;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_HW_RFM_CTRL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).dramset2tmg31.rfm_raaimt_2 = 0x10;
	REGB_FREQ_CH1(14).dramset2tmg31.rfm_raa_thr_2 = 0x50;
	REGB_FREQ_CH1(14).dramset2tmg31.rfm_raa_ref_decr_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_HW_RFM_CTRL
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR5CTL
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef DDRCTL_DDR5CTL_HIGHSPEED
	REGB_FREQ_CH1(14).dramset2tmg33.t_ccd_r_m_2 = 0x8;
	REGB_FREQ_CH1(14).dramset2tmg33.t_ccd_w_m_2 = 0x8;
	REGB_FREQ_CH1(14).dramset2tmg33.t_wr2rd_m_2 = 0xd;
#endif //DDRCTL_DDR5CTL_HIGHSPEED
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR5CTL

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_rd2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_rd2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_wr2rd_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_wr2rd_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_rd2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_rd2wr_gap_r1r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_wr2wr_gap_r0r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control0.t_wr2wr_gap_r1r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_rd2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_rd2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_wr2rd_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_wr2rd_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_rd2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_rd2wr_gap_r2r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_wr2wr_gap_r0r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control1.t_wr2wr_gap_r2r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_rd2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_rd2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_wr2rd_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_wr2rd_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_rd2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_rd2wr_gap_r3r0 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_wr2wr_gap_r0r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control2.t_wr2wr_gap_r3r0 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_rd2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_rd2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_wr2rd_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_wr2rd_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_rd2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_rd2wr_gap_r2r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_wr2wr_gap_r1r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control3.t_wr2wr_gap_r2r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_rd2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_rd2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_wr2rd_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_wr2rd_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_rd2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_rd2wr_gap_r3r1 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_wr2wr_gap_r1r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control4.t_wr2wr_gap_r3r1 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_rd2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_rd2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_wr2rd_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_wr2rd_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_rd2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_rd2wr_gap_r3r2 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_wr2wr_gap_r2r3 = 0x8;
	REGB_FREQ_CH1(14).rank_switch_timing_control5.t_wr2wr_gap_r3r2 = 0x8;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(14).mramtmg0.t_ras_min_mram = 0xf;
	REGB_FREQ_CH1(14).mramtmg0.t_faw_mram = 0x10;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(14).mramtmg1.t_rc_mram = 0x14;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(14).mramtmg2.t_rp_mram = 0x5;
	REGB_FREQ_CH1(14).mramtmg2.t_rrd_mram = 0x4;
	REGB_FREQ_CH1(14).mramtmg2.t_rcd_mram = 0x5;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef UMCTL2_DDR4_MRAM_EN
	REGB_FREQ_CH1(14).mramtmg3.t_rrd_s_mram = 0x4;
#endif //UMCTL2_DDR4_MRAM_EN

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).initmr0.emr = 0x510;
	REGB_FREQ_CH1(14).initmr0.mr = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).initmr1.emr3 = 0x0;
	REGB_FREQ_CH1(14).initmr1.emr2 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).initmr2.mr5 = 0x0;
	REGB_FREQ_CH1(14).initmr2.mr4 = 0x0;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).initmr3.mr6 = 0x0;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).initmr3.mr22 = 0x0;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dfitmg0.dfi_tphy_wrlat = 0x2;
	REGB_FREQ_CH1(14).dfitmg0.dfi_tphy_wrdata = 0x0;
	REGB_FREQ_CH1(14).dfitmg0.dfi_t_rddata_en = 0x2;
	REGB_FREQ_CH1(14).dfitmg0.dfi_t_ctrl_delay = 0x7;
	REGB_FREQ_CH1(14).dfitmg1.dfi_t_dram_clk_enable = 0x4;
	REGB_FREQ_CH1(14).dfitmg1.dfi_t_dram_clk_disable = 0x4;
	REGB_FREQ_CH1(14).dfitmg1.dfi_t_wrdata_delay = 0x0;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dfitmg1.dfi_t_parin_lat = 0x0;
#endif /* DDRCTL_DDR4 */

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).dfitmg1.dfi_t_cmd_lat = 0x0;
#endif /* DDRCTL_DDR4 */
	REGB_FREQ_CH1(14).dfitmg2.dfi_tphy_wrcslat = 0x2;
	REGB_FREQ_CH1(14).dfitmg2.dfi_tphy_rdcslat = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dfitmg2.dfi_twck_delay = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_DDR4
#ifndef MEMC_CMD_RTN2IDLE
	REGB_FREQ_CH1(14).dfitmg3.dfi_t_geardown_delay = 0x0;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR4

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dfitmg4.dfi_twck_dis = 0x0;

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).dfitmg4.dfi_twck_en_fs = 0x0;
#endif /* MEMC_NUM_RANKS_GT_1 */
	REGB_FREQ_CH1(14).dfitmg4.dfi_twck_en_wr = 0x0;
	REGB_FREQ_CH1(14).dfitmg4.dfi_twck_en_rd = 0x0;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dfitmg5.dfi_twck_toggle_post = 0x0;
	REGB_FREQ_CH1(14).dfitmg5.dfi_twck_toggle_cs = 0x0;
	REGB_FREQ_CH1(14).dfitmg5.dfi_twck_toggle = 0x0;
	REGB_FREQ_CH1(14).dfitmg5.dfi_twck_fast_toggle = 0x0;
#endif //DDRCTL_LPDDR

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(14).dfitmg6.dfi_twck_toggle_post_rd = 0x0;
	REGB_FREQ_CH1(14).dfitmg6.dfi_twck_toggle_post_rd_en = 0x0;
#endif //MEMC_LPDDR5X

#ifdef DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).dfitmg7.dfi_t_2n_mode_delay = 0x0;
#endif /* MEMC_DDR5 */
	REGB_FREQ_CH1(14).dfitmg7.dfi_t_init_start = 0x100;
	REGB_FREQ_CH1(14).dfitmg7.dfi_t_init_complete = 0x2edc;
#endif //DDRCTL_DFI_SB_WDT_OR_MEMC_DDR5

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).dfiupdtmg1.dfi_t_ctrlupd_interval_max_x1024 = 0x1;
	REGB_FREQ_CH1(14).dfiupdtmg1.dfi_t_ctrlupd_interval_min_x1024 = 0x1;
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dfiupdtmg3.dfi_t_ctrlupd_burst_interval_x8 = 0x1;
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(14).rfshset1tmg0.t_refi_x1_x32 = 0x62;
	REGB_FREQ_CH1(14).rfshset1tmg0.refresh_to_x1_x32 = 0x10;
	REGB_FREQ_CH1(14).rfshset1tmg0.refresh_margin = 0x2;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).rfshset1tmg0.refresh_to_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).rfshset1tmg0.t_refi_x1_sel = 0x0;
#endif /* DDRCTL_LPDDR */
	REGB_FREQ_CH1(14).rfshset1tmg1.t_rfc_min = 0x8c;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).rfshset1tmg1.t_rfc_min_ab = 0x0;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(14).rfshset1tmg2.t_rfc_min_dlr = 0x8c;
#endif /* UMCTL2_CID_EN */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).rfshset1tmg2.t_pbr2pbr = 0x8c;
#endif /* DDRCTL_LPDDR */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).rfshset1tmg2.t_pbr2act = 0x8c;
#endif /* DDRCTL_LPDDR */
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).rfshset1tmg3.t_rfcsb = 0x0;
#endif /* MEMC_DDR5 */

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).rfshset1tmg3.t_refsbrd = 0x0;
#endif /* MEMC_DDR5 */

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).rfshset1tmg3.refresh_to_ab_x32 = 0x10;
#endif /* DDRCTL_LPDDR */

#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).rfshset1tmg4.refresh_timer0_start_value_x32 = 0x0;
	REGB_FREQ_CH1(14).rfshset1tmg4.refresh_timer1_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_1

#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).rfshset1tmg5.refresh_timer2_start_value_x32 = 0x0;
	REGB_FREQ_CH1(14).rfshset1tmg5.refresh_timer3_start_value_x32 = 0x0;
#endif //MEMC_NUM_RANKS_GT_2

#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(14).rfshset1tmg6.refresh_timer_lr_offset_x32 = 0x0;
#endif //UMCTL2_CID_EN

#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(14).rfshset1tmg7.t_rfcsb_dlr = 0x0;
	REGB_FREQ_CH1(14).rfshset1tmg7.t_refsbrd_dlr = 0x0;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HET_RANK_RFC
	REGB_FREQ_CH1(14).rfshset1tmg8.t_rfc_min_het = 0x8c;
#endif //UMCTL2_HET_RANK_RFC

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).rfshset1tmg9.refab_hi_sch_gap = 0x0;
	REGB_FREQ_CH1(14).rfshset1tmg9.refsb_hi_sch_gap = 0x0;
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
	REGB_FREQ_CH1(14).rfshset1tmg10.t_win_size_1xtrefi = 0x186;
#endif //MEMC_DDR5

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(14).rfshset1tmg11.t_pbr2pbr_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(14).rfshset1tmg12.t_rfc_min_mp = 0x8c;
	REGB_FREQ_CH1(14).rfshset1tmg12.t_rfc_min_ab_mp = 0x0;
#endif //DDRCTL_LPDDR_MIXED_PKG

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).ecsset1tmg0.t_ecs_int_x1024 = 0x0;
	REGB_FREQ_CH1(14).ecsset1tmg0.t_refi_ecs_offset_x1_x32 = 0x0;
#endif //DDRCTL_DDR

#ifdef DDRCTL_LPDDR_RFM
	REGB_FREQ_CH1(14).rfmset1tmg0.t_rfmpb = 0x8c;
#endif //DDRCTL_LPDDR_RFM

#ifdef DDRCTL_LPDDR_RFM
#ifdef DDRCTL_LPDDR_MIXED_PKG
	REGB_FREQ_CH1(14).rfmset1tmg1.t_rfmpb_mp = 0x8c;
#endif //DDRCTL_LPDDR_MIXED_PKG
#endif //DDRCTL_LPDDR_RFM

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).rfshset2tmg0.t_refi_x1_x32_2 = 0x62;
	REGB_FREQ_CH1(14).rfshset2tmg0.refresh_to_x1_x32_2 = 0x10;
	REGB_FREQ_CH1(14).rfshset2tmg0.refresh_margin_2 = 0x2;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).rfshset2tmg1.t_rfc_min_2 = 0x8c;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(14).rfshset2tmg2.t_rfc_min_dlr_2 = 0x8c;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).rfshset2tmg3.t_rfcsb_2 = 0x0;
	REGB_FREQ_CH1(14).rfshset2tmg3.t_refsbrd_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(14).rfshset2tmg6.refresh_timer_lr_offset_x32_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
	REGB_FREQ_CH1(14).rfshset2tmg7.t_rfcsb_dlr_2 = 0x0;
	REGB_FREQ_CH1(14).rfshset2tmg7.t_refsbrd_dlr_2 = 0x0;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).rfshset2tmg9.refab_hi_sch_gap_2 = 0x0;
	REGB_FREQ_CH1(14).rfshset2tmg9.refsb_hi_sch_gap_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).rfshset2tmg10.t_win_size_1xtrefi_2 = 0x186;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef DDRCTL_DDR
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).ecsset2tmg0.t_ecs_int_x1024_2 = 0x0;
	REGB_FREQ_CH1(14).ecsset2tmg0.t_refi_ecs_offset_x1_x32_2 = 0x0;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //DDRCTL_DDR
	REGB_FREQ_CH1(14).zqset1tmg0.t_zq_long_nop = 0x200;
	REGB_FREQ_CH1(14).zqset1tmg0.t_zq_short_nop = 0x40;

#ifdef DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).zqset1tmg1.t_zq_short_interval_x1024 = 0x100;

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).zqset1tmg1.t_zq_reset_nop = 0x20;
#endif /* DDRCTL_LPDDR */
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).zqset1tmg2.t_zq_stop = 0x18;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
	REGB_FREQ_CH1(14).zqset2tmg0.t_zq_long_nop_2 = 0x200;
	REGB_FREQ_CH1(14).zqset2tmg0.t_zq_short_nop_2 = 0x40;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).rcdinit1.ctrl_word_1 = 0x0;
	REGB_FREQ_CH1(14).rcdinit1.ctrl_word_2 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).rcdinit2.ctrl_word_3 = 0x0;
	REGB_FREQ_CH1(14).rcdinit2.ctrl_word_4 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).rcdinit3.ctrl_word_5 = 0x0;
	REGB_FREQ_CH1(14).rcdinit3.ctrl_word_6 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).rcdinit4.ctrl_word_7 = 0x0;
	REGB_FREQ_CH1(14).rcdinit4.ctrl_word_8 = 0x0;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).hwffcex_rank1.rank1_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank1.rank1_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank1.rank1_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank1.rank1_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank1.rank1_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_1
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).hwffcex_rank2.rank2_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank2.rank2_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank2.rank2_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank2.rank2_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank2.rank2_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef MEMC_DDR4
#ifdef UMCTL2_HWFFC_EN
#ifdef MEMC_NUM_RANKS_GT_2
	REGB_FREQ_CH1(14).hwffcex_rank3.rank3_mr1_rtt_nom = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank3.rank3_mr2_rtt_wr = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank3.rank3_mr5_rtt_park = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank3.rank3_mr6_vref_value = 0x0;
	REGB_FREQ_CH1(14).hwffcex_rank3.rank3_mr6_vref_range = 0x0;
#endif //MEMC_NUM_RANKS_GT_2
#endif //UMCTL2_HWFFC_EN
#endif //MEMC_DDR4

#ifdef LPDDR45_DQSOSC_EN
	REGB_FREQ_CH1(14).dqsoscctl0.dqsosc_enable = 0x0;
	REGB_FREQ_CH1(14).dqsoscctl0.dqsosc_interval_unit = 0x0;
	REGB_FREQ_CH1(14).dqsoscctl0.dqsosc_interval = 0x7;
#endif //LPDDR45_DQSOSC_EN

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).derateint.mr4_read_interval = 0x800000;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).derateval0.derated_t_rrd = 0x4;
	REGB_FREQ_CH1(14).derateval0.derated_t_rp = 0x5;
	REGB_FREQ_CH1(14).derateval0.derated_t_ras_min = 0xf;
	REGB_FREQ_CH1(14).derateval0.derated_t_rcd = 0x5;
#endif //DDRCTL_LPDDR

#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).derateval1.derated_t_rc = 0x14;

#ifdef MEMC_LPDDR5X
	REGB_FREQ_CH1(14).derateval1.derated_t_rcd_write = 0x5;
#endif /* MEMC_LPDDR5X */
#endif //DDRCTL_LPDDR
	REGB_FREQ_CH1(14).hwlptmg0.hw_lp_idle_x32 = 0x0;

#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_LPDDR
	REGB_FREQ_CH1(14).dvfsctl0.dvfsq_enable = 0x0;
#endif //DDRCTL_LPDDR
#endif //UMCTL2_HWFFC_EN
	REGB_FREQ_CH1(14).schedtmg0.pageclose_timer = 0x0;
	REGB_FREQ_CH1(14).schedtmg0.rdwr_idle_gap = 0x0;
	REGB_FREQ_CH1(14).perfhpr1.hpr_max_starve = 0x1;
	REGB_FREQ_CH1(14).perfhpr1.hpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(14).perflpr1.lpr_max_starve = 0x7f;
	REGB_FREQ_CH1(14).perflpr1.lpr_xact_run_length = 0xf;
	REGB_FREQ_CH1(14).perfwr1.w_max_starve = 0x7f;
	REGB_FREQ_CH1(14).perfwr1.w_xact_run_length = 0xf;

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).ranktmg0.diff_rank_rd_gap = 0x6;
	REGB_FREQ_CH1(14).ranktmg0.diff_rank_wr_gap = 0x6;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR

#ifdef DDRCTL_DDR4_OR_LPDDR
#ifdef MEMC_NUM_RANKS_GT_1
	REGB_FREQ_CH1(14).ranktmg1.wr2rd_dr = 0xf;
	REGB_FREQ_CH1(14).ranktmg1.rd2wr_dr = 0xf;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR4_OR_LPDDR
	REGB_FREQ_CH1(14).pwrtmg.powerdown_to_x32 = 0x10;
	REGB_FREQ_CH1(14).pwrtmg.selfref_to_x32 = 0x40;

#ifdef DDRCTL_DDR4
	REGB_FREQ_CH1(14).odtcfg.rd_odt_delay = 0x0;
	REGB_FREQ_CH1(14).odtcfg.rd_odt_hold = 0x4;
	REGB_FREQ_CH1(14).odtcfg.wr_odt_delay = 0x0;
	REGB_FREQ_CH1(14).odtcfg.wr_odt_hold = 0x4;
#endif //DDRCTL_DDR4

#ifdef DDRCTL_DDR
	REGB_FREQ_CH1(14).crcpartmg0.t_wr_crc_alert_pw_max = 0x14;
	REGB_FREQ_CH1(14).crcpartmg0.t_wr_crc_alert_pw_min = 0x6;
#endif //DDRCTL_DDR

#ifdef DDRCTL_CA_PARITY
	REGB_FREQ_CH1(14).crcpartmg1.t_csalt = 0x8;
#endif //DDRCTL_CA_PARITY

#ifdef DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(14).retrytmg0.capar_retry_window = 0x10;
#endif /* DDRCTL_CAPAR_RETRY */
	REGB_FREQ_CH1(14).retrytmg0.t_wr_crc_retry_window = 0x40;
#endif //DDRCTL_WR_CRC_RETRY

#ifdef DDRCTL_CAPAR_RETRY
	REGB_FREQ_CH1(14).retrytmg1.dfi_t_phy_rdlat = 0x30;
	REGB_FREQ_CH1(14).retrytmg1.extra_rd_retry_window = 0x0;
	REGB_FREQ_CH1(14).retrytmg1.retry_add_rd_lat = 0x0;
	REGB_FREQ_CH1(14).retrytmg1.retry_add_rd_lat_en = 0x0;
#endif //DDRCTL_CAPAR_RETRY

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(14).ddr4pprtmg0.t_pgm_x1_x1024 = 0x2faf09;
	REGB_FREQ_CH1(14).ddr4pprtmg0.t_pgm_x1_sel = 0x0;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
	REGB_FREQ_CH1(14).ddr4pprtmg1.t_pgmpst_x32 = 0x9c5;
	REGB_FREQ_CH1(14).ddr4pprtmg1.t_pgm_exit = 0x18;
#endif //DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR

#ifdef MEMC_LINK_ECC
	REGB_FREQ_CH1(14).lnkeccctl0.wr_link_ecc_enable = 0x0;
	REGB_FREQ_CH1(14).lnkeccctl0.rd_link_ecc_enable = 0x0;
#endif //MEMC_LINK_ECC

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key_load_irq_en.key_done_en = 0x0;
	REGB_IME_CH0.ime_key_load_irq_en.key_miss_err_en = 0x0;
	REGB_IME_CH0.ime_key_load_irq_en.key_collision_err_en = 0x0;
	REGB_IME_CH0.ime_key_load_irq_en.apb_timing_err_en = 0x0;

#ifdef DWC_IME_LATENCY_OPTION1
#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH0.ime_key_load_irq_en.key_size_err_en = 0x0;
#endif /* DWC_IME_AES_KEY256_EN */
#endif /* DWC_IME_LATENCY_OPTION1 */
	REGB_IME_CH0.ime_key_load_irq_en.reg_parity_err_en = 0x0;
	REGB_IME_CH0.ime_key_load_irq_en.glbl = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key_load_irq_stat.key_done = 0x0;
	REGB_IME_CH0.ime_key_load_irq_stat.key_miss_err = 0x0;
	REGB_IME_CH0.ime_key_load_irq_stat.key_collision_err = 0x0;
	REGB_IME_CH0.ime_key_load_irq_stat.apb_timing_err = 0x0;

#ifdef DWC_IME_LATENCY_OPTION1
#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH0.ime_key_load_irq_stat.key_size_err = 0x0;
#endif /* DWC_IME_AES_KEY256_EN */
#endif /* DWC_IME_LATENCY_OPTION1 */
	REGB_IME_CH0.ime_key_load_irq_stat.reg_parity_err = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key_usage_irq_en.key0_usage_hit_en = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_usage_irq_en.key1_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_usage_irq_en.key2_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_usage_irq_en.key3_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_usage_irq_en.key4_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_usage_irq_en.key5_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_usage_irq_en.key6_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_usage_irq_en.key7_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_usage_irq_en.key8_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_usage_irq_en.key9_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_usage_irq_en.key10_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_usage_irq_en.key11_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_usage_irq_en.key12_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_usage_irq_en.key13_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_usage_irq_en.key14_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_usage_irq_en.key15_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */

#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH0.ime_key_usage_irq_en.key0_swapped_en = 0x0;
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_usage_irq_en.key1_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_usage_irq_en.key2_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_usage_irq_en.key3_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_usage_irq_en.key4_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_usage_irq_en.key5_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_usage_irq_en.key6_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_usage_irq_en.key7_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_usage_irq_en.key8_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_usage_irq_en.key9_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_usage_irq_en.key10_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_usage_irq_en.key11_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_usage_irq_en.key12_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_usage_irq_en.key13_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_usage_irq_en.key14_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_usage_irq_en.key15_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif /* DWC_IME_KEY_SWAP_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key_usage_irq_stat.key0_usage_hit = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_usage_irq_stat.key1_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_usage_irq_stat.key2_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_usage_irq_stat.key3_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_usage_irq_stat.key4_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_usage_irq_stat.key5_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_usage_irq_stat.key6_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_usage_irq_stat.key7_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_usage_irq_stat.key8_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_usage_irq_stat.key9_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_usage_irq_stat.key10_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_usage_irq_stat.key11_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_usage_irq_stat.key12_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_usage_irq_stat.key13_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_usage_irq_stat.key14_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_usage_irq_stat.key15_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */

#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH0.ime_key_usage_irq_stat.key0_swapped = 0x0;
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_usage_irq_stat.key1_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_usage_irq_stat.key2_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_usage_irq_stat.key3_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_usage_irq_stat.key4_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_usage_irq_stat.key5_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_usage_irq_stat.key6_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_usage_irq_stat.key7_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_usage_irq_stat.key8_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_usage_irq_stat.key9_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_usage_irq_stat.key10_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_usage_irq_stat.key11_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_usage_irq_stat.key12_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_usage_irq_stat.key13_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_usage_irq_stat.key14_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_usage_irq_stat.key15_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif /* DWC_IME_KEY_SWAP_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
	REGB_IME_CH0.ime_region0_addr_low_31_0.region0_addr_low_31_0 = 0x0;
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
	REGB_IME_CH0.ime_region0_addr_low_63_32.region0_addr_low_63_32 = 0x0;
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
	REGB_IME_CH0.ime_region0_addr_high_31_0.region0_addr_high_31_0 = 0x0;
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
	REGB_IME_CH0.ime_region0_addr_high_63_32.region0_addr_high_63_32 = 0x0;
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_region1_addr_low_31_0.region1_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_region1_addr_low_63_32.region1_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_region1_addr_high_31_0.region1_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_region1_addr_high_63_32.region1_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_region2_addr_low_31_0.region2_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_region2_addr_low_63_32.region2_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_region2_addr_high_31_0.region2_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_region2_addr_high_63_32.region2_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_region3_addr_low_31_0.region3_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_region3_addr_low_63_32.region3_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_region3_addr_high_31_0.region3_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_region3_addr_high_63_32.region3_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_region4_addr_low_31_0.region4_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_region4_addr_low_63_32.region4_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_region4_addr_high_31_0.region4_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_region4_addr_high_63_32.region4_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_region5_addr_low_31_0.region5_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_region5_addr_low_63_32.region5_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_region5_addr_high_31_0.region5_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_region5_addr_high_63_32.region5_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_region6_addr_low_31_0.region6_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_region6_addr_low_63_32.region6_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_region6_addr_high_31_0.region6_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_region6_addr_high_63_32.region6_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_region7_addr_low_31_0.region7_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_region7_addr_low_63_32.region7_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_region7_addr_high_31_0.region7_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_region7_addr_high_63_32.region7_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_region8_addr_low_31_0.region8_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_region8_addr_low_63_32.region8_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_region8_addr_high_31_0.region8_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_region8_addr_high_63_32.region8_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_region9_addr_low_31_0.region9_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_region9_addr_low_63_32.region9_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_region9_addr_high_31_0.region9_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_region9_addr_high_63_32.region9_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_region10_addr_low_31_0.region10_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_region10_addr_low_63_32.region10_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_region10_addr_high_31_0.region10_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_region10_addr_high_63_32.region10_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_region11_addr_low_31_0.region11_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_region11_addr_low_63_32.region11_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_region11_addr_high_31_0.region11_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_region11_addr_high_63_32.region11_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_region12_addr_low_31_0.region12_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_region12_addr_low_63_32.region12_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_region12_addr_high_31_0.region12_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_region12_addr_high_63_32.region12_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_region13_addr_low_31_0.region13_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_region13_addr_low_63_32.region13_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_region13_addr_high_31_0.region13_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_region13_addr_high_63_32.region13_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_region14_addr_low_31_0.region14_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_region14_addr_low_63_32.region14_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_region14_addr_high_31_0.region14_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_region14_addr_high_63_32.region14_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_region15_addr_low_31_0.region15_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_region15_addr_low_63_32.region15_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_region15_addr_high_31_0.region15_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_region15_addr_high_63_32.region15_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key0_usage_thr_31_0.key0_usage_thr_31_0 = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key0_usage_thr_63_32.key0_usage_thr_63_32 = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key1_usage_thr_31_0.key1_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key1_usage_thr_63_32.key1_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key2_usage_thr_31_0.key2_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key2_usage_thr_63_32.key2_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key3_usage_thr_31_0.key3_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key3_usage_thr_63_32.key3_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key4_usage_thr_31_0.key4_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key4_usage_thr_63_32.key4_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key5_usage_thr_31_0.key5_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key5_usage_thr_63_32.key5_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key6_usage_thr_31_0.key6_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key6_usage_thr_63_32.key6_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key7_usage_thr_31_0.key7_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key7_usage_thr_63_32.key7_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key8_usage_thr_31_0.key8_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key8_usage_thr_63_32.key8_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key9_usage_thr_31_0.key9_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key9_usage_thr_63_32.key9_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key10_usage_thr_31_0.key10_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key10_usage_thr_63_32.key10_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key11_usage_thr_31_0.key11_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key11_usage_thr_63_32.key11_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key12_usage_thr_31_0.key12_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key12_usage_thr_63_32.key12_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key13_usage_thr_31_0.key13_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key13_usage_thr_63_32.key13_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key14_usage_thr_31_0.key14_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key14_usage_thr_63_32.key14_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key15_usage_thr_31_0.key15_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key15_usage_thr_63_32.key15_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key_usage_auto_clear.key0_usage_auto_clear = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_usage_auto_clear.key1_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_usage_auto_clear.key2_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_usage_auto_clear.key3_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_usage_auto_clear.key4_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_usage_auto_clear.key5_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_usage_auto_clear.key6_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_usage_auto_clear.key7_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_usage_auto_clear.key8_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_usage_auto_clear.key9_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_usage_auto_clear.key10_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_usage_auto_clear.key11_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_usage_auto_clear.key12_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_usage_auto_clear.key13_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_usage_auto_clear.key14_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_usage_auto_clear.key15_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_key_usage_en.key0_usage_en = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_usage_en.key1_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_usage_en.key2_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_usage_en.key3_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_usage_en.key4_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_usage_en.key5_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_usage_en.key6_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_usage_en.key7_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_usage_en.key8_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_usage_en.key9_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_usage_en.key10_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_usage_en.key11_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_usage_en.key12_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_usage_en.key13_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_usage_en.key14_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_usage_en.key15_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_load_ctrl.key_idx = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH0.ime_key_load_ctrl.key_slot_sel = 0x0;
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_INVALIDATION_EN
	REGB_IME_CH0.ime_key_load_ctrl.key_invalidate = 0x0;
#endif /* DWC_IME_KEY_INVALIDATION_EN */

#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH0.ime_key_load_ctrl.key_sz = 0x0;
#endif /* DWC_IME_AES_KEY256_EN */
	REGB_IME_CH0.ime_key_load_ctrl.bypass_sel = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH0.ime_key_swap_force_ctrl.key0_swap_force = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_swap_force_ctrl.key1_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_swap_force_ctrl.key2_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_swap_force_ctrl.key3_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_swap_force_ctrl.key4_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_swap_force_ctrl.key5_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_swap_force_ctrl.key6_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_swap_force_ctrl.key7_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_swap_force_ctrl.key8_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_swap_force_ctrl.key9_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_swap_force_ctrl.key10_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_swap_force_ctrl.key11_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_swap_force_ctrl.key12_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_swap_force_ctrl.key13_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_swap_force_ctrl.key14_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_swap_force_ctrl.key15_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DWC_IME_KEY_SWAP_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_RMW_KEY_SWAP_EN
	REGB_IME_CH0.ime_key_rmw_swap_en.key0_rmw_swap_en = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH0.ime_key_rmw_swap_en.key1_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH0.ime_key_rmw_swap_en.key2_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH0.ime_key_rmw_swap_en.key3_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH0.ime_key_rmw_swap_en.key4_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH0.ime_key_rmw_swap_en.key5_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH0.ime_key_rmw_swap_en.key6_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH0.ime_key_rmw_swap_en.key7_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH0.ime_key_rmw_swap_en.key8_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH0.ime_key_rmw_swap_en.key9_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH0.ime_key_rmw_swap_en.key10_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH0.ime_key_rmw_swap_en.key11_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH0.ime_key_rmw_swap_en.key12_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH0.ime_key_rmw_swap_en.key13_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH0.ime_key_rmw_swap_en.key14_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH0.ime_key_rmw_swap_en.key15_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DWC_IME_RMW_KEY_SWAP_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.wrch_tkey_poison_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.wrch_ckey_poison_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.wrch_tval_poison_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.rdch_tkey_poison_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.rdch_ckey_poison_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.rdch_tval_poison_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.wrch_tkey_poison_bit = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.wrch_ckey_poison_bit = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.wrch_tval_poison_bit = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.rdch_tkey_poison_bit = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.rdch_ckey_poison_bit = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_poison_cfg.rdch_tval_poison_bit = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_wrch_tkey_flip_bit_pos.wrch_tkey_flip_bit_pos0 = 0x0;
	REGB_IME_CH0.ime_wrch_tkey_flip_bit_pos.wrch_tkey_flip_bit_pos1 = (DWC_IME_WRCH_UAES_XTS_TKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_wrch_ckey_flip_bit_pos.wrch_ckey_flip_bit_pos0 = 0x0;
	REGB_IME_CH0.ime_wrch_ckey_flip_bit_pos.wrch_ckey_flip_bit_pos1 = (DWC_IME_WRCH_UAES_XTS_CKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_wrch_tval_flip_bit_pos.wrch_tval_flip_bit_pos0 = 0x0;
	REGB_IME_CH0.ime_wrch_tval_flip_bit_pos.wrch_tval_flip_bit_pos1 = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_rdch_tkey_flip_bit_pos.rdch_tkey_flip_bit_pos0 = 0x0;
	REGB_IME_CH0.ime_rdch_tkey_flip_bit_pos.rdch_tkey_flip_bit_pos1 = (DWC_IME_RDCH_UAES_XTS_TKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_rdch_ckey_flip_bit_pos.rdch_ckey_flip_bit_pos0 = 0x0;
	REGB_IME_CH0.ime_rdch_ckey_flip_bit_pos.rdch_ckey_flip_bit_pos1 = (DWC_IME_RDCH_UAES_XTS_CKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_rdch_tval_flip_bit_pos.rdch_tval_flip_bit_pos0 = 0x0;
	REGB_IME_CH0.ime_rdch_tval_flip_bit_pos.rdch_tval_flip_bit_pos1 = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_wrch_tkey_poison_addr.wrch_tkey_poison_addr = 0x0;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_wrch_ckey_poison_addr.wrch_ckey_poison_addr = 0x0;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_wrch_tval_poison_addr.wrch_tval_poison_addr = 0x0;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_rdch_tkey_poison_addr.rdch_tkey_poison_addr = 0x0;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_rdch_ckey_poison_addr.rdch_ckey_poison_addr = 0x0;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_rdch_tval_poison_addr.rdch_tval_poison_addr = 0x0;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.wrch_tkey_eccc_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.wrch_tkey_eccu_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.wrch_ckey_eccc_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.wrch_ckey_eccu_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.wrch_tval_eccc_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.wrch_tval_eccu_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.rdch_tkey_eccc_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.rdch_tkey_eccu_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.rdch_ckey_eccc_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.rdch_ckey_eccu_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.rdch_tval_eccc_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_en.rdch_tval_eccu_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.wrch_tkey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.wrch_tkey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.wrch_ckey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.wrch_ckey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.wrch_tval_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.wrch_tval_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.rdch_tkey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.rdch_tkey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.rdch_ckey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.rdch_ckey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.rdch_tval_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_irq_stat.rdch_tval_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_wrch_tkey_ecc_err_thr.wrch_tkey_eccc_err_thr = 0x1;
	REGB_IME_CH0.ime_wrch_tkey_ecc_err_thr.wrch_tkey_eccu_err_thr = 0x1;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_wrch_ckey_ecc_err_thr.wrch_ckey_eccc_err_thr = 0x1;
	REGB_IME_CH0.ime_wrch_ckey_ecc_err_thr.wrch_ckey_eccu_err_thr = 0x1;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_wrch_tval_ecc_err_thr.wrch_tval_eccc_err_thr = 0x1;
	REGB_IME_CH0.ime_wrch_tval_ecc_err_thr.wrch_tval_eccu_err_thr = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_rdch_tkey_ecc_err_thr.rdch_tkey_eccc_err_thr = 0x1;
	REGB_IME_CH0.ime_rdch_tkey_ecc_err_thr.rdch_tkey_eccu_err_thr = 0x1;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_rdch_ckey_ecc_err_thr.rdch_ckey_eccc_err_thr = 0x1;
	REGB_IME_CH0.ime_rdch_ckey_ecc_err_thr.rdch_ckey_eccu_err_thr = 0x1;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_rdch_tval_ecc_err_thr.rdch_tval_eccc_err_thr = 0x1;
	REGB_IME_CH0.ime_rdch_tval_ecc_err_thr.rdch_tval_eccu_err_thr = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.wrch_tkey_eccc_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.wrch_tkey_eccu_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.wrch_ckey_eccc_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.wrch_ckey_eccu_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.wrch_tval_eccc_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.wrch_tval_eccu_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.rdch_tkey_eccc_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.rdch_tkey_eccu_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.rdch_ckey_eccc_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.rdch_ckey_eccu_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.rdch_tval_eccc_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH0.ime_ecc_clr.rdch_tval_eccu_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_fifo_warn_irq_en.wrch_enc_fifo_warn_en = 0x0;
	REGB_IME_CH0.ime_fifo_warn_irq_en.wrch_data_fifo_warn_en = 0x0;
	REGB_IME_CH0.ime_fifo_warn_irq_en.rdch_dec_fifo_warn_en = 0x0;
	REGB_IME_CH0.ime_fifo_warn_irq_en.rdch_data_fifo_warn_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_fifo_warn_irq_stat.wrch_enc_fifo_warn_stat = 0x0;
	REGB_IME_CH0.ime_fifo_warn_irq_stat.wrch_data_fifo_warn_stat = 0x0;
	REGB_IME_CH0.ime_fifo_warn_irq_stat.rdch_dec_fifo_warn_stat = 0x0;
	REGB_IME_CH0.ime_fifo_warn_irq_stat.rdch_data_fifo_warn_stat = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_cfg_lock_override.cfg_lock_override = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_LATENCY_OPTION1
#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH0.ime_global_key_size.global_key_size = 0x0;
#endif //DWC_IME_AES_KEY256_EN
#endif //DWC_IME_LATENCY_OPTION1
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH0.ime_wrch_uxts_irq_en.wrch_ctx_idx_err_en = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH0.ime_wrch_uxts_irq_en.wrch_reg_par_err_en = 0x0;
	REGB_IME_CH0.ime_wrch_uxts_irq_en.wrch_fsm_par_err_en = 0x0;

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_wrch_uxts_irq_en.wrch_key_err_en = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH0.ime_wrch_uxts_irq_en.wrch_key_idx_err_en = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
	REGB_IME_CH0.ime_wrch_uxts_irq_en.wrch_uxts_irq_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH0.ime_wrch_uxts_irq_stat.wrch_ctx_idx_err = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH0.ime_wrch_uxts_irq_stat.wrch_reg_par_err = 0x0;
	REGB_IME_CH0.ime_wrch_uxts_irq_stat.wrch_fsm_par_err = 0x0;

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_wrch_uxts_irq_stat.wrch_key_err = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH0.ime_wrch_uxts_irq_stat.wrch_key_idx_err = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_wrch_uxts_misc_config_reg.wrch_self_test_fail_act = 0x1;
	REGB_IME_CH0.ime_wrch_uxts_misc_config_reg.wrch_clr_ssp = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_WRCH_UAES_XTS_CFG_HW_INIT_EN
	REGB_IME_CH0.ime_wrch_uxts_hw_init_ctrl.wrch_hw_init_go = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_HW_INIT_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_ctl.wrch_pipe_num = 0x0;
	REGB_IME_CH0.ime_wrch_self_test_ctl.wrch_chk_disable = 0x0;
	REGB_IME_CH0.ime_wrch_self_test_ctl.wrch_enc_bypass_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_attrib.wrch_du_start = 0x0;
	REGB_IME_CH0.ime_wrch_self_test_attrib.wrch_du_end = 0x0;

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_wrch_self_test_attrib.wrch_ecb = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifdef DWC_IME_WRCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
	REGB_IME_CH0.ime_wrch_self_test_bseq.wrch_val = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_stat.wrch_st_done = 0x0;
	REGB_IME_CH0.ime_wrch_self_test_stat.wrch_st_fail = 0x0;
	REGB_IME_CH0.ime_wrch_self_test_stat.wrch_fail_cause_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_pt_0.wrch_pt = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_pt_1.wrch_pt_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_pt_2.wrch_pt_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_pt_3.wrch_pt_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_ct_0.wrch_ct = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_ct_1.wrch_ct_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_ct_2.wrch_ct_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_ct_3.wrch_ct_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_twk_0.wrch_dseq = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_twk_1.wrch_dseq_1 = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_twk_2.wrch_dseq_2 = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_twk_3.wrch_dseq_3 = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_self_test_vect_ctl.wrch_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_bist_vect_mode.wrch_funct = 0x0;

#ifdef DWC_IME_WRCH_UAES_XTS_CFG_KEY256_EN
	REGB_IME_CH0.ime_wrch_bist_vect_mode.wrch_key_size = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_KEY256_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_uxts_bist_vect_err_inj.wrch_byp_err_inj = 0x0;
	REGB_IME_CH0.ime_wrch_uxts_bist_vect_err_inj.wrch_ecb_err_inj = 0x0;
	REGB_IME_CH0.ime_wrch_uxts_bist_vect_err_inj.wrch_xts_err_inj = 0x0;
	REGB_IME_CH0.ime_wrch_uxts_bist_vect_err_inj.wrch_cts_err_inj = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_wrch_uxts_bist_vect_ctl.wrch_bist_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH0.ime_rdch_uxts_irq_en.rdch_ctx_idx_err_en = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH0.ime_rdch_uxts_irq_en.rdch_reg_par_err_en = 0x0;
	REGB_IME_CH0.ime_rdch_uxts_irq_en.rdch_fsm_par_err_en = 0x0;

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_rdch_uxts_irq_en.rdch_key_err_en = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH0.ime_rdch_uxts_irq_en.rdch_key_idx_err_en = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
	REGB_IME_CH0.ime_rdch_uxts_irq_en.rdch_uxts_irq_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH0.ime_rdch_uxts_irq_stat.rdch_ctx_idx_err = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH0.ime_rdch_uxts_irq_stat.rdch_reg_par_err = 0x0;
	REGB_IME_CH0.ime_rdch_uxts_irq_stat.rdch_fsm_par_err = 0x0;

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_rdch_uxts_irq_stat.rdch_key_err = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH0.ime_rdch_uxts_irq_stat.rdch_key_idx_err = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH0.ime_rdch_uxts_misc_config_reg.rdch_self_test_fail_act = 0x1;
	REGB_IME_CH0.ime_rdch_uxts_misc_config_reg.rdch_clr_ssp = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_RDCH_UAES_XTS_CFG_HW_INIT_EN
	REGB_IME_CH0.ime_rdch_uxts_hw_init_ctrl.rdch_hw_init_go = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_HW_INIT_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_ctl.rdch_pipe_num = 0x0;
	REGB_IME_CH0.ime_rdch_self_test_ctl.rdch_chk_disable = 0x0;
	REGB_IME_CH0.ime_rdch_self_test_ctl.rdch_enc_bypass_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_attrib.rdch_du_start = 0x0;
	REGB_IME_CH0.ime_rdch_self_test_attrib.rdch_du_end = 0x0;

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_rdch_self_test_attrib.rdch_ecb = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifdef DWC_IME_RDCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
	REGB_IME_CH0.ime_rdch_self_test_bseq.rdch_val = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_stat.rdch_st_done = 0x0;
	REGB_IME_CH0.ime_rdch_self_test_stat.rdch_st_fail = 0x0;
	REGB_IME_CH0.ime_rdch_self_test_stat.rdch_fail_cause_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_pt_0.rdch_pt = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_pt_1.rdch_pt_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_pt_2.rdch_pt_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_pt_3.rdch_pt_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_ct_0.rdch_ct = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_ct_1.rdch_ct_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_ct_2.rdch_ct_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_ct_3.rdch_ct_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_twk_0.rdch_dseq = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_twk_1.rdch_dseq_1 = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_twk_2.rdch_dseq_2 = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_twk_3.rdch_dseq_3 = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_self_test_vect_ctl.rdch_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_bist_vect_mode.rdch_funct = 0x0;

#ifdef DWC_IME_RDCH_UAES_XTS_CFG_KEY256_EN
	REGB_IME_CH0.ime_rdch_bist_vect_mode.rdch_key_size = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_KEY256_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_uxts_bist_vect_err_inj.rdch_byp_err_inj = 0x0;
	REGB_IME_CH0.ime_rdch_uxts_bist_vect_err_inj.rdch_ecb_err_inj = 0x0;
	REGB_IME_CH0.ime_rdch_uxts_bist_vect_err_inj.rdch_xts_err_inj = 0x0;
	REGB_IME_CH0.ime_rdch_uxts_bist_vect_err_inj.rdch_cts_err_inj = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH0.ime_rdch_uxts_bist_vect_ctl.rdch_bist_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key_load_irq_en.key_done_en = 0x0;
	REGB_IME_CH1.ime_key_load_irq_en.key_miss_err_en = 0x0;
	REGB_IME_CH1.ime_key_load_irq_en.key_collision_err_en = 0x0;
	REGB_IME_CH1.ime_key_load_irq_en.apb_timing_err_en = 0x0;

#ifdef DWC_IME_LATENCY_OPTION1
#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH1.ime_key_load_irq_en.key_size_err_en = 0x0;
#endif /* DWC_IME_AES_KEY256_EN */
#endif /* DWC_IME_LATENCY_OPTION1 */
	REGB_IME_CH1.ime_key_load_irq_en.reg_parity_err_en = 0x0;
	REGB_IME_CH1.ime_key_load_irq_en.glbl = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key_load_irq_stat.key_done = 0x0;
	REGB_IME_CH1.ime_key_load_irq_stat.key_miss_err = 0x0;
	REGB_IME_CH1.ime_key_load_irq_stat.key_collision_err = 0x0;
	REGB_IME_CH1.ime_key_load_irq_stat.apb_timing_err = 0x0;

#ifdef DWC_IME_LATENCY_OPTION1
#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH1.ime_key_load_irq_stat.key_size_err = 0x0;
#endif /* DWC_IME_AES_KEY256_EN */
#endif /* DWC_IME_LATENCY_OPTION1 */
	REGB_IME_CH1.ime_key_load_irq_stat.reg_parity_err = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key_usage_irq_en.key0_usage_hit_en = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_usage_irq_en.key1_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_usage_irq_en.key2_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_usage_irq_en.key3_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_usage_irq_en.key4_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_usage_irq_en.key5_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_usage_irq_en.key6_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_usage_irq_en.key7_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_usage_irq_en.key8_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_usage_irq_en.key9_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_usage_irq_en.key10_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_usage_irq_en.key11_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_usage_irq_en.key12_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_usage_irq_en.key13_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_usage_irq_en.key14_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_usage_irq_en.key15_usage_hit_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */

#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH1.ime_key_usage_irq_en.key0_swapped_en = 0x0;
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_usage_irq_en.key1_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_usage_irq_en.key2_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_usage_irq_en.key3_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_usage_irq_en.key4_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_usage_irq_en.key5_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_usage_irq_en.key6_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_usage_irq_en.key7_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_usage_irq_en.key8_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_usage_irq_en.key9_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_usage_irq_en.key10_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_usage_irq_en.key11_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_usage_irq_en.key12_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_usage_irq_en.key13_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_usage_irq_en.key14_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_usage_irq_en.key15_swapped_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif /* DWC_IME_KEY_SWAP_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key_usage_irq_stat.key0_usage_hit = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_usage_irq_stat.key1_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_usage_irq_stat.key2_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_usage_irq_stat.key3_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_usage_irq_stat.key4_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_usage_irq_stat.key5_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_usage_irq_stat.key6_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_usage_irq_stat.key7_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_usage_irq_stat.key8_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_usage_irq_stat.key9_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_usage_irq_stat.key10_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_usage_irq_stat.key11_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_usage_irq_stat.key12_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_usage_irq_stat.key13_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_usage_irq_stat.key14_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_usage_irq_stat.key15_usage_hit = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */

#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH1.ime_key_usage_irq_stat.key0_swapped = 0x0;
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_usage_irq_stat.key1_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_usage_irq_stat.key2_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_usage_irq_stat.key3_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_usage_irq_stat.key4_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_usage_irq_stat.key5_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_usage_irq_stat.key6_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_usage_irq_stat.key7_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_usage_irq_stat.key8_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_usage_irq_stat.key9_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_usage_irq_stat.key10_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_usage_irq_stat.key11_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_usage_irq_stat.key12_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_usage_irq_stat.key13_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_usage_irq_stat.key14_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_SWAP_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_usage_irq_stat.key15_swapped = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif /* DWC_IME_KEY_SWAP_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
	REGB_IME_CH1.ime_region0_addr_low_31_0.region0_addr_low_31_0 = 0x0;
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
	REGB_IME_CH1.ime_region0_addr_low_63_32.region0_addr_low_63_32 = 0x0;
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
	REGB_IME_CH1.ime_region0_addr_high_31_0.region0_addr_high_31_0 = 0x0;
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_ADDR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
	REGB_IME_CH1.ime_region0_addr_high_63_32.region0_addr_high_63_32 = 0x0;
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_ADDR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_region1_addr_low_31_0.region1_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_region1_addr_low_63_32.region1_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_region1_addr_high_31_0.region1_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_region1_addr_high_63_32.region1_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_region2_addr_low_31_0.region2_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_region2_addr_low_63_32.region2_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_region2_addr_high_31_0.region2_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_region2_addr_high_63_32.region2_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_region3_addr_low_31_0.region3_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_region3_addr_low_63_32.region3_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_region3_addr_high_31_0.region3_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_region3_addr_high_63_32.region3_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_region4_addr_low_31_0.region4_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_region4_addr_low_63_32.region4_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_region4_addr_high_31_0.region4_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_region4_addr_high_63_32.region4_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_region5_addr_low_31_0.region5_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_region5_addr_low_63_32.region5_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_region5_addr_high_31_0.region5_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_region5_addr_high_63_32.region5_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_region6_addr_low_31_0.region6_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_region6_addr_low_63_32.region6_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_region6_addr_high_31_0.region6_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_region6_addr_high_63_32.region6_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_region7_addr_low_31_0.region7_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_region7_addr_low_63_32.region7_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_region7_addr_high_31_0.region7_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_region7_addr_high_63_32.region7_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_region8_addr_low_31_0.region8_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_region8_addr_low_63_32.region8_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_region8_addr_high_31_0.region8_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_region8_addr_high_63_32.region8_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_region9_addr_low_31_0.region9_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_region9_addr_low_63_32.region9_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_region9_addr_high_31_0.region9_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_region9_addr_high_63_32.region9_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_region10_addr_low_31_0.region10_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_region10_addr_low_63_32.region10_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_region10_addr_high_31_0.region10_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_region10_addr_high_63_32.region10_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_region11_addr_low_31_0.region11_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_region11_addr_low_63_32.region11_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_region11_addr_high_31_0.region11_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_region11_addr_high_63_32.region11_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_region12_addr_low_31_0.region12_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_region12_addr_low_63_32.region12_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_region12_addr_high_31_0.region12_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_region12_addr_high_63_32.region12_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_region13_addr_low_31_0.region13_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_region13_addr_low_63_32.region13_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_region13_addr_high_31_0.region13_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_region13_addr_high_63_32.region13_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_region14_addr_low_31_0.region14_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_region14_addr_low_63_32.region14_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_region14_addr_high_31_0.region14_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_region14_addr_high_63_32.region14_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_region15_addr_low_31_0.region15_addr_low_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_region15_addr_low_63_32.region15_addr_low_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_region15_addr_high_31_0.region15_addr_high_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_REGION_MGR_EN
#ifdef DWC_IME_BYTE_ADDR_WIDTH_GT_32
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_region15_addr_high_63_32.region15_addr_high_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DWC_IME_BYTE_ADDR_WIDTH_GT_32
#endif //DWC_IME_REGION_MGR_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key0_usage_thr_31_0.key0_usage_thr_31_0 = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key0_usage_thr_63_32.key0_usage_thr_63_32 = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key1_usage_thr_31_0.key1_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key1_usage_thr_63_32.key1_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_1
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key2_usage_thr_31_0.key2_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key2_usage_thr_63_32.key2_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_2
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key3_usage_thr_31_0.key3_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key3_usage_thr_63_32.key3_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_3
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key4_usage_thr_31_0.key4_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key4_usage_thr_63_32.key4_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_4
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key5_usage_thr_31_0.key5_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key5_usage_thr_63_32.key5_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_5
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key6_usage_thr_31_0.key6_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key6_usage_thr_63_32.key6_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_6
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key7_usage_thr_31_0.key7_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key7_usage_thr_63_32.key7_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_7
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key8_usage_thr_31_0.key8_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key8_usage_thr_63_32.key8_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_8
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key9_usage_thr_31_0.key9_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key9_usage_thr_63_32.key9_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_9
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key10_usage_thr_31_0.key10_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key10_usage_thr_63_32.key10_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_10
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key11_usage_thr_31_0.key11_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key11_usage_thr_63_32.key11_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_11
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key12_usage_thr_31_0.key12_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key12_usage_thr_63_32.key12_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_12
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key13_usage_thr_31_0.key13_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key13_usage_thr_63_32.key13_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_13
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key14_usage_thr_31_0.key14_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key14_usage_thr_63_32.key14_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_14
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key15_usage_thr_31_0.key15_usage_thr_31_0 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key15_usage_thr_63_32.key15_usage_thr_63_32 = 0x0;
#endif //DWC_IME_NUM_REGIONS_GT_15
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key_usage_auto_clear.key0_usage_auto_clear = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_usage_auto_clear.key1_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_usage_auto_clear.key2_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_usage_auto_clear.key3_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_usage_auto_clear.key4_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_usage_auto_clear.key5_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_usage_auto_clear.key6_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_usage_auto_clear.key7_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_usage_auto_clear.key8_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_usage_auto_clear.key9_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_usage_auto_clear.key10_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_usage_auto_clear.key11_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_usage_auto_clear.key12_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_usage_auto_clear.key13_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_usage_auto_clear.key14_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_usage_auto_clear.key15_usage_auto_clear = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_key_usage_en.key0_usage_en = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_usage_en.key1_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_usage_en.key2_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_usage_en.key3_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_usage_en.key4_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_usage_en.key5_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_usage_en.key6_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_usage_en.key7_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_usage_en.key8_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_usage_en.key9_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_usage_en.key10_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_usage_en.key11_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_usage_en.key12_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_usage_en.key13_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_usage_en.key14_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_usage_en.key15_usage_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_load_ctrl.key_idx = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH1.ime_key_load_ctrl.key_slot_sel = 0x0;
#endif /* DWC_IME_KEY_SWAP_EN */

#ifdef DWC_IME_KEY_INVALIDATION_EN
	REGB_IME_CH1.ime_key_load_ctrl.key_invalidate = 0x0;
#endif /* DWC_IME_KEY_INVALIDATION_EN */

#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH1.ime_key_load_ctrl.key_sz = 0x0;
#endif /* DWC_IME_AES_KEY256_EN */
	REGB_IME_CH1.ime_key_load_ctrl.bypass_sel = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_KEY_SWAP_EN
	REGB_IME_CH1.ime_key_swap_force_ctrl.key0_swap_force = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_swap_force_ctrl.key1_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_swap_force_ctrl.key2_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_swap_force_ctrl.key3_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_swap_force_ctrl.key4_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_swap_force_ctrl.key5_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_swap_force_ctrl.key6_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_swap_force_ctrl.key7_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_swap_force_ctrl.key8_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_swap_force_ctrl.key9_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_swap_force_ctrl.key10_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_swap_force_ctrl.key11_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_swap_force_ctrl.key12_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_swap_force_ctrl.key13_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_swap_force_ctrl.key14_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_swap_force_ctrl.key15_swap_force = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DWC_IME_KEY_SWAP_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_RMW_KEY_SWAP_EN
	REGB_IME_CH1.ime_key_rmw_swap_en.key0_rmw_swap_en = 0x0;

#ifdef DWC_IME_NUM_REGIONS_GT_1
	REGB_IME_CH1.ime_key_rmw_swap_en.key1_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_1 */

#ifdef DWC_IME_NUM_REGIONS_GT_2
	REGB_IME_CH1.ime_key_rmw_swap_en.key2_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_2 */

#ifdef DWC_IME_NUM_REGIONS_GT_3
	REGB_IME_CH1.ime_key_rmw_swap_en.key3_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_3 */

#ifdef DWC_IME_NUM_REGIONS_GT_4
	REGB_IME_CH1.ime_key_rmw_swap_en.key4_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_4 */

#ifdef DWC_IME_NUM_REGIONS_GT_5
	REGB_IME_CH1.ime_key_rmw_swap_en.key5_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_5 */

#ifdef DWC_IME_NUM_REGIONS_GT_6
	REGB_IME_CH1.ime_key_rmw_swap_en.key6_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_6 */

#ifdef DWC_IME_NUM_REGIONS_GT_7
	REGB_IME_CH1.ime_key_rmw_swap_en.key7_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_7 */

#ifdef DWC_IME_NUM_REGIONS_GT_8
	REGB_IME_CH1.ime_key_rmw_swap_en.key8_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_8 */

#ifdef DWC_IME_NUM_REGIONS_GT_9
	REGB_IME_CH1.ime_key_rmw_swap_en.key9_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_9 */

#ifdef DWC_IME_NUM_REGIONS_GT_10
	REGB_IME_CH1.ime_key_rmw_swap_en.key10_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_10 */

#ifdef DWC_IME_NUM_REGIONS_GT_11
	REGB_IME_CH1.ime_key_rmw_swap_en.key11_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_11 */

#ifdef DWC_IME_NUM_REGIONS_GT_12
	REGB_IME_CH1.ime_key_rmw_swap_en.key12_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_12 */

#ifdef DWC_IME_NUM_REGIONS_GT_13
	REGB_IME_CH1.ime_key_rmw_swap_en.key13_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_13 */

#ifdef DWC_IME_NUM_REGIONS_GT_14
	REGB_IME_CH1.ime_key_rmw_swap_en.key14_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_14 */

#ifdef DWC_IME_NUM_REGIONS_GT_15
	REGB_IME_CH1.ime_key_rmw_swap_en.key15_rmw_swap_en = 0x0;
#endif /* DWC_IME_NUM_REGIONS_GT_15 */
#endif //DWC_IME_RMW_KEY_SWAP_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.wrch_tkey_poison_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.wrch_ckey_poison_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.wrch_tval_poison_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.rdch_tkey_poison_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.rdch_ckey_poison_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.rdch_tval_poison_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.wrch_tkey_poison_bit = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.wrch_ckey_poison_bit = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.wrch_tval_poison_bit = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.rdch_tkey_poison_bit = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.rdch_ckey_poison_bit = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_poison_cfg.rdch_tval_poison_bit = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_wrch_tkey_flip_bit_pos.wrch_tkey_flip_bit_pos0 = 0x0;
	REGB_IME_CH1.ime_wrch_tkey_flip_bit_pos.wrch_tkey_flip_bit_pos1 = (DWC_IME_WRCH_UAES_XTS_TKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_wrch_ckey_flip_bit_pos.wrch_ckey_flip_bit_pos0 = 0x0;
	REGB_IME_CH1.ime_wrch_ckey_flip_bit_pos.wrch_ckey_flip_bit_pos1 = (DWC_IME_WRCH_UAES_XTS_CKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_wrch_tval_flip_bit_pos.wrch_tval_flip_bit_pos0 = 0x0;
	REGB_IME_CH1.ime_wrch_tval_flip_bit_pos.wrch_tval_flip_bit_pos1 = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_rdch_tkey_flip_bit_pos.rdch_tkey_flip_bit_pos0 = 0x0;
	REGB_IME_CH1.ime_rdch_tkey_flip_bit_pos.rdch_tkey_flip_bit_pos1 = (DWC_IME_RDCH_UAES_XTS_TKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_rdch_ckey_flip_bit_pos.rdch_ckey_flip_bit_pos0 = 0x0;
	REGB_IME_CH1.ime_rdch_ckey_flip_bit_pos.rdch_ckey_flip_bit_pos1 = (DWC_IME_RDCH_UAES_XTS_CKEY_ECC_POISON_POS_WIDTH_INFO > 0 ? 1 : 0);
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_rdch_tval_flip_bit_pos.rdch_tval_flip_bit_pos0 = 0x0;
	REGB_IME_CH1.ime_rdch_tval_flip_bit_pos.rdch_tval_flip_bit_pos1 = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_wrch_tkey_poison_addr.wrch_tkey_poison_addr = 0x0;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_wrch_ckey_poison_addr.wrch_ckey_poison_addr = 0x0;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_wrch_tval_poison_addr.wrch_tval_poison_addr = 0x0;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_rdch_tkey_poison_addr.rdch_tkey_poison_addr = 0x0;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_rdch_ckey_poison_addr.rdch_ckey_poison_addr = 0x0;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_rdch_tval_poison_addr.rdch_tval_poison_addr = 0x0;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.wrch_tkey_eccc_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.wrch_tkey_eccu_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.wrch_ckey_eccc_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.wrch_ckey_eccu_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.wrch_tval_eccc_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.wrch_tval_eccu_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.rdch_tkey_eccc_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.rdch_tkey_eccu_irq_en = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.rdch_ckey_eccc_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.rdch_ckey_eccu_irq_en = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.rdch_tval_eccc_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_en.rdch_tval_eccu_irq_en = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.wrch_tkey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.wrch_tkey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.wrch_ckey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.wrch_ckey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.wrch_tval_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.wrch_tval_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.rdch_tkey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.rdch_tkey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.rdch_ckey_eccc_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.rdch_ckey_eccu_irq_stat = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.rdch_tval_eccc_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_irq_stat.rdch_tval_eccu_irq_stat = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_wrch_tkey_ecc_err_thr.wrch_tkey_eccc_err_thr = 0x1;
	REGB_IME_CH1.ime_wrch_tkey_ecc_err_thr.wrch_tkey_eccu_err_thr = 0x1;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_wrch_ckey_ecc_err_thr.wrch_ckey_eccc_err_thr = 0x1;
	REGB_IME_CH1.ime_wrch_ckey_ecc_err_thr.wrch_ckey_eccu_err_thr = 0x1;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_wrch_tval_ecc_err_thr.wrch_tval_eccc_err_thr = 0x1;
	REGB_IME_CH1.ime_wrch_tval_ecc_err_thr.wrch_tval_eccu_err_thr = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_rdch_tkey_ecc_err_thr.rdch_tkey_eccc_err_thr = 0x1;
	REGB_IME_CH1.ime_rdch_tkey_ecc_err_thr.rdch_tkey_eccu_err_thr = 0x1;
#endif //DWC_IME_TKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_rdch_ckey_ecc_err_thr.rdch_ckey_eccc_err_thr = 0x1;
	REGB_IME_CH1.ime_rdch_ckey_ecc_err_thr.rdch_ckey_eccu_err_thr = 0x1;
#endif //DWC_IME_CKEY_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_rdch_tval_ecc_err_thr.rdch_tval_eccc_err_thr = 0x1;
	REGB_IME_CH1.ime_rdch_tval_ecc_err_thr.rdch_tval_eccu_err_thr = 0x1;
#endif //DWC_IME_TVAL_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_SRAM_ECC_EN

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.wrch_tkey_eccc_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.wrch_tkey_eccu_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.wrch_ckey_eccc_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.wrch_ckey_eccu_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.wrch_tval_eccc_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.wrch_tval_eccu_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.rdch_tkey_eccc_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_TKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.rdch_tkey_eccu_clr = 0x0;
#endif /* DWC_IME_TKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.rdch_ckey_eccc_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_CKEY_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.rdch_ckey_eccu_clr = 0x0;
#endif /* DWC_IME_CKEY_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.rdch_tval_eccc_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */

#ifdef DWC_IME_TVAL_ECC_EN
	REGB_IME_CH1.ime_ecc_clr.rdch_tval_eccu_clr = 0x0;
#endif /* DWC_IME_TVAL_ECC_EN */
#endif //DWC_IME_SRAM_ECC_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_fifo_warn_irq_en.wrch_enc_fifo_warn_en = 0x0;
	REGB_IME_CH1.ime_fifo_warn_irq_en.wrch_data_fifo_warn_en = 0x0;
	REGB_IME_CH1.ime_fifo_warn_irq_en.rdch_dec_fifo_warn_en = 0x0;
	REGB_IME_CH1.ime_fifo_warn_irq_en.rdch_data_fifo_warn_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_fifo_warn_irq_stat.wrch_enc_fifo_warn_stat = 0x0;
	REGB_IME_CH1.ime_fifo_warn_irq_stat.wrch_data_fifo_warn_stat = 0x0;
	REGB_IME_CH1.ime_fifo_warn_irq_stat.rdch_dec_fifo_warn_stat = 0x0;
	REGB_IME_CH1.ime_fifo_warn_irq_stat.rdch_data_fifo_warn_stat = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_cfg_lock_override.cfg_lock_override = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_LATENCY_OPTION1
#ifdef DWC_IME_AES_KEY256_EN
	REGB_IME_CH1.ime_global_key_size.global_key_size = 0x0;
#endif //DWC_IME_AES_KEY256_EN
#endif //DWC_IME_LATENCY_OPTION1
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH1.ime_wrch_uxts_irq_en.wrch_ctx_idx_err_en = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH1.ime_wrch_uxts_irq_en.wrch_reg_par_err_en = 0x0;
	REGB_IME_CH1.ime_wrch_uxts_irq_en.wrch_fsm_par_err_en = 0x0;

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_wrch_uxts_irq_en.wrch_key_err_en = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH1.ime_wrch_uxts_irq_en.wrch_key_idx_err_en = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
	REGB_IME_CH1.ime_wrch_uxts_irq_en.wrch_uxts_irq_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH1.ime_wrch_uxts_irq_stat.wrch_ctx_idx_err = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH1.ime_wrch_uxts_irq_stat.wrch_reg_par_err = 0x0;
	REGB_IME_CH1.ime_wrch_uxts_irq_stat.wrch_fsm_par_err = 0x0;

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_wrch_uxts_irq_stat.wrch_key_err = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH1.ime_wrch_uxts_irq_stat.wrch_key_idx_err = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_wrch_uxts_misc_config_reg.wrch_self_test_fail_act = 0x1;
	REGB_IME_CH1.ime_wrch_uxts_misc_config_reg.wrch_clr_ssp = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_WRCH_UAES_XTS_CFG_HW_INIT_EN
	REGB_IME_CH1.ime_wrch_uxts_hw_init_ctrl.wrch_hw_init_go = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_HW_INIT_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_ctl.wrch_pipe_num = 0x0;
	REGB_IME_CH1.ime_wrch_self_test_ctl.wrch_chk_disable = 0x0;
	REGB_IME_CH1.ime_wrch_self_test_ctl.wrch_enc_bypass_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_attrib.wrch_du_start = 0x0;
	REGB_IME_CH1.ime_wrch_self_test_attrib.wrch_du_end = 0x0;

#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_wrch_self_test_attrib.wrch_ecb = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifdef DWC_IME_WRCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
	REGB_IME_CH1.ime_wrch_self_test_bseq.wrch_val = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_stat.wrch_st_done = 0x0;
	REGB_IME_CH1.ime_wrch_self_test_stat.wrch_st_fail = 0x0;
	REGB_IME_CH1.ime_wrch_self_test_stat.wrch_fail_cause_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_pt_0.wrch_pt = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_pt_1.wrch_pt_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_pt_2.wrch_pt_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_pt_3.wrch_pt_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_ct_0.wrch_ct = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_ct_1.wrch_ct_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_ct_2.wrch_ct_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_ct_3.wrch_ct_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_twk_0.wrch_dseq = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_twk_1.wrch_dseq_1 = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_twk_2.wrch_dseq_2 = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_twk_3.wrch_dseq_3 = 0x0;
#endif //DWC_IME_WRCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_self_test_vect_ctl.wrch_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_bist_vect_mode.wrch_funct = 0x0;

#ifdef DWC_IME_WRCH_UAES_XTS_CFG_KEY256_EN
	REGB_IME_CH1.ime_wrch_bist_vect_mode.wrch_key_size = 0x0;
#endif /* DWC_IME_WRCH_UAES_XTS_CFG_KEY256_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_uxts_bist_vect_err_inj.wrch_byp_err_inj = 0x0;
	REGB_IME_CH1.ime_wrch_uxts_bist_vect_err_inj.wrch_ecb_err_inj = 0x0;
	REGB_IME_CH1.ime_wrch_uxts_bist_vect_err_inj.wrch_xts_err_inj = 0x0;
	REGB_IME_CH1.ime_wrch_uxts_bist_vect_err_inj.wrch_cts_err_inj = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_wrch_uxts_bist_vect_ctl.wrch_bist_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH1.ime_rdch_uxts_irq_en.rdch_ctx_idx_err_en = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH1.ime_rdch_uxts_irq_en.rdch_reg_par_err_en = 0x0;
	REGB_IME_CH1.ime_rdch_uxts_irq_en.rdch_fsm_par_err_en = 0x0;

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_rdch_uxts_irq_en.rdch_key_err_en = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH1.ime_rdch_uxts_irq_en.rdch_key_idx_err_en = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
	REGB_IME_CH1.ime_rdch_uxts_irq_en.rdch_uxts_irq_en = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2
	REGB_IME_CH1.ime_rdch_uxts_irq_stat.rdch_ctx_idx_err = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_CTX_IS_POW2 */
	REGB_IME_CH1.ime_rdch_uxts_irq_stat.rdch_reg_par_err = 0x0;
	REGB_IME_CH1.ime_rdch_uxts_irq_stat.rdch_fsm_par_err = 0x0;

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_rdch_uxts_irq_stat.rdch_key_err = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN */

#ifdef DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN
	REGB_IME_CH1.ime_rdch_uxts_irq_stat.rdch_key_idx_err = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_KEY_INVALIDATE_EN */
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
	REGB_IME_CH1.ime_rdch_uxts_misc_config_reg.rdch_self_test_fail_act = 0x1;
	REGB_IME_CH1.ime_rdch_uxts_misc_config_reg.rdch_clr_ssp = 0x0;
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_RDCH_UAES_XTS_CFG_HW_INIT_EN
	REGB_IME_CH1.ime_rdch_uxts_hw_init_ctrl.rdch_hw_init_go = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_HW_INIT_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_ctl.rdch_pipe_num = 0x0;
	REGB_IME_CH1.ime_rdch_self_test_ctl.rdch_chk_disable = 0x0;
	REGB_IME_CH1.ime_rdch_self_test_ctl.rdch_enc_bypass_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_attrib.rdch_du_start = 0x0;
	REGB_IME_CH1.ime_rdch_self_test_attrib.rdch_du_end = 0x0;

#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_rdch_self_test_attrib.rdch_ecb = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifdef DWC_IME_RDCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
	REGB_IME_CH1.ime_rdch_self_test_bseq.rdch_val = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_RANDOM_BLK_SEQ_ACCESS_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_stat.rdch_st_done = 0x0;
	REGB_IME_CH1.ime_rdch_self_test_stat.rdch_st_fail = 0x0;
	REGB_IME_CH1.ime_rdch_self_test_stat.rdch_fail_cause_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_pt_0.rdch_pt = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_pt_1.rdch_pt_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_pt_2.rdch_pt_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_pt_3.rdch_pt_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_ct_0.rdch_ct = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_ct_1.rdch_ct_1 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_ct_2.rdch_ct_2 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_ct_3.rdch_ct_3 = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_twk_0.rdch_dseq = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_twk_1.rdch_dseq_1 = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_twk_2.rdch_dseq_2 = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
#ifndef DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_twk_3.rdch_dseq_3 = 0x0;
#endif //DWC_IME_RDCH_UAES_XTS_CFG_ECB_EN
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_self_test_vect_ctl.rdch_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_bist_vect_mode.rdch_funct = 0x0;

#ifdef DWC_IME_RDCH_UAES_XTS_CFG_KEY256_EN
	REGB_IME_CH1.ime_rdch_bist_vect_mode.rdch_key_size = 0x0;
#endif /* DWC_IME_RDCH_UAES_XTS_CFG_KEY256_EN */
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_uxts_bist_vect_err_inj.rdch_byp_err_inj = 0x0;
	REGB_IME_CH1.ime_rdch_uxts_bist_vect_err_inj.rdch_ecb_err_inj = 0x0;
	REGB_IME_CH1.ime_rdch_uxts_bist_vect_err_inj.rdch_xts_err_inj = 0x0;
	REGB_IME_CH1.ime_rdch_uxts_bist_vect_err_inj.rdch_cts_err_inj = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

#ifdef DDRCTL_SECURE
#ifdef DWC_IME_FIPS_TEST_MODE_EN
	REGB_IME_CH1.ime_rdch_uxts_bist_vect_ctl.rdch_bist_go = 0x0;
#endif //DWC_IME_FIPS_TEST_MODE_EN
#endif //DDRCTL_SECURE

	SNPS_TRACE("Leaving");
};

