{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 18:50:52 2015 " "Info: Processing started: Wed Dec 09 18:50:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_CLKIN_N1 " "Info: Assuming node \"GPIO_CLKIN_N1\" is an undefined clock" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GPIO_CLKIN_N1 " "Info: No valid register-to-register data paths exist for clock \"GPIO_CLKIN_N1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rCCD_LVAL GPIO_1\[17\] GPIO_CLKIN_N1 4.178 ns register " "Info: tsu for register \"rCCD_LVAL\" (data pin = \"GPIO_1\[17\]\", clock pin = \"GPIO_CLKIN_N1\") is 4.178 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.045 ns + Longest pin register " "Info: + Longest pin to register delay is 7.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[17\] 1 PIN PIN_P28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P28; Fanout = 1; PIN Node = 'GPIO_1\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns GPIO_1\[17\]~30 2 COMB IOC_X95_Y30_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X95_Y30_N3; Fanout = 1; COMB Node = 'GPIO_1\[17\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { GPIO_1[17] GPIO_1[17]~30 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.970 ns) + CELL(0.149 ns) 6.961 ns rCCD_LVAL~feeder 3 COMB LCCOMB_X94_Y13_N0 1 " "Info: 3: + IC(5.970 ns) + CELL(0.149 ns) = 6.961 ns; Loc. = LCCOMB_X94_Y13_N0; Fanout = 1; COMB Node = 'rCCD_LVAL~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { GPIO_1[17]~30 rCCD_LVAL~feeder } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.045 ns rCCD_LVAL 4 REG LCFF_X94_Y13_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.045 ns; Loc. = LCFF_X94_Y13_N1; Fanout = 1; REG Node = 'rCCD_LVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rCCD_LVAL~feeder rCCD_LVAL } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 15.26 % ) " "Info: Total cell delay = 1.075 ns ( 15.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.970 ns ( 84.74 % ) " "Info: Total interconnect delay = 5.970 ns ( 84.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.045 ns" { GPIO_1[17] GPIO_1[17]~30 rCCD_LVAL~feeder rCCD_LVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.045 ns" { GPIO_1[17] {} GPIO_1[17]~30 {} rCCD_LVAL~feeder {} rCCD_LVAL {} } { 0.000ns 0.000ns 5.970ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 destination 2.831 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_CLKIN_N1\" to destination register is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 6; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G15 2 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.537 ns) 2.831 ns rCCD_LVAL 3 REG LCFF_X94_Y13_N1 1 " "Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.831 ns; Loc. = LCFF_X94_Y13_N1; Fanout = 1; REG Node = 'rCCD_LVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { GPIO_CLKIN_N1~clkctrl rCCD_LVAL } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.90 % ) " "Info: Total cell delay = 1.526 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.305 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl rCCD_LVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} rCCD_LVAL {} } { 0.000ns 0.000ns 0.114ns 1.191ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.045 ns" { GPIO_1[17] GPIO_1[17]~30 rCCD_LVAL~feeder rCCD_LVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.045 ns" { GPIO_1[17] {} GPIO_1[17]~30 {} rCCD_LVAL~feeder {} rCCD_LVAL {} } { 0.000ns 0.000ns 5.970ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl rCCD_LVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} rCCD_LVAL {} } { 0.000ns 0.000ns 0.114ns 1.191ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "GPIO_CLKIN_N1 oLEDG\[7\] rCCD_FVAL 8.046 ns register " "Info: tco from clock \"GPIO_CLKIN_N1\" to destination pin \"oLEDG\[7\]\" through register \"rCCD_FVAL\" is 8.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 source 2.875 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_CLKIN_N1\" to source register is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 6; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G15 2 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 2.875 ns rCCD_FVAL 3 REG LCFF_X94_Y30_N17 1 " "Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.875 ns; Loc. = LCFF_X94_Y30_N17; Fanout = 1; REG Node = 'rCCD_FVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { GPIO_CLKIN_N1~clkctrl rCCD_FVAL } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.08 % ) " "Info: Total cell delay = 1.526 ns ( 53.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 46.92 % ) " "Info: Total interconnect delay = 1.349 ns ( 46.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl rCCD_FVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} rCCD_FVAL {} } { 0.000ns 0.000ns 0.114ns 1.235ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.921 ns + Longest register pin " "Info: + Longest register to pin delay is 4.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rCCD_FVAL 1 REG LCFF_X94_Y30_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y30_N17; Fanout = 1; REG Node = 'rCCD_FVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rCCD_FVAL } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(2.612 ns) 4.921 ns oLEDG\[7\] 2 PIN PIN_AA24 0 " "Info: 2: + IC(2.309 ns) + CELL(2.612 ns) = 4.921 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'oLEDG\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { rCCD_FVAL oLEDG[7] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 53.08 % ) " "Info: Total cell delay = 2.612 ns ( 53.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.309 ns ( 46.92 % ) " "Info: Total interconnect delay = 2.309 ns ( 46.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { rCCD_FVAL oLEDG[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.921 ns" { rCCD_FVAL {} oLEDG[7] {} } { 0.000ns 2.309ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl rCCD_FVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} rCCD_FVAL {} } { 0.000ns 0.000ns 0.114ns 1.235ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { rCCD_FVAL oLEDG[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.921 ns" { rCCD_FVAL {} oLEDG[7] {} } { 0.000ns 2.309ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "GPIO_CLKIN_N1 oLEDG\[5\] 5.907 ns Longest " "Info: Longest tpd from source pin \"GPIO_CLKIN_N1\" to destination pin \"oLEDG\[5\]\" is 5.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 6; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.316 ns) + CELL(2.602 ns) 5.907 ns oLEDG\[5\] 2 PIN PIN_Y23 0 " "Info: 2: + IC(2.316 ns) + CELL(2.602 ns) = 5.907 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'oLEDG\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.918 ns" { GPIO_CLKIN_N1 oLEDG[5] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.591 ns ( 60.79 % ) " "Info: Total cell delay = 3.591 ns ( 60.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.316 ns ( 39.21 % ) " "Info: Total interconnect delay = 2.316 ns ( 39.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { GPIO_CLKIN_N1 oLEDG[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.907 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} oLEDG[5] {} } { 0.000ns 0.000ns 2.316ns } { 0.000ns 0.989ns 2.602ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rCCD_FVAL GPIO_1\[18\] GPIO_CLKIN_N1 -2.382 ns register " "Info: th for register \"rCCD_FVAL\" (data pin = \"GPIO_1\[18\]\", clock pin = \"GPIO_CLKIN_N1\") is -2.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 destination 2.875 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_CLKIN_N1\" to destination register is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 6; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G15 2 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 2.875 ns rCCD_FVAL 3 REG LCFF_X94_Y30_N17 1 " "Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.875 ns; Loc. = LCFF_X94_Y30_N17; Fanout = 1; REG Node = 'rCCD_FVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { GPIO_CLKIN_N1~clkctrl rCCD_FVAL } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.08 % ) " "Info: Total cell delay = 1.526 ns ( 53.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 46.92 % ) " "Info: Total interconnect delay = 1.349 ns ( 46.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl rCCD_FVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} rCCD_FVAL {} } { 0.000ns 0.000ns 0.114ns 1.235ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.523 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[18\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'GPIO_1\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns GPIO_1\[18\]~31 2 COMB IOC_X95_Y30_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = IOC_X95_Y30_N0; Fanout = 1; COMB Node = 'GPIO_1\[18\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { GPIO_1[18] GPIO_1[18]~31 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(0.149 ns) 5.439 ns rCCD_FVAL~feeder 3 COMB LCCOMB_X94_Y30_N16 1 " "Info: 3: + IC(4.468 ns) + CELL(0.149 ns) = 5.439 ns; Loc. = LCCOMB_X94_Y30_N16; Fanout = 1; COMB Node = 'rCCD_FVAL~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { GPIO_1[18]~31 rCCD_FVAL~feeder } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.523 ns rCCD_FVAL 4 REG LCFF_X94_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.523 ns; Loc. = LCFF_X94_Y30_N17; Fanout = 1; REG Node = 'rCCD_FVAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rCCD_FVAL~feeder rCCD_FVAL } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.055 ns ( 19.10 % ) " "Info: Total cell delay = 1.055 ns ( 19.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 80.90 % ) " "Info: Total interconnect delay = 4.468 ns ( 80.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { GPIO_1[18] GPIO_1[18]~31 rCCD_FVAL~feeder rCCD_FVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.523 ns" { GPIO_1[18] {} GPIO_1[18]~31 {} rCCD_FVAL~feeder {} rCCD_FVAL {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl rCCD_FVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} rCCD_FVAL {} } { 0.000ns 0.000ns 0.114ns 1.235ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { GPIO_1[18] GPIO_1[18]~31 rCCD_FVAL~feeder rCCD_FVAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.523 ns" { GPIO_1[18] {} GPIO_1[18]~31 {} rCCD_FVAL~feeder {} rCCD_FVAL {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 18:50:53 2015 " "Info: Processing ended: Wed Dec 09 18:50:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
