<profile>

<section name = "Vitis HLS Report for 'entry_proc'" level="0">
<item name = "Date">Tue Jun 24 19:15:22 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">stereolbm_axis_cambm.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.634 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="height_c21_blk_n">9, 2, 1, 2</column>
<column name="height_c22_blk_n">9, 2, 1, 2</column>
<column name="height_c23_blk_n">9, 2, 1, 2</column>
<column name="height_c24_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sbmstate_preFilterCap_c18_blk_n">9, 2, 1, 2</column>
<column name="sbmstate_preFilterCap_c19_blk_n">9, 2, 1, 2</column>
<column name="sbmstate_textureThreshold_c_blk_n">9, 2, 1, 2</column>
<column name="sbmstate_uniquenessRatio_c_blk_n">9, 2, 1, 2</column>
<column name="width_c26_blk_n">9, 2, 1, 2</column>
<column name="width_c27_blk_n">9, 2, 1, 2</column>
<column name="width_c28_blk_n">9, 2, 1, 2</column>
<column name="width_c29_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="sbmstate_preFilterCap_c18_din">out, 32, ap_fifo, sbmstate_preFilterCap_c18, pointer</column>
<column name="sbmstate_preFilterCap_c18_num_data_valid">in, 3, ap_fifo, sbmstate_preFilterCap_c18, pointer</column>
<column name="sbmstate_preFilterCap_c18_fifo_cap">in, 3, ap_fifo, sbmstate_preFilterCap_c18, pointer</column>
<column name="sbmstate_preFilterCap_c18_full_n">in, 1, ap_fifo, sbmstate_preFilterCap_c18, pointer</column>
<column name="sbmstate_preFilterCap_c18_write">out, 1, ap_fifo, sbmstate_preFilterCap_c18, pointer</column>
<column name="sbmstate_preFilterCap_c19_din">out, 32, ap_fifo, sbmstate_preFilterCap_c19, pointer</column>
<column name="sbmstate_preFilterCap_c19_num_data_valid">in, 3, ap_fifo, sbmstate_preFilterCap_c19, pointer</column>
<column name="sbmstate_preFilterCap_c19_fifo_cap">in, 3, ap_fifo, sbmstate_preFilterCap_c19, pointer</column>
<column name="sbmstate_preFilterCap_c19_full_n">in, 1, ap_fifo, sbmstate_preFilterCap_c19, pointer</column>
<column name="sbmstate_preFilterCap_c19_write">out, 1, ap_fifo, sbmstate_preFilterCap_c19, pointer</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="sbmstate_textureThreshold_c_din">out, 32, ap_fifo, sbmstate_textureThreshold_c, pointer</column>
<column name="sbmstate_textureThreshold_c_num_data_valid">in, 3, ap_fifo, sbmstate_textureThreshold_c, pointer</column>
<column name="sbmstate_textureThreshold_c_fifo_cap">in, 3, ap_fifo, sbmstate_textureThreshold_c, pointer</column>
<column name="sbmstate_textureThreshold_c_full_n">in, 1, ap_fifo, sbmstate_textureThreshold_c, pointer</column>
<column name="sbmstate_textureThreshold_c_write">out, 1, ap_fifo, sbmstate_textureThreshold_c, pointer</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="sbmstate_uniquenessRatio_c_din">out, 32, ap_fifo, sbmstate_uniquenessRatio_c, pointer</column>
<column name="sbmstate_uniquenessRatio_c_num_data_valid">in, 3, ap_fifo, sbmstate_uniquenessRatio_c, pointer</column>
<column name="sbmstate_uniquenessRatio_c_fifo_cap">in, 3, ap_fifo, sbmstate_uniquenessRatio_c, pointer</column>
<column name="sbmstate_uniquenessRatio_c_full_n">in, 1, ap_fifo, sbmstate_uniquenessRatio_c, pointer</column>
<column name="sbmstate_uniquenessRatio_c_write">out, 1, ap_fifo, sbmstate_uniquenessRatio_c, pointer</column>
<column name="height">in, 16, ap_none, height, scalar</column>
<column name="height_c21_din">out, 16, ap_fifo, height_c21, pointer</column>
<column name="height_c21_num_data_valid">in, 3, ap_fifo, height_c21, pointer</column>
<column name="height_c21_fifo_cap">in, 3, ap_fifo, height_c21, pointer</column>
<column name="height_c21_full_n">in, 1, ap_fifo, height_c21, pointer</column>
<column name="height_c21_write">out, 1, ap_fifo, height_c21, pointer</column>
<column name="height_c22_din">out, 16, ap_fifo, height_c22, pointer</column>
<column name="height_c22_num_data_valid">in, 3, ap_fifo, height_c22, pointer</column>
<column name="height_c22_fifo_cap">in, 3, ap_fifo, height_c22, pointer</column>
<column name="height_c22_full_n">in, 1, ap_fifo, height_c22, pointer</column>
<column name="height_c22_write">out, 1, ap_fifo, height_c22, pointer</column>
<column name="height_c23_din">out, 16, ap_fifo, height_c23, pointer</column>
<column name="height_c23_num_data_valid">in, 3, ap_fifo, height_c23, pointer</column>
<column name="height_c23_fifo_cap">in, 3, ap_fifo, height_c23, pointer</column>
<column name="height_c23_full_n">in, 1, ap_fifo, height_c23, pointer</column>
<column name="height_c23_write">out, 1, ap_fifo, height_c23, pointer</column>
<column name="height_c24_din">out, 16, ap_fifo, height_c24, pointer</column>
<column name="height_c24_num_data_valid">in, 3, ap_fifo, height_c24, pointer</column>
<column name="height_c24_fifo_cap">in, 3, ap_fifo, height_c24, pointer</column>
<column name="height_c24_full_n">in, 1, ap_fifo, height_c24, pointer</column>
<column name="height_c24_write">out, 1, ap_fifo, height_c24, pointer</column>
<column name="width">in, 16, ap_none, width, scalar</column>
<column name="width_c26_din">out, 16, ap_fifo, width_c26, pointer</column>
<column name="width_c26_num_data_valid">in, 3, ap_fifo, width_c26, pointer</column>
<column name="width_c26_fifo_cap">in, 3, ap_fifo, width_c26, pointer</column>
<column name="width_c26_full_n">in, 1, ap_fifo, width_c26, pointer</column>
<column name="width_c26_write">out, 1, ap_fifo, width_c26, pointer</column>
<column name="width_c27_din">out, 16, ap_fifo, width_c27, pointer</column>
<column name="width_c27_num_data_valid">in, 3, ap_fifo, width_c27, pointer</column>
<column name="width_c27_fifo_cap">in, 3, ap_fifo, width_c27, pointer</column>
<column name="width_c27_full_n">in, 1, ap_fifo, width_c27, pointer</column>
<column name="width_c27_write">out, 1, ap_fifo, width_c27, pointer</column>
<column name="width_c28_din">out, 16, ap_fifo, width_c28, pointer</column>
<column name="width_c28_num_data_valid">in, 3, ap_fifo, width_c28, pointer</column>
<column name="width_c28_fifo_cap">in, 3, ap_fifo, width_c28, pointer</column>
<column name="width_c28_full_n">in, 1, ap_fifo, width_c28, pointer</column>
<column name="width_c28_write">out, 1, ap_fifo, width_c28, pointer</column>
<column name="width_c29_din">out, 16, ap_fifo, width_c29, pointer</column>
<column name="width_c29_num_data_valid">in, 3, ap_fifo, width_c29, pointer</column>
<column name="width_c29_fifo_cap">in, 3, ap_fifo, width_c29, pointer</column>
<column name="width_c29_full_n">in, 1, ap_fifo, width_c29, pointer</column>
<column name="width_c29_write">out, 1, ap_fifo, width_c29, pointer</column>
</table>
</item>
</section>
</profile>
