m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/sim_pwm
T_opt
!s110 1750363309
V0jn]e[F[Q]O[GU?QF5n[R0
04 6 4 work pwm_tf fast 0
=9-ac675dfda9e9-68546cac-22e-77a8
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vpwm
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v
Z4 !s110 1750363303
!i10b 1
!s100 JhW>S5]L>[FGzS0dj3JSb3
IWB[2G9_B6<[iaCJeYJ_2;0
R2
w1750363108
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v
!i122 15
L0 1 60
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1750363303.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vpwm_tf
2D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v
R4
!i10b 1
!s100 NZgeId_<SPh@n[`P7k[F`0
I8T^kGX9bMilX@@0Y0ja=F3
R2
w1750363286
8D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v
!i122 16
L0 18 45
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/pwm_tf.v|
!i113 0
R8
R3
