<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64AdvSIMDScalarPass.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64AdvSIMDScalarPass.cpp.html'>AArch64AdvSIMDScalarPass.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AArch64AdvSIMDScalar.cpp - Replace dead defs w/ zero reg --===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// When profitable, replace GPR targeting i64 instructions with their</i></td></tr>
<tr><th id="9">9</th><td><i>// AdvSIMD scalar equivalents. Generally speaking, "profitable" is defined</i></td></tr>
<tr><th id="10">10</th><td><i>// as minimizing the number of cross-class register copies.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td><i></i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td><i>// TODO: Graph based predicate heuristics.</i></td></tr>
<tr><th id="15">15</th><td><i>// Walking the instruction list linearly will get many, perhaps most, of</i></td></tr>
<tr><th id="16">16</th><td><i>// the cases, but to do a truly thorough job of this, we need a more</i></td></tr>
<tr><th id="17">17</th><td><i>// wholistic approach.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// This optimization is very similar in spirit to the register allocator's</i></td></tr>
<tr><th id="20">20</th><td><i>// spill placement, only here we're determining where to place cross-class</i></td></tr>
<tr><th id="21">21</th><td><i>// register copies rather than spills. As such, a similar approach is</i></td></tr>
<tr><th id="22">22</th><td><i>// called for.</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>// We want to build up a set of graphs of all instructions which are candidates</i></td></tr>
<tr><th id="25">25</th><td><i>// for transformation along with instructions which generate their inputs and</i></td></tr>
<tr><th id="26">26</th><td><i>// consume their outputs. For each edge in the graph, we assign a weight</i></td></tr>
<tr><th id="27">27</th><td><i>// based on whether there is a copy required there (weight zero if not) and</i></td></tr>
<tr><th id="28">28</th><td><i>// the block frequency of the block containing the defining or using</i></td></tr>
<tr><th id="29">29</th><td><i>// instruction, whichever is less. Our optimization is then a graph problem</i></td></tr>
<tr><th id="30">30</th><td><i>// to minimize the total weight of all the graphs, then transform instructions</i></td></tr>
<tr><th id="31">31</th><td><i>// and add or remove copy instructions as called for to implement the</i></td></tr>
<tr><th id="32">32</th><td><i>// solution.</i></td></tr>
<tr><th id="33">33</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-simd-scalar"</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i  data-doc="TransformAll">// Allow forcing all i64 operations with equivalent SIMD instructions to use</i></td></tr>
<tr><th id="52">52</th><td><i  data-doc="TransformAll">// them. For stress-testing the transformation function.</i></td></tr>
<tr><th id="53">53</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="54">54</th><td><dfn class="tu decl def" id="TransformAll" title='TransformAll' data-type='cl::opt&lt;bool&gt;' data-ref="TransformAll">TransformAll</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"aarch64-simd-scalar-force-all"</q>,</td></tr>
<tr><th id="55">55</th><td>             <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Force use of AdvSIMD scalar instructions everywhere"</q>),</td></tr>
<tr><th id="56">56</th><td>             <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumScalarInsnsUsed = {&quot;aarch64-simd-scalar&quot;, &quot;NumScalarInsnsUsed&quot;, &quot;Number of scalar instructions used&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumScalarInsnsUsed" title='NumScalarInsnsUsed' data-ref="NumScalarInsnsUsed">NumScalarInsnsUsed</dfn>, <q>"Number of scalar instructions used"</q>);</td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCopiesDeleted = {&quot;aarch64-simd-scalar&quot;, &quot;NumCopiesDeleted&quot;, &quot;Number of cross-class copies deleted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCopiesDeleted" title='NumCopiesDeleted' data-ref="NumCopiesDeleted">NumCopiesDeleted</dfn>, <q>"Number of cross-class copies deleted"</q>);</td></tr>
<tr><th id="60">60</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCopiesInserted = {&quot;aarch64-simd-scalar&quot;, &quot;NumCopiesInserted&quot;, &quot;Number of cross-class copies inserted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCopiesInserted" title='NumCopiesInserted' data-ref="NumCopiesInserted">NumCopiesInserted</dfn>, <q>"Number of cross-class copies inserted"</q>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AARCH64_ADVSIMD_NAME" data-ref="_M/AARCH64_ADVSIMD_NAME">AARCH64_ADVSIMD_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"AdvSIMD Scalar Operation Optimization"</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>namespace</b> {</td></tr>
<tr><th id="65">65</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</dfn>;</td></tr>
<tr><th id="67">67</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64AdvSIMDScalar::TII" title='(anonymous namespace)::AArch64AdvSIMDScalar::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::TII">TII</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>private</b>:</td></tr>
<tr><th id="70">70</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">// isProfitableToTransform - Predicate function to determine whether an</i></td></tr>
<tr><th id="71">71</th><td><i  data-doc="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">  // instruction should be transformed to its equivalent AdvSIMD scalar</i></td></tr>
<tr><th id="72">72</th><td><i  data-doc="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">  // instruction. "add Xd, Xn, Xm" ==&gt; "add Dd, Da, Db", for example.</i></td></tr>
<tr><th id="73">73</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AdvSIMDScalar::isProfitableToTransform' data-type='bool (anonymous namespace)::AArch64AdvSIMDScalar::isProfitableToTransform(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">isProfitableToTransform</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">// transformInstruction - Perform the transformation of an instruction</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">  // to its equivalant AdvSIMD scalar instruction. Update inputs and outputs</i></td></tr>
<tr><th id="77">77</th><td><i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">  // to be the correct register class, minimizing cross-class copies.</i></td></tr>
<tr><th id="78">78</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AdvSIMDScalar::transformInstruction' data-type='void (anonymous namespace)::AArch64AdvSIMDScalar::transformInstruction(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">transformInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2MI">MI</dfn>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE">// processMachineBasicBlock - Main optimzation loop.</i></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64AdvSIMDScalar::processMachineBasicBlock' data-type='bool (anonymous namespace)::AArch64AdvSIMDScalar::processMachineBasicBlock(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE">processMachineBasicBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="3MBB">MBB</dfn>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>public</b>:</td></tr>
<tr><th id="84">84</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64AdvSIMDScalar::ID" title='(anonymous namespace)::AArch64AdvSIMDScalar::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::AArch64AdvSIMDScalar::ID">// Pass identification, replacement for typeid.</i></td></tr>
<tr><th id="85">85</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalarC1Ev" title='(anonymous namespace)::AArch64AdvSIMDScalar::AArch64AdvSIMDScalar' data-type='void (anonymous namespace)::AArch64AdvSIMDScalar::AArch64AdvSIMDScalar()' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalarC1Ev">AArch64AdvSIMDScalar</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::ID" title='(anonymous namespace)::AArch64AdvSIMDScalar::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::ID">ID</a>) {</td></tr>
<tr><th id="86">86</th><td>    <a class="ref" href="#101" title='llvm::initializeAArch64AdvSIMDScalarPass' data-ref="_ZN4llvm34initializeAArch64AdvSIMDScalarPassERNS_12PassRegistryE">initializeAArch64AdvSIMDScalarPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64AdvSIMDScalar::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64AdvSIMDScalar::runOnMachineFunction(llvm::MachineFunction &amp; F)' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="4F">F</dfn>) override;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar11getPassNameEv" title='(anonymous namespace)::AArch64AdvSIMDScalar::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64AdvSIMDScalar::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#62" title="&quot;AdvSIMD Scalar Operation Optimization&quot;" data-ref="_M/AARCH64_ADVSIMD_NAME">AARCH64_ADVSIMD_NAME</a>; }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64AdvSIMDScalar::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64AdvSIMDScalar::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="5AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="5AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="94">94</th><td>    <a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="95">95</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#5AU" title='AU' data-ref="5AU">AU</a></span>);</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td>};</td></tr>
<tr><th id="98">98</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64AdvSIMDScalar::ID" title='(anonymous namespace)::AArch64AdvSIMDScalar::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="99">99</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64AdvSIMDScalarPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AdvSIMD Scalar Operation Optimization&quot;, &quot;aarch64-simd-scalar&quot;, &amp;AArch64AdvSIMDScalar::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64AdvSIMDScalar&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64AdvSIMDScalarPassFlag; void llvm::initializeAArch64AdvSIMDScalarPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64AdvSIMDScalarPassFlag, initializeAArch64AdvSIMDScalarPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-simd-scalar"</q>,</td></tr>
<tr><th id="102">102</th><td>                <a class="macro" href="#62" title="&quot;AdvSIMD Scalar Operation Optimization&quot;" data-ref="_M/AARCH64_ADVSIMD_NAME">AARCH64_ADVSIMD_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7isGPR64jjPKN4llvm19MachineRegisterInfoE" title='isGPR64' data-type='bool isGPR64(unsigned int Reg, unsigned int SubReg, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL7isGPR64jjPKN4llvm19MachineRegisterInfoE">isGPR64</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="6Reg" title='Reg' data-type='unsigned int' data-ref="6Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7SubReg" title='SubReg' data-type='unsigned int' data-ref="7SubReg">SubReg</dfn>,</td></tr>
<tr><th id="105">105</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="8MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="8MRI">MRI</dfn>) {</td></tr>
<tr><th id="106">106</th><td>  <b>if</b> (<a class="local col7 ref" href="#7SubReg" title='SubReg' data-ref="7SubReg">SubReg</a>)</td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (TargetRegisterInfo::isVirtualRegister(Reg))</td></tr>
<tr><th id="109">109</th><td>    <b>return</b> MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>);</td></tr>
<tr><th id="110">110</th><td>  <b>return</b> AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>.contains(Reg);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE" title='isFPR64' data-type='bool isFPR64(unsigned int Reg, unsigned int SubReg, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE">isFPR64</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10SubReg" title='SubReg' data-type='unsigned int' data-ref="10SubReg">SubReg</dfn>,</td></tr>
<tr><th id="114">114</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="11MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="11MRI">MRI</dfn>) {</td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (TargetRegisterInfo::isVirtualRegister(Reg))</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> (MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>) &amp;&amp;</td></tr>
<tr><th id="117">117</th><td>            SubReg == <var>0</var>) ||</td></tr>
<tr><th id="118">118</th><td>           (MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>) &amp;&amp;</td></tr>
<tr><th id="119">119</th><td>            SubReg == AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>);</td></tr>
<tr><th id="120">120</th><td>  <i>// Physical register references just check the register class directly.</i></td></tr>
<tr><th id="121">121</th><td>  <b>return</b> (AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>.contains(Reg) &amp;&amp; SubReg == <var>0</var>) ||</td></tr>
<tr><th id="122">122</th><td>         (AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>.contains(Reg) &amp;&amp; SubReg == AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>);</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i  data-doc="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">// getSrcFromCopy - Get the original source register for a GPR64 &lt;--&gt; FPR64</i></td></tr>
<tr><th id="126">126</th><td><i  data-doc="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">// copy instruction. Return zero_reg if the instruction is not a copy.</i></td></tr>
<tr><th id="127">127</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl def" id="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj" title='getSrcFromCopy' data-type='llvm::MachineOperand * getSrcFromCopy(llvm::MachineInstr * MI, const llvm::MachineRegisterInfo * MRI, unsigned int &amp; SubReg)' data-ref="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">getSrcFromCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="12MI" title='MI' data-type='llvm::MachineInstr *' data-ref="12MI">MI</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="13MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="13MRI">MRI</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col4 decl" id="14SubReg" title='SubReg' data-type='unsigned int &amp;' data-ref="14SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="130">130</th><td>  <a class="local col4 ref" href="#14SubReg" title='SubReg' data-ref="14SubReg">SubReg</a> = <var>0</var>;</td></tr>
<tr><th id="131">131</th><td>  <i>// The "FMOV Xd, Dn" instruction is the typical form.</i></td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (MI-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;FMOVDXr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVDXr</span> ||</td></tr>
<tr><th id="133">133</th><td>      MI-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;FMOVXDr&apos; in namespace &apos;llvm::AArch64&apos;">FMOVXDr</span>)</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> &amp;<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="135">135</th><td>  <i>// A lane zero extract "UMOV.d Xd, Vn[0]" is equivalent. We shouldn't see</i></td></tr>
<tr><th id="136">136</th><td><i>  // these at this stage, but it's easy to check for.</i></td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (MI-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;UMOVvi64&apos; in namespace &apos;llvm::AArch64&apos;">UMOVvi64</span> &amp;&amp; MI-&gt;getOperand(<var>2</var>).getImm() == <var>0</var>) {</td></tr>
<tr><th id="138">138</th><td>    SubReg = AArch64::<span class='error' title="no member named &apos;dsub&apos; in namespace &apos;llvm::AArch64&apos;">dsub</span>;</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> &amp;<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td>  <i>// Or just a plain COPY instruction. This can be directly to/from FPR64,</i></td></tr>
<tr><th id="142">142</th><td><i>  // or it can be a dsub subreg reference to an FPR128.</i></td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AArch64</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>) {</td></tr>
<tr><th id="144">144</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE" title='isFPR64' data-use='c' data-ref="_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE">isFPR64</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(),</td></tr>
<tr><th id="145">145</th><td>                <a class="local col3 ref" href="#13MRI" title='MRI' data-ref="13MRI">MRI</a>) &amp;&amp;</td></tr>
<tr><th id="146">146</th><td>        <a class="tu ref" href="#_ZL7isGPR64jjPKN4llvm19MachineRegisterInfoE" title='isGPR64' data-use='c' data-ref="_ZL7isGPR64jjPKN4llvm19MachineRegisterInfoE">isGPR64</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <a class="local col3 ref" href="#13MRI" title='MRI' data-ref="13MRI">MRI</a>))</td></tr>
<tr><th id="147">147</th><td>      <b>return</b> &amp;<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="148">148</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL7isGPR64jjPKN4llvm19MachineRegisterInfoE" title='isGPR64' data-use='c' data-ref="_ZL7isGPR64jjPKN4llvm19MachineRegisterInfoE">isGPR64</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(),</td></tr>
<tr><th id="149">149</th><td>                <a class="local col3 ref" href="#13MRI" title='MRI' data-ref="13MRI">MRI</a>) &amp;&amp;</td></tr>
<tr><th id="150">150</th><td>        <a class="tu ref" href="#_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE" title='isFPR64' data-use='c' data-ref="_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE">isFPR64</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(),</td></tr>
<tr><th id="151">151</th><td>                <a class="local col3 ref" href="#13MRI" title='MRI' data-ref="13MRI">MRI</a>)) {</td></tr>
<tr><th id="152">152</th><td>      <a class="local col4 ref" href="#14SubReg" title='SubReg' data-ref="14SubReg">SubReg</a> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> &amp;<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="154">154</th><td>    }</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i>// Otherwise, this is some other kind of instruction.</i></td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i  data-doc="_ZL18getTransformOpcodej">// getTransformOpcode - For any opcode for which there is an AdvSIMD equivalent</i></td></tr>
<tr><th id="162">162</th><td><i  data-doc="_ZL18getTransformOpcodej">// that we're considering transforming to, return that AdvSIMD opcode. For all</i></td></tr>
<tr><th id="163">163</th><td><i  data-doc="_ZL18getTransformOpcodej">// others, return the original opcode.</i></td></tr>
<tr><th id="164">164</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL18getTransformOpcodej" title='getTransformOpcode' data-type='unsigned int getTransformOpcode(unsigned int Opc)' data-ref="_ZL18getTransformOpcodej">getTransformOpcode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15Opc" title='Opc' data-type='unsigned int' data-ref="15Opc">Opc</dfn>) {</td></tr>
<tr><th id="165">165</th><td>  <b>switch</b> (<a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc">Opc</a>) {</td></tr>
<tr><th id="166">166</th><td>  <b>default</b>:</td></tr>
<tr><th id="167">167</th><td>    <b>break</b>;</td></tr>
<tr><th id="168">168</th><td>  <i>// FIXME: Lots more possibilities.</i></td></tr>
<tr><th id="169">169</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>:</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ADDv1i64&apos; in namespace &apos;llvm::AArch64&apos;">ADDv1i64</span>;</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;SUBv1i64&apos; in namespace &apos;llvm::AArch64&apos;">SUBv1i64</span>;</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrr</span>:</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ANDv8i8&apos; in namespace &apos;llvm::AArch64&apos;">ANDv8i8</span>;</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EORXrr&apos; in namespace &apos;llvm::AArch64&apos;">EORXrr</span>:</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;EORv8i8&apos; in namespace &apos;llvm::AArch64&apos;">EORv8i8</span>;</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrr</span>:</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;ORRv8i8&apos; in namespace &apos;llvm::AArch64&apos;">ORRv8i8</span>;</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td>  <i>// No AdvSIMD equivalent, so just return the original opcode.</i></td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc">Opc</a>;</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isTransformableRKN4llvm12MachineInstrE" title='isTransformable' data-type='bool isTransformable(const llvm::MachineInstr &amp; MI)' data-ref="_ZL15isTransformableRKN4llvm12MachineInstrE">isTransformable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn>) {</td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17Opc" title='Opc' data-type='unsigned int' data-ref="17Opc">Opc</dfn> = <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="186">186</th><td>  <b>return</b> <a class="local col7 ref" href="#17Opc" title='Opc' data-ref="17Opc">Opc</a> != <a class="tu ref" href="#_ZL18getTransformOpcodej" title='getTransformOpcode' data-use='c' data-ref="_ZL18getTransformOpcodej">getTransformOpcode</a>(<a class="local col7 ref" href="#17Opc" title='Opc' data-ref="17Opc">Opc</a>);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i  data-doc="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">// isProfitableToTransform - Predicate function to determine whether an</i></td></tr>
<tr><th id="190">190</th><td><i  data-doc="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">// instruction should be transformed to its equivalent AdvSIMD scalar</i></td></tr>
<tr><th id="191">191</th><td><i  data-doc="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">// instruction. "add Xd, Xn, Xm" ==&gt; "add Dd, Da, Db", for example.</i></td></tr>
<tr><th id="192">192</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AdvSIMDScalar::isProfitableToTransform' data-type='bool (anonymous namespace)::AArch64AdvSIMDScalar::isProfitableToTransform(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">isProfitableToTransform</dfn>(</td></tr>
<tr><th id="193">193</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="18MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="194">194</th><td>  <i>// If this instruction isn't eligible to be transformed (no SIMD equivalent),</i></td></tr>
<tr><th id="195">195</th><td><i>  // early exit since that's the common case.</i></td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL15isTransformableRKN4llvm12MachineInstrE" title='isTransformable' data-use='c' data-ref="_ZL15isTransformableRKN4llvm12MachineInstrE">isTransformable</a>(<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>))</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i>// Count the number of copies we'll need to add and approximate the number</i></td></tr>
<tr><th id="200">200</th><td><i>  // of copies that a transform will enable us to remove.</i></td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="19NumNewCopies" title='NumNewCopies' data-type='unsigned int' data-ref="19NumNewCopies">NumNewCopies</dfn> = <var>3</var>;</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="20NumRemovableCopies" title='NumRemovableCopies' data-type='unsigned int' data-ref="20NumRemovableCopies">NumRemovableCopies</dfn> = <var>0</var>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="21OrigSrc0" title='OrigSrc0' data-type='unsigned int' data-ref="21OrigSrc0">OrigSrc0</dfn> = <a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="205">205</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="22OrigSrc1" title='OrigSrc1' data-type='unsigned int' data-ref="22OrigSrc1">OrigSrc1</dfn> = <a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="206">206</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23SubReg0" title='SubReg0' data-type='unsigned int' data-ref="23SubReg0">SubReg0</dfn>;</td></tr>
<tr><th id="207">207</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24SubReg1" title='SubReg1' data-type='unsigned int' data-ref="24SubReg1">SubReg1</dfn>;</td></tr>
<tr><th id="208">208</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col1 ref" href="#21OrigSrc0" title='OrigSrc0' data-ref="21OrigSrc0">OrigSrc0</a>)) {</td></tr>
<tr><th id="209">209</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="local col5 decl" id="25Def" title='Def' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="25Def">Def</dfn> =</td></tr>
<tr><th id="210">210</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col1 ref" href="#21OrigSrc0" title='OrigSrc0' data-ref="21OrigSrc0">OrigSrc0</a>);</td></tr>
<tr><th id="211">211</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; &quot;Multiple def in SSA!&quot;) ? void (0) : __assert_fail (&quot;std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; \&quot;Multiple def in SSA!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp&quot;, 211, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb0ELb1ELb0ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#25Def" title='Def' data-ref="25Def">Def</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>() &amp;&amp; <q>"Multiple def in SSA!"</q>);</td></tr>
<tr><th id="212">212</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="26MOSrc0" title='MOSrc0' data-type='llvm::MachineOperand *' data-ref="26MOSrc0">MOSrc0</dfn> = <a class="tu ref" href="#_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj" title='getSrcFromCopy' data-use='c' data-ref="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">getSrcFromCopy</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col5 ref" href="#25Def" title='Def' data-ref="25Def">Def</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>, <span class='refarg'><a class="local col3 ref" href="#23SubReg0" title='SubReg0' data-ref="23SubReg0">SubReg0</a></span>);</td></tr>
<tr><th id="213">213</th><td>    <i>// If the source was from a copy, we don't need to insert a new copy.</i></td></tr>
<tr><th id="214">214</th><td>    <b>if</b> (<a class="local col6 ref" href="#26MOSrc0" title='MOSrc0' data-ref="26MOSrc0">MOSrc0</a>)</td></tr>
<tr><th id="215">215</th><td>      --<a class="local col9 ref" href="#19NumNewCopies" title='NumNewCopies' data-ref="19NumNewCopies">NumNewCopies</a>;</td></tr>
<tr><th id="216">216</th><td>    <i>// If there are no other users of the original source, we can delete</i></td></tr>
<tr><th id="217">217</th><td><i>    // that instruction.</i></td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (<a class="local col6 ref" href="#26MOSrc0" title='MOSrc0' data-ref="26MOSrc0">MOSrc0</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col1 ref" href="#21OrigSrc0" title='OrigSrc0' data-ref="21OrigSrc0">OrigSrc0</a>))</td></tr>
<tr><th id="219">219</th><td>      ++<a class="local col0 ref" href="#20NumRemovableCopies" title='NumRemovableCopies' data-ref="20NumRemovableCopies">NumRemovableCopies</a>;</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col2 ref" href="#22OrigSrc1" title='OrigSrc1' data-ref="22OrigSrc1">OrigSrc1</a>)) {</td></tr>
<tr><th id="222">222</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="local col7 decl" id="27Def" title='Def' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="27Def">Def</dfn> =</td></tr>
<tr><th id="223">223</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col2 ref" href="#22OrigSrc1" title='OrigSrc1' data-ref="22OrigSrc1">OrigSrc1</a>);</td></tr>
<tr><th id="224">224</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; &quot;Multiple def in SSA!&quot;) ? void (0) : __assert_fail (&quot;std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; \&quot;Multiple def in SSA!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp&quot;, 224, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb0ELb1ELb0ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#27Def" title='Def' data-ref="27Def">Def</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>() &amp;&amp; <q>"Multiple def in SSA!"</q>);</td></tr>
<tr><th id="225">225</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="28MOSrc1" title='MOSrc1' data-type='llvm::MachineOperand *' data-ref="28MOSrc1">MOSrc1</dfn> = <a class="tu ref" href="#_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj" title='getSrcFromCopy' data-use='c' data-ref="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">getSrcFromCopy</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col7 ref" href="#27Def" title='Def' data-ref="27Def">Def</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>, <span class='refarg'><a class="local col4 ref" href="#24SubReg1" title='SubReg1' data-ref="24SubReg1">SubReg1</a></span>);</td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (<a class="local col8 ref" href="#28MOSrc1" title='MOSrc1' data-ref="28MOSrc1">MOSrc1</a>)</td></tr>
<tr><th id="227">227</th><td>      --<a class="local col9 ref" href="#19NumNewCopies" title='NumNewCopies' data-ref="19NumNewCopies">NumNewCopies</a>;</td></tr>
<tr><th id="228">228</th><td>    <i>// If there are no other users of the original source, we can delete</i></td></tr>
<tr><th id="229">229</th><td><i>    // that instruction.</i></td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (<a class="local col8 ref" href="#28MOSrc1" title='MOSrc1' data-ref="28MOSrc1">MOSrc1</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col2 ref" href="#22OrigSrc1" title='OrigSrc1' data-ref="22OrigSrc1">OrigSrc1</a>))</td></tr>
<tr><th id="231">231</th><td>      ++<a class="local col0 ref" href="#20NumRemovableCopies" title='NumRemovableCopies' data-ref="20NumRemovableCopies">NumRemovableCopies</a>;</td></tr>
<tr><th id="232">232</th><td>  }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i>// If any of the uses of the original instructions is a cross class copy,</i></td></tr>
<tr><th id="235">235</th><td><i>  // that's a copy that will be removable if we transform. Likewise, if</i></td></tr>
<tr><th id="236">236</th><td><i>  // any of the uses is a transformable instruction, it's likely the tranforms</i></td></tr>
<tr><th id="237">237</th><td><i>  // will chain, enabling us to save a copy there, too. This is an aggressive</i></td></tr>
<tr><th id="238">238</th><td><i>  // heuristic that approximates the graph based cost analysis described above.</i></td></tr>
<tr><th id="239">239</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29Dst" title='Dst' data-type='unsigned int' data-ref="29Dst">Dst</dfn> = <a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="240">240</th><td>  <em>bool</em> <dfn class="local col0 decl" id="30AllUsesAreCopies" title='AllUsesAreCopies' data-type='bool' data-ref="30AllUsesAreCopies">AllUsesAreCopies</dfn> = <b>true</b>;</td></tr>
<tr><th id="241">241</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</a></td></tr>
<tr><th id="242">242</th><td>           <dfn class="local col1 decl" id="31Use" title='Use' data-type='MachineRegisterInfo::use_instr_nodbg_iterator' data-ref="31Use">Use</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col9 ref" href="#29Dst" title='Dst' data-ref="29Dst">Dst</a>),</td></tr>
<tr><th id="243">243</th><td>           <dfn class="local col2 decl" id="32E" title='E' data-type='MachineRegisterInfo::use_instr_nodbg_iterator' data-ref="32E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::use_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv">use_instr_nodbg_end</a>();</td></tr>
<tr><th id="244">244</th><td>       <a class="local col1 ref" href="#31Use" title='Use' data-ref="31Use">Use</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col2 ref" href="#32E" title='E' data-ref="32E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col1 ref" href="#31Use" title='Use' data-ref="31Use">Use</a>) {</td></tr>
<tr><th id="245">245</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33SubReg" title='SubReg' data-type='unsigned int' data-ref="33SubReg">SubReg</dfn>;</td></tr>
<tr><th id="246">246</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj" title='getSrcFromCopy' data-use='c' data-ref="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">getSrcFromCopy</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col1 ref" href="#31Use" title='Use' data-ref="31Use">Use</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>, <span class='refarg'><a class="local col3 ref" href="#33SubReg" title='SubReg' data-ref="33SubReg">SubReg</a></span>) || <a class="tu ref" href="#_ZL15isTransformableRKN4llvm12MachineInstrE" title='isTransformable' data-use='c' data-ref="_ZL15isTransformableRKN4llvm12MachineInstrE">isTransformable</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col1 ref" href="#31Use" title='Use' data-ref="31Use">Use</a>))</td></tr>
<tr><th id="247">247</th><td>      ++<a class="local col0 ref" href="#20NumRemovableCopies" title='NumRemovableCopies' data-ref="20NumRemovableCopies">NumRemovableCopies</a>;</td></tr>
<tr><th id="248">248</th><td>    <i>// If the use is an INSERT_SUBREG, that's still something that can</i></td></tr>
<tr><th id="249">249</th><td><i>    // directly use the FPR64, so we don't invalidate AllUsesAreCopies. It's</i></td></tr>
<tr><th id="250">250</th><td><i>    // preferable to have it use the FPR64 in most cases, as if the source</i></td></tr>
<tr><th id="251">251</th><td><i>    // vector is an IMPLICIT_DEF, the INSERT_SUBREG just goes away entirely.</i></td></tr>
<tr><th id="252">252</th><td><i>    // Ditto for a lane insert.</i></td></tr>
<tr><th id="253">253</th><td>    <b>else</b> <b>if</b> (Use-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AArch64&apos;">INSERT_SUBREG</span> ||</td></tr>
<tr><th id="254">254</th><td>             Use-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;INSvi64gpr&apos; in namespace &apos;llvm::AArch64&apos;">INSvi64gpr</span>)</td></tr>
<tr><th id="255">255</th><td>      ;</td></tr>
<tr><th id="256">256</th><td>    <b>else</b></td></tr>
<tr><th id="257">257</th><td>      <a class="local col0 ref" href="#30AllUsesAreCopies" title='AllUsesAreCopies' data-ref="30AllUsesAreCopies">AllUsesAreCopies</a> = <b>false</b>;</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td>  <i>// If all of the uses of the original destination register are copies to</i></td></tr>
<tr><th id="260">260</th><td><i>  // FPR64, then we won't end up having a new copy back to GPR64 either.</i></td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="local col0 ref" href="#30AllUsesAreCopies" title='AllUsesAreCopies' data-ref="30AllUsesAreCopies">AllUsesAreCopies</a>)</td></tr>
<tr><th id="262">262</th><td>    --<a class="local col9 ref" href="#19NumNewCopies" title='NumNewCopies' data-ref="19NumNewCopies">NumNewCopies</a>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i>// If a transform will not increase the number of cross-class copies required,</i></td></tr>
<tr><th id="265">265</th><td><i>  // return true.</i></td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col9 ref" href="#19NumNewCopies" title='NumNewCopies' data-ref="19NumNewCopies">NumNewCopies</a> &lt;= <a class="local col0 ref" href="#20NumRemovableCopies" title='NumRemovableCopies' data-ref="20NumRemovableCopies">NumRemovableCopies</a>)</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i>// Finally, even if we otherwise wouldn't transform, check if we're forcing</i></td></tr>
<tr><th id="270">270</th><td><i>  // transformation of everything.</i></td></tr>
<tr><th id="271">271</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#TransformAll" title='TransformAll' data-use='m' data-ref="TransformAll">TransformAll</a>;</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb" title='insertCopy' data-type='llvm::MachineInstr * insertCopy(const llvm::TargetInstrInfo * TII, llvm::MachineInstr &amp; MI, unsigned int Dst, unsigned int Src, bool IsKill)' data-ref="_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb">insertCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col4 decl" id="34TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="34TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI">MI</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                <em>unsigned</em> <dfn class="local col6 decl" id="36Dst" title='Dst' data-type='unsigned int' data-ref="36Dst">Dst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37Src" title='Src' data-type='unsigned int' data-ref="37Src">Src</dfn>, <em>bool</em> <dfn class="local col8 decl" id="38IsKill" title='IsKill' data-type='bool' data-ref="38IsKill">IsKill</dfn>) {</td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="39MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="39MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a></span>, <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="277">277</th><td>                                    <a class="local col4 ref" href="#34TII" title='TII' data-ref="34TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AArch64</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>), <a class="local col6 ref" href="#36Dst" title='Dst' data-ref="36Dst">Dst</a>)</td></tr>
<tr><th id="278">278</th><td>                                .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#37Src" title='Src' data-ref="37Src">Src</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#38IsKill" title='IsKill' data-ref="38IsKill">IsKill</a>));</td></tr>
<tr><th id="279">279</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-simd-scalar&quot;)) { dbgs() &lt;&lt; &quot;    adding copy: &quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    adding copy: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#39MIB" title='MIB' data-ref="39MIB">MIB</a>);</td></tr>
<tr><th id="280">280</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#60" title='NumCopiesInserted' data-ref="NumCopiesInserted">NumCopiesInserted</a>;</td></tr>
<tr><th id="281">281</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#39MIB" title='MIB' data-ref="39MIB">MIB</a>;</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">// transformInstruction - Perform the transformation of an instruction</i></td></tr>
<tr><th id="285">285</th><td><i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">// to its equivalant AdvSIMD scalar instruction. Update inputs and outputs</i></td></tr>
<tr><th id="286">286</th><td><i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">// to be the correct register class, minimizing cross-class copies.</i></td></tr>
<tr><th id="287">287</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AdvSIMDScalar::transformInstruction' data-type='void (anonymous namespace)::AArch64AdvSIMDScalar::transformInstruction(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">transformInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="40MI">MI</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-simd-scalar&quot;)) { dbgs() &lt;&lt; &quot;Scalar transform: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scalar transform: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="41MBB">MBB</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42OldOpc" title='OldOpc' data-type='unsigned int' data-ref="42OldOpc">OldOpc</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="292">292</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43NewOpc" title='NewOpc' data-type='unsigned int' data-ref="43NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZL18getTransformOpcodej" title='getTransformOpcode' data-use='c' data-ref="_ZL18getTransformOpcodej">getTransformOpcode</a>(<a class="local col2 ref" href="#42OldOpc" title='OldOpc' data-ref="42OldOpc">OldOpc</a>);</td></tr>
<tr><th id="293">293</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldOpc != NewOpc &amp;&amp; &quot;transform an instruction to itself?!&quot;) ? void (0) : __assert_fail (&quot;OldOpc != NewOpc &amp;&amp; \&quot;transform an instruction to itself?!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp&quot;, 293, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#42OldOpc" title='OldOpc' data-ref="42OldOpc">OldOpc</a> != <a class="local col3 ref" href="#43NewOpc" title='NewOpc' data-ref="43NewOpc">NewOpc</a> &amp;&amp; <q>"transform an instruction to itself?!"</q>);</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i>// Check if we need a copy for the source registers.</i></td></tr>
<tr><th id="296">296</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44OrigSrc0" title='OrigSrc0' data-type='unsigned int' data-ref="44OrigSrc0">OrigSrc0</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="297">297</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45OrigSrc1" title='OrigSrc1' data-type='unsigned int' data-ref="45OrigSrc1">OrigSrc1</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="298">298</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46Src0" title='Src0' data-type='unsigned int' data-ref="46Src0">Src0</dfn> = <var>0</var>, <dfn class="local col7 decl" id="47SubReg0" title='SubReg0' data-type='unsigned int' data-ref="47SubReg0">SubReg0</dfn>;</td></tr>
<tr><th id="299">299</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48Src1" title='Src1' data-type='unsigned int' data-ref="48Src1">Src1</dfn> = <var>0</var>, <dfn class="local col9 decl" id="49SubReg1" title='SubReg1' data-type='unsigned int' data-ref="49SubReg1">SubReg1</dfn>;</td></tr>
<tr><th id="300">300</th><td>  <em>bool</em> <dfn class="local col0 decl" id="50KillSrc0" title='KillSrc0' data-type='bool' data-ref="50KillSrc0">KillSrc0</dfn> = <b>false</b>, <dfn class="local col1 decl" id="51KillSrc1" title='KillSrc1' data-type='bool' data-ref="51KillSrc1">KillSrc1</dfn> = <b>false</b>;</td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col4 ref" href="#44OrigSrc0" title='OrigSrc0' data-ref="44OrigSrc0">OrigSrc0</a>)) {</td></tr>
<tr><th id="302">302</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="local col2 decl" id="52Def" title='Def' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="52Def">Def</dfn> =</td></tr>
<tr><th id="303">303</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col4 ref" href="#44OrigSrc0" title='OrigSrc0' data-ref="44OrigSrc0">OrigSrc0</a>);</td></tr>
<tr><th id="304">304</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; &quot;Multiple def in SSA!&quot;) ? void (0) : __assert_fail (&quot;std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; \&quot;Multiple def in SSA!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp&quot;, 304, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb0ELb1ELb0ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#52Def" title='Def' data-ref="52Def">Def</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>() &amp;&amp; <q>"Multiple def in SSA!"</q>);</td></tr>
<tr><th id="305">305</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="53MOSrc0" title='MOSrc0' data-type='llvm::MachineOperand *' data-ref="53MOSrc0">MOSrc0</dfn> = <a class="tu ref" href="#_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj" title='getSrcFromCopy' data-use='c' data-ref="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">getSrcFromCopy</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col2 ref" href="#52Def" title='Def' data-ref="52Def">Def</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>, <span class='refarg'><a class="local col7 ref" href="#47SubReg0" title='SubReg0' data-ref="47SubReg0">SubReg0</a></span>);</td></tr>
<tr><th id="306">306</th><td>    <i>// If there are no other users of the original source, we can delete</i></td></tr>
<tr><th id="307">307</th><td><i>    // that instruction.</i></td></tr>
<tr><th id="308">308</th><td>    <b>if</b> (<a class="local col3 ref" href="#53MOSrc0" title='MOSrc0' data-ref="53MOSrc0">MOSrc0</a>) {</td></tr>
<tr><th id="309">309</th><td>      <a class="local col6 ref" href="#46Src0" title='Src0' data-ref="46Src0">Src0</a> = <a class="local col3 ref" href="#53MOSrc0" title='MOSrc0' data-ref="53MOSrc0">MOSrc0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="310">310</th><td>      <a class="local col0 ref" href="#50KillSrc0" title='KillSrc0' data-ref="50KillSrc0">KillSrc0</a> = <a class="local col3 ref" href="#53MOSrc0" title='MOSrc0' data-ref="53MOSrc0">MOSrc0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="311">311</th><td>      <i>// Src0 is going to be reused, thus, it cannot be killed anymore.</i></td></tr>
<tr><th id="312">312</th><td>      <a class="local col3 ref" href="#53MOSrc0" title='MOSrc0' data-ref="53MOSrc0">MOSrc0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="313">313</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#44OrigSrc0" title='OrigSrc0' data-ref="44OrigSrc0">OrigSrc0</a>)) {</td></tr>
<tr><th id="314">314</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MOSrc0 &amp;&amp; &quot;Can&apos;t delete copy w/o a valid original source!&quot;) ? void (0) : __assert_fail (&quot;MOSrc0 &amp;&amp; \&quot;Can&apos;t delete copy w/o a valid original source!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#53MOSrc0" title='MOSrc0' data-ref="53MOSrc0">MOSrc0</a> &amp;&amp; <q>"Can't delete copy w/o a valid original source!"</q>);</td></tr>
<tr><th id="315">315</th><td>        <a class="local col2 ref" href="#52Def" title='Def' data-ref="52Def">Def</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="316">316</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumCopiesDeleted' data-ref="NumCopiesDeleted">NumCopiesDeleted</a>;</td></tr>
<tr><th id="317">317</th><td>      }</td></tr>
<tr><th id="318">318</th><td>    }</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col5 ref" href="#45OrigSrc1" title='OrigSrc1' data-ref="45OrigSrc1">OrigSrc1</a>)) {</td></tr>
<tr><th id="321">321</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="local col4 decl" id="54Def" title='Def' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="54Def">Def</dfn> =</td></tr>
<tr><th id="322">322</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col5 ref" href="#45OrigSrc1" title='OrigSrc1' data-ref="45OrigSrc1">OrigSrc1</a>);</td></tr>
<tr><th id="323">323</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; &quot;Multiple def in SSA!&quot;) ? void (0) : __assert_fail (&quot;std::next(Def) == MRI-&gt;def_instr_end() &amp;&amp; \&quot;Multiple def in SSA!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp&quot;, 323, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1059" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb0ELb1ELb0ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#54Def" title='Def' data-ref="54Def">Def</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>() &amp;&amp; <q>"Multiple def in SSA!"</q>);</td></tr>
<tr><th id="324">324</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="55MOSrc1" title='MOSrc1' data-type='llvm::MachineOperand *' data-ref="55MOSrc1">MOSrc1</dfn> = <a class="tu ref" href="#_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj" title='getSrcFromCopy' data-use='c' data-ref="_ZL14getSrcFromCopyPN4llvm12MachineInstrEPKNS_19MachineRegisterInfoERj">getSrcFromCopy</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col4 ref" href="#54Def" title='Def' data-ref="54Def">Def</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>, <span class='refarg'><a class="local col9 ref" href="#49SubReg1" title='SubReg1' data-ref="49SubReg1">SubReg1</a></span>);</td></tr>
<tr><th id="325">325</th><td>    <i>// If there are no other users of the original source, we can delete</i></td></tr>
<tr><th id="326">326</th><td><i>    // that instruction.</i></td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (<a class="local col5 ref" href="#55MOSrc1" title='MOSrc1' data-ref="55MOSrc1">MOSrc1</a>) {</td></tr>
<tr><th id="328">328</th><td>      <a class="local col8 ref" href="#48Src1" title='Src1' data-ref="48Src1">Src1</a> = <a class="local col5 ref" href="#55MOSrc1" title='MOSrc1' data-ref="55MOSrc1">MOSrc1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="329">329</th><td>      <a class="local col1 ref" href="#51KillSrc1" title='KillSrc1' data-ref="51KillSrc1">KillSrc1</a> = <a class="local col5 ref" href="#55MOSrc1" title='MOSrc1' data-ref="55MOSrc1">MOSrc1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="330">330</th><td>      <i>// Src0 is going to be reused, thus, it cannot be killed anymore.</i></td></tr>
<tr><th id="331">331</th><td>      <a class="local col5 ref" href="#55MOSrc1" title='MOSrc1' data-ref="55MOSrc1">MOSrc1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col5 ref" href="#45OrigSrc1" title='OrigSrc1' data-ref="45OrigSrc1">OrigSrc1</a>)) {</td></tr>
<tr><th id="333">333</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MOSrc1 &amp;&amp; &quot;Can&apos;t delete copy w/o a valid original source!&quot;) ? void (0) : __assert_fail (&quot;MOSrc1 &amp;&amp; \&quot;Can&apos;t delete copy w/o a valid original source!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp&quot;, 333, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#55MOSrc1" title='MOSrc1' data-ref="55MOSrc1">MOSrc1</a> &amp;&amp; <q>"Can't delete copy w/o a valid original source!"</q>);</td></tr>
<tr><th id="334">334</th><td>        <a class="local col4 ref" href="#54Def" title='Def' data-ref="54Def">Def</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="335">335</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumCopiesDeleted' data-ref="NumCopiesDeleted">NumCopiesDeleted</a>;</td></tr>
<tr><th id="336">336</th><td>      }</td></tr>
<tr><th id="337">337</th><td>    }</td></tr>
<tr><th id="338">338</th><td>  }</td></tr>
<tr><th id="339">339</th><td>  <i>// If we weren't able to reference the original source directly, create a</i></td></tr>
<tr><th id="340">340</th><td><i>  // copy.</i></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (!<a class="local col6 ref" href="#46Src0" title='Src0' data-ref="46Src0">Src0</a>) {</td></tr>
<tr><th id="342">342</th><td>    <a class="local col7 ref" href="#47SubReg0" title='SubReg0' data-ref="47SubReg0">SubReg0</a> = <var>0</var>;</td></tr>
<tr><th id="343">343</th><td>    Src0 = MRI-&gt;createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>);</td></tr>
<tr><th id="344">344</th><td>    <a class="tu ref" href="#_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb" title='insertCopy' data-use='c' data-ref="_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb">insertCopy</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::TII" title='(anonymous namespace)::AArch64AdvSIMDScalar::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::TII">TII</a>, <span class='refarg'><a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a></span>, <a class="local col6 ref" href="#46Src0" title='Src0' data-ref="46Src0">Src0</a>, <a class="local col4 ref" href="#44OrigSrc0" title='OrigSrc0' data-ref="44OrigSrc0">OrigSrc0</a>, <a class="local col0 ref" href="#50KillSrc0" title='KillSrc0' data-ref="50KillSrc0">KillSrc0</a>);</td></tr>
<tr><th id="345">345</th><td>    <a class="local col0 ref" href="#50KillSrc0" title='KillSrc0' data-ref="50KillSrc0">KillSrc0</a> = <b>true</b>;</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td>  <b>if</b> (!<a class="local col8 ref" href="#48Src1" title='Src1' data-ref="48Src1">Src1</a>) {</td></tr>
<tr><th id="348">348</th><td>    <a class="local col9 ref" href="#49SubReg1" title='SubReg1' data-ref="49SubReg1">SubReg1</a> = <var>0</var>;</td></tr>
<tr><th id="349">349</th><td>    Src1 = MRI-&gt;createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>);</td></tr>
<tr><th id="350">350</th><td>    <a class="tu ref" href="#_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb" title='insertCopy' data-use='c' data-ref="_ZL10insertCopyPKN4llvm15TargetInstrInfoERNS_12MachineInstrEjjb">insertCopy</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::TII" title='(anonymous namespace)::AArch64AdvSIMDScalar::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::TII">TII</a>, <span class='refarg'><a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a></span>, <a class="local col8 ref" href="#48Src1" title='Src1' data-ref="48Src1">Src1</a>, <a class="local col5 ref" href="#45OrigSrc1" title='OrigSrc1' data-ref="45OrigSrc1">OrigSrc1</a>, <a class="local col1 ref" href="#51KillSrc1" title='KillSrc1' data-ref="51KillSrc1">KillSrc1</a>);</td></tr>
<tr><th id="351">351</th><td>    <a class="local col1 ref" href="#51KillSrc1" title='KillSrc1' data-ref="51KillSrc1">KillSrc1</a> = <b>true</b>;</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i>// Create a vreg for the destination.</i></td></tr>
<tr><th id="355">355</th><td><i>  // FIXME: No need to do this if the ultimate user expects an FPR64.</i></td></tr>
<tr><th id="356">356</th><td><i>  // Check for that and avoid the copy if possible.</i></td></tr>
<tr><th id="357">357</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56Dst" title='Dst' data-type='unsigned int' data-ref="56Dst">Dst</dfn> = MRI-&gt;createVirtualRegister(&amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>);</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <i>// For now, all of the new instructions have the same simple three-register</i></td></tr>
<tr><th id="360">360</th><td><i>  // form, so no need to special case based on what instruction we're</i></td></tr>
<tr><th id="361">361</th><td><i>  // building.</i></td></tr>
<tr><th id="362">362</th><td>  BuildMI(*MBB, MI, MI.getDebugLoc(), TII-&gt;get(NewOpc), Dst)</td></tr>
<tr><th id="363">363</th><td>      .addReg(Src0, getKillRegState(KillSrc0), SubReg0)</td></tr>
<tr><th id="364">364</th><td>      .addReg(Src1, getKillRegState(KillSrc1), SubReg1);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// Now copy the result back out to a GPR.</i></td></tr>
<tr><th id="367">367</th><td><i>  // FIXME: Try to avoid this if all uses could actually just use the FPR64</i></td></tr>
<tr><th id="368">368</th><td><i>  // directly.</i></td></tr>
<tr><th id="369">369</th><td>  insertCopy(TII, MI, MI.getOperand(<var>0</var>).getReg(), Dst, <b>true</b>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <i>// Erase the old instruction.</i></td></tr>
<tr><th id="372">372</th><td>  <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#58" title='NumScalarInsnsUsed' data-ref="NumScalarInsnsUsed">NumScalarInsnsUsed</a>;</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE">// processMachineBasicBlock - Main optimzation loop.</i></td></tr>
<tr><th id="378">378</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64AdvSIMDScalar::processMachineBasicBlock' data-type='bool (anonymous namespace)::AArch64AdvSIMDScalar::processMachineBasicBlock(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE">processMachineBasicBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="57MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="57MBB">MBB</dfn>) {</td></tr>
<tr><th id="379">379</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58Changed" title='Changed' data-type='bool' data-ref="58Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="380">380</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="59I" title='I' data-type='MachineBasicBlock::iterator' data-ref="59I">I</dfn> = <a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="60E" title='E' data-type='MachineBasicBlock::iterator' data-ref="60E">E</dfn> = <a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E">E</a>;) {</td></tr>
<tr><th id="381">381</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="61MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#59I" title='I' data-ref="59I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="382">382</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AdvSIMDScalar::isProfitableToTransform' data-use='c' data-ref="_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE">isProfitableToTransform</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>)) {</td></tr>
<tr><th id="383">383</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64AdvSIMDScalar::transformInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE">transformInstruction</a>(<span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>);</td></tr>
<tr><th id="384">384</th><td>      <a class="local col8 ref" href="#58Changed" title='Changed' data-ref="58Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td>  <b>return</b> <a class="local col8 ref" href="#58Changed" title='Changed' data-ref="58Changed">Changed</a>;</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i  data-doc="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20runOnMachineFunctionERN4llvm15MachineFunctionE">// runOnMachineFunction - Pass entry point from PassManager.</i></td></tr>
<tr><th id="391">391</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64AdvSIMDScalar::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64AdvSIMDScalar::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="62mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="62mf">mf</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="local col3 decl" id="63Changed" title='Changed' data-type='bool' data-ref="63Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="393">393</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-simd-scalar&quot;)) { dbgs() &lt;&lt; &quot;***** AArch64AdvSIMDScalar *****\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***** AArch64AdvSIMDScalar *****\n"</q>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col2 ref" href="#62mf" title='mf' data-ref="62mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::MRI" title='(anonymous namespace)::AArch64AdvSIMDScalar::MRI' data-use='w' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::MRI">MRI</a> = &amp;<a class="local col2 ref" href="#62mf" title='mf' data-ref="62mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="399">399</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64AdvSIMDScalar::TII" title='(anonymous namespace)::AArch64AdvSIMDScalar::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar::TII">TII</a> = <a class="local col2 ref" href="#62mf" title='mf' data-ref="62mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// Just check things on a one-block-at-a-time basis.</i></td></tr>
<tr><th id="402">402</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col4 decl" id="64I" title='I' data-type='MachineFunction::iterator' data-ref="64I">I</dfn> = <a class="local col2 ref" href="#62mf" title='mf' data-ref="62mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col5 decl" id="65E" title='E' data-type='MachineFunction::iterator' data-ref="65E">E</dfn> = <a class="local col2 ref" href="#62mf" title='mf' data-ref="62mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col5 ref" href="#65E" title='E' data-ref="65E">E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>)</td></tr>
<tr><th id="403">403</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64AdvSIMDScalar::processMachineBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar24processMachineBasicBlockEPN4llvm17MachineBasicBlockE">processMachineBasicBlock</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#64I" title='I' data-ref="64I">I</a>))</td></tr>
<tr><th id="404">404</th><td>      <a class="local col3 ref" href="#63Changed" title='Changed' data-ref="63Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="405">405</th><td>  <b>return</b> <a class="local col3 ref" href="#63Changed" title='Changed' data-ref="63Changed">Changed</a>;</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i>// createAArch64AdvSIMDScalar - Factory function used by AArch64TargetMachine</i></td></tr>
<tr><th id="409">409</th><td><i>// to add the pass to the PassManager.</i></td></tr>
<tr><th id="410">410</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createAArch64AdvSIMDScalarEv" title='llvm::createAArch64AdvSIMDScalar' data-ref="_ZN4llvm26createAArch64AdvSIMDScalarEv">createAArch64AdvSIMDScalar</dfn>() {</td></tr>
<tr><th id="411">411</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64AdvSIMDScalar" title='(anonymous namespace)::AArch64AdvSIMDScalar' data-ref="(anonymousnamespace)::AArch64AdvSIMDScalar">AArch64AdvSIMDScalar</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120AArch64AdvSIMDScalarC1Ev" title='(anonymous namespace)::AArch64AdvSIMDScalar::AArch64AdvSIMDScalar' data-use='c' data-ref="_ZN12_GLOBAL__N_120AArch64AdvSIMDScalarC1Ev">(</a>);</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
