cocci_test_suite() {
	ktime_t cocci_id/* drivers/clk/qcom/gdsc.c 96 */;
	bool cocci_id/* drivers/clk/qcom/gdsc.c 87 */;
	u32 cocci_id/* drivers/clk/qcom/gdsc.c 54 */;
	unsigned int cocci_id/* drivers/clk/qcom/gdsc.c 53 */;
	enum gdsc_status cocci_id/* drivers/clk/qcom/gdsc.c 51 */;
	enum gdsc_status{GDSC_OFF, GDSC_ON,} cocci_id/* drivers/clk/qcom/gdsc.c 45 */;
	struct gdsc cocci_id/* drivers/clk/qcom/gdsc.c 43 */;
	size_t cocci_id/* drivers/clk/qcom/gdsc.c 363 */;
	struct gdsc **cocci_id/* drivers/clk/qcom/gdsc.c 362 */;
	struct device *cocci_id/* drivers/clk/qcom/gdsc.c 361 */;
	struct genpd_onecell_data *cocci_id/* drivers/clk/qcom/gdsc.c 360 */;
	struct reset_controller_dev *cocci_id/* drivers/clk/qcom/gdsc.c 357 */;
	struct regmap *cocci_id/* drivers/clk/qcom/gdsc.c 357 */;
	struct gdsc_desc *cocci_id/* drivers/clk/qcom/gdsc.c 356 */;
	struct generic_pm_domain *cocci_id/* drivers/clk/qcom/gdsc.c 260 */;
	struct gdsc *cocci_id/* drivers/clk/qcom/gdsc.c 191 */;
	void cocci_id/* drivers/clk/qcom/gdsc.c 191 */;
	int cocci_id/* drivers/clk/qcom/gdsc.c 158 */;
}
