
ubuntu-preinstalled/codepage:     file format elf32-littlearm


Disassembly of section .init:

00000910 <.init>:
 910:	push	{r3, lr}
 914:	bl	bf4 <abort@plt+0x1d4>
 918:	pop	{r3, pc}

Disassembly of section .plt:

0000091c <strcmp@plt-0x14>:
 91c:	push	{lr}		; (str lr, [sp, #-4]!)
 920:	ldr	lr, [pc, #4]	; 92c <strcmp@plt-0x4>
 924:	add	lr, pc, lr
 928:	ldr	pc, [lr, #8]!
 92c:	andeq	r1, r1, ip, lsl r6

00000930 <strcmp@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1564]!	; 0x61c

0000093c <__cxa_finalize@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1556]!	; 0x614

00000948 <strtol@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1548]!	; 0x60c

00000954 <fopen@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1540]!	; 0x604

00000960 <free@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1532]!	; 0x5fc

0000096c <ftell@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1524]!	; 0x5f4

00000978 <__stack_chk_fail@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1516]!	; 0x5ec

00000984 <fwrite@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1508]!	; 0x5e4

00000990 <fread@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #69632	; 0x11000
 998:	ldr	pc, [ip, #1500]!	; 0x5dc

0000099c <puts@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #69632	; 0x11000
 9a4:	ldr	pc, [ip, #1492]!	; 0x5d4

000009a8 <malloc@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #69632	; 0x11000
 9b0:	ldr	pc, [ip, #1484]!	; 0x5cc

000009b4 <__libc_start_main@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #69632	; 0x11000
 9bc:	ldr	pc, [ip, #1476]!	; 0x5c4

000009c0 <__gmon_start__@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #69632	; 0x11000
 9c8:	ldr	pc, [ip, #1468]!	; 0x5bc

000009cc <exit@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #69632	; 0x11000
 9d4:	ldr	pc, [ip, #1460]!	; 0x5b4

000009d8 <getopt@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #69632	; 0x11000
 9e0:	ldr	pc, [ip, #1452]!	; 0x5ac

000009e4 <__sprintf_chk@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #69632	; 0x11000
 9ec:	ldr	pc, [ip, #1444]!	; 0x5a4

000009f0 <putchar@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #69632	; 0x11000
 9f8:	ldr	pc, [ip, #1436]!	; 0x59c

000009fc <__printf_chk@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #69632	; 0x11000
 a04:	ldr	pc, [ip, #1428]!	; 0x594

00000a08 <fclose@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #69632	; 0x11000
 a10:	ldr	pc, [ip, #1420]!	; 0x58c

00000a14 <fseek@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #69632	; 0x11000
 a1c:	ldr	pc, [ip, #1412]!	; 0x584

00000a20 <abort@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #69632	; 0x11000
 a28:	ldr	pc, [ip, #1404]!	; 0x57c

Disassembly of section .text:

00000a2c <.text>:
     a2c:	svcmi	0x00f0e92d
     a30:			; <UNDEFINED> instruction: 0xf8df2801
     a34:	addlt	sl, r3, r4, asr #2
     a38:	vqshl.u8	q10, q13, q8
     a3c:	strmi	r8, [sp], -pc, lsl #1
     a40:	svcmi	0x004f494e
     a44:	cdpmi	2, 4, cr2, cr15, cr0, {0}
     a48:			; <UNDEFINED> instruction: 0xf85a4604
     a4c:	stccs	0, cr8, [r2], {1}
     a50:	stmdbmi	lr, {r0, r2, r3, r6, fp, lr}^
     a54:	andcs	pc, r0, r8, asr #17
     a58:	andcc	pc, r7, sl, asr r8	; <UNPREDICTABLE>
     a5c:	movwls	r6, #4122	; 0x101a
     a60:	andlt	pc, r6, sl, asr r8	; <UNPREDICTABLE>
     a64:	andcs	pc, r0, fp, asr #17
     a68:	andvc	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     a6c:			; <UNDEFINED> instruction: 0xf85a603a
     a70:	movwls	r3, #1
     a74:	rsble	r6, r1, sl, lsl r0
     a78:			; <UNDEFINED> instruction: 0xf04f4e45
     a7c:	ldrbtmi	r0, [lr], #-2305	; 0xfffff6ff
     a80:			; <UNDEFINED> instruction: 0x46294632
     a84:			; <UNDEFINED> instruction: 0xf7ff4620
     a88:	stmdacs	r1!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
     a8c:	mcrrle	0, 4, sp, r3, cr14
     a90:	teqle	fp, r3, asr #24
     a94:			; <UNDEFINED> instruction: 0xf85a4a3f
     a98:			; <UNDEFINED> instruction: 0xf8d99002
     a9c:	adcmi	r2, r2, #0
     aa0:	ldmdbmi	sp!, {r2, r3, r4, r6, r9, fp, ip, lr, pc}
     aa4:	eoreq	pc, r2, r5, asr r8	; <UNPREDICTABLE>
     aa8:			; <UNDEFINED> instruction: 0xf7ff4479
     aac:	bmi	efc804 <in@@Base+0xeea774>
     ab0:	andvs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
     ab4:	eorsvs	r4, r0, r3, lsl #13
     ab8:	suble	r2, r3, r0, lsl #16
     abc:	ldrdcs	pc, [r0], -r9
     ac0:			; <UNDEFINED> instruction: 0xf8c93201
     ac4:	adcmi	r2, r2, #0
     ac8:	stccc	0, cr13, [r1], {18}
     acc:	smlaltble	r4, r5, r2, r2
     ad0:	ldmdavs	r9, {r8, r9, fp, ip, pc}
     ad4:	cmple	r1, r0, lsl #18
     ad8:	eoreq	pc, r2, r5, asr r8	; <UNPREDICTABLE>
     adc:			; <UNDEFINED> instruction: 0xf7ff220a
     ae0:	bmi	bfc7b8 <in@@Base+0xbea728>
     ae4:			; <UNDEFINED> instruction: 0xf85a2101
     ae8:			; <UNDEFINED> instruction: 0xf8c82002
     aec:	andshi	r1, r0, r0
     af0:	ldmiblt	sl!, {r1, r3, r4, r5, fp, sp, lr}^
     af4:	blx	fe73cafc <in@@Base+0xfe72aa6c>
     af8:	ldrdmi	pc, [r0], -r8
     afc:	ldmdavs	r0!, {r2, r7, r8, r9, fp, ip, sp, pc}
     b00:	svc	0x0082f7ff
     b04:	andlt	r4, r3, r0, lsr #12
     b08:	svchi	0x00f0e8bd
     b0c:			; <UNDEFINED> instruction: 0xd125284c
     b10:			; <UNDEFINED> instruction: 0xf8c39b01
     b14:	ldr	r9, [r3, r0]!
     b18:	tstle	r2, r3, ror #16
     b1c:	andls	pc, r0, r7, asr #17
     b20:	stmdacs	ip!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
     b24:			; <UNDEFINED> instruction: 0xf8cbd11a
     b28:	str	r9, [r9, r0]!
     b2c:			; <UNDEFINED> instruction: 0xf8c39b00
     b30:	str	r9, [r5, r0]!
     b34:			; <UNDEFINED> instruction: 0xf0002000
     b38:	ldrb	pc, [sp, r1, asr #17]	; <UNPREDICTABLE>
     b3c:			; <UNDEFINED> instruction: 0xf8cb2201
     b40:	str	r2, [r7, r0]!
     b44:	ldrdcc	pc, [r0], -r9
     b48:	ldmdbmi	r6, {r0, sp}
     b4c:	eorcs	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     b50:			; <UNDEFINED> instruction: 0xf7ff4479
     b54:	usaxmi	lr, r8, r4
     b58:	svc	0x0038f7ff
     b5c:	blx	10bcb66 <in@@Base+0x10aaad6>
     b60:	andcs	r4, r1, pc, lsl #20
     b64:			; <UNDEFINED> instruction: 0xf85a4910
     b68:	ldrbtmi	r3, [r9], #-2
     b6c:			; <UNDEFINED> instruction: 0xf7ff881a
     b70:	andcs	lr, r1, r6, asr #30
     b74:	svc	0x002af7ff
     b78:	andeq	r1, r1, ip, lsl #10
     b7c:	andeq	r0, r0, ip, ror r0
     b80:	andeq	r0, r0, r4, ror r0
     b84:	andeq	r0, r0, r0, lsl #1
     b88:	muleq	r0, ip, r0
     b8c:	andeq	r0, r0, ip, lsl #1
     b90:	andeq	r0, r0, lr, lsr sp
     b94:	andeq	r0, r0, r4, lsl #1
     b98:	andeq	r0, r0, ip, lsl sp
     b9c:	strheq	r0, [r0], -r4
     ba0:	andeq	r0, r0, r4, lsr #1
     ba4:	andeq	r0, r0, r8, lsl #17
     ba8:	andeq	r0, r0, lr, asr ip
     bac:	bleq	3ccf0 <in@@Base+0x2ac60>
     bb0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     bb4:	strbtmi	fp, [sl], -r2, lsl #24
     bb8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     bbc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     bc0:	ldrmi	sl, [sl], #776	; 0x308
     bc4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     bc8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     bcc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     bd0:			; <UNDEFINED> instruction: 0xf85a4b06
     bd4:	stmdami	r6, {r0, r1, ip, sp}
     bd8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     bdc:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     be0:	svc	0x001ef7ff
     be4:	andeq	r1, r1, r4, ror #6
     be8:	andeq	r0, r0, r0, rrx
     bec:	muleq	r0, r0, r0
     bf0:	andeq	r0, r0, r0, lsr #1
     bf4:	ldr	r3, [pc, #20]	; c10 <abort@plt+0x1f0>
     bf8:	ldr	r2, [pc, #20]	; c14 <abort@plt+0x1f4>
     bfc:	add	r3, pc, r3
     c00:	ldr	r2, [r3, r2]
     c04:	cmp	r2, #0
     c08:	bxeq	lr
     c0c:	b	9c0 <__gmon_start__@plt>
     c10:	andeq	r1, r1, r4, asr #6
     c14:	andeq	r0, r0, r8, lsl #1
     c18:	blmi	1d2c38 <in@@Base+0x1c0ba8>
     c1c:	bmi	1d1e04 <in@@Base+0x1bfd74>
     c20:	addmi	r4, r3, #2063597568	; 0x7b000000
     c24:	andle	r4, r3, sl, ror r4
     c28:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     c2c:	ldrmi	fp, [r8, -r3, lsl #2]
     c30:	svclt	0x00004770
     c34:	andeq	r1, r1, r8, ror #7
     c38:	andeq	r1, r1, r4, ror #7
     c3c:	andeq	r1, r1, r0, lsr #6
     c40:	andeq	r0, r0, r0, ror r0
     c44:	blmi	252c6c <in@@Base+0x240bdc>
     c48:	bmi	251e30 <in@@Base+0x23fda0>
     c4c:	bne	651e40 <in@@Base+0x63fdb0>
     c50:	addne	r4, r9, sl, ror r4
     c54:	bicsvc	lr, r1, r1, lsl #22
     c58:	andle	r1, r3, r9, asr #32
     c5c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     c60:	ldrmi	fp, [r8, -r3, lsl #2]
     c64:	svclt	0x00004770
     c68:			; <UNDEFINED> instruction: 0x000113bc
     c6c:			; <UNDEFINED> instruction: 0x000113b8
     c70:	strdeq	r1, [r1], -r4
     c74:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     c78:	blmi	2ae0a0 <in@@Base+0x29c010>
     c7c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     c80:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     c84:	blmi	26f238 <in@@Base+0x25d1a8>
     c88:	ldrdlt	r5, [r3, -r3]!
     c8c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     c90:			; <UNDEFINED> instruction: 0xf7ff6818
     c94:			; <UNDEFINED> instruction: 0xf7ffee54
     c98:	blmi	1c0b9c <in@@Base+0x1aeb0c>
     c9c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     ca0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     ca4:	andeq	r1, r1, r6, lsl #7
     ca8:	andeq	r1, r1, r4, asr #5
     cac:	andeq	r0, r0, ip, rrx
     cb0:	andeq	r1, r1, r2, ror r3
     cb4:	andeq	r1, r1, r6, ror #6
     cb8:	svclt	0x0000e7c4
     cbc:	svcmi	0x00f0e92d
     cc0:	ldcmi	0, cr11, [ip], #588	; 0x24c
     cc4:	ldcmi	6, cr4, [ip, #24]!
     cc8:	ldrbtmi	r2, [ip], #-540	; 0xfffffde4
     ccc:	blmi	fef12fc0 <in@@Base+0xfef00f30>
     cd0:	stmdbpl	r5!, {r0, r8, sp}^
     cd4:	stmdavs	sp!, {r0, r1, r2, r8, sl, ip, pc}
     cd8:	stmdapl	r7!, {r0, r4, r8, sl, ip, pc}
     cdc:	ldmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
     ce0:			; <UNDEFINED> instruction: 0xf7ff4628
     ce4:	ldmdacs	ip, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
     ce8:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
     cec:			; <UNDEFINED> instruction: 0xf8544bb5
     cf0:			; <UNDEFINED> instruction: 0xf8d99003
     cf4:	blcs	ccfc <_IO_stdin_used@@Base+0xba64>
     cf8:	adchi	pc, pc, r0, asr #32
     cfc:	stmiapl	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}^
     d00:	blcs	1ad74 <in@@Base+0x8ce4>
     d04:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
     d08:	stmiapl	r3!, {r4, r5, r7, r8, r9, fp, lr}^
     d0c:	ldmdavs	fp, {r3, r8, r9, ip, pc}
     d10:	blmi	febef304 <in@@Base+0xfebdd274>
     d14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     d18:	blmi	febad1cc <in@@Base+0xfeb9b13c>
     d1c:	stmiapl	r3!, {r1, r3, r5, r9, fp, pc}^
     d20:	addsmi	r8, sl, #1769472	; 0x1b0000
     d24:	blmi	feb34d40 <in@@Base+0xfeb22cb0>
     d28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     d2c:			; <UNDEFINED> instruction: 0xf0002b00
     d30:	ldmdavs	r8!, {r0, r1, r7, pc}
     d34:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     d38:	addmi	r6, r1, #2768896	; 0x2a4000
     d3c:	blmi	fe9b4d74 <in@@Base+0xfe9a2ce4>
     d40:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     d44:			; <UNDEFINED> instruction: 0xf8d9b943
     d48:	blcs	cd50 <_IO_stdin_used@@Base+0xbab8>
     d4c:	sbcshi	pc, r2, r0, asr #32
     d50:	ldmdavs	r8!, {r9, sp}
     d54:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
     d58:	andcs	r4, r6, #160, 16	; 0xa00000
     d5c:	tstcs	r1, fp, lsr r8
     d60:	andhi	pc, r0, r4, asr r8	; <UNPREDICTABLE>
     d64:			; <UNDEFINED> instruction: 0xf7ff4640
     d68:	stmdacs	r6, {r2, r4, r9, sl, fp, sp, lr, pc}
     d6c:	rscshi	pc, sp, r0, asr #32
     d70:			; <UNDEFINED> instruction: 0xf8b84b95
     d74:	stmiapl	r3!, {r1, sp}^
     d78:	blcs	1adec <in@@Base+0x8d5c>
     d7c:	addhi	pc, lr, r0, asr #32
     d80:	subsle	r2, r9, r0, lsl #20
     d84:	stmiapl	r3!, {r2, r4, r7, r8, r9, fp, lr}^
     d88:	movwls	r6, #43035	; 0xa81b
     d8c:			; <UNDEFINED> instruction: 0xf0402b00
     d90:			; <UNDEFINED> instruction: 0xf8b5809b
     d94:			; <UNDEFINED> instruction: 0xf10dc010
     d98:	blmi	fe443a60 <in@@Base+0xfe4319d0>
     d9c:	tstcs	r1, r4, lsl r2
     da0:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
     da4:	andgt	pc, r0, sp, asr #17
     da8:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     dac:	ldrbmi	r4, [r8], -sp, lsl #19
     db0:			; <UNDEFINED> instruction: 0xf7ff4479
     db4:	blmi	fe33c4fc <in@@Base+0xfe32a46c>
     db8:			; <UNDEFINED> instruction: 0xf854465a
     dbc:			; <UNDEFINED> instruction: 0xf8caa003
     dc0:	stmdacs	r0, {}	; <UNPREDICTABLE>
     dc4:	rschi	pc, r3, r0
     dc8:	andcs	r4, r1, r8, lsl #19
     dcc:			; <UNDEFINED> instruction: 0xf7ff4479
     dd0:			; <UNDEFINED> instruction: 0xf8b8ee16
     dd4:	strmi	r1, [r8], -r4
     dd8:			; <UNDEFINED> instruction: 0xf7ff910b
     ddc:	stmdbls	fp, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     de0:	andcs	r6, r1, #3866624	; 0x3b0000
     de4:			; <UNDEFINED> instruction: 0xf7ff9009
     de8:			; <UNDEFINED> instruction: 0xf8daedd4
     dec:	andcs	r3, r1, #0
     df0:			; <UNDEFINED> instruction: 0x4628211c
     df4:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     df8:	ldrdcc	pc, [r0], -sl
     dfc:	tstcs	r6, r1, lsl #4
     e00:			; <UNDEFINED> instruction: 0xf7ff4640
     e04:			; <UNDEFINED> instruction: 0xf8daedc0
     e08:	stmdals	r9, {ip, sp}
     e0c:			; <UNDEFINED> instruction: 0xf8b82101
     e10:			; <UNDEFINED> instruction: 0xf7ff2004
     e14:			; <UNDEFINED> instruction: 0xf8b8edb8
     e18:	addmi	r3, r3, #4
     e1c:	adcshi	pc, pc, r0, asr #32
     e20:	ldrdeq	pc, [r0], -sl
     e24:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
     e28:			; <UNDEFINED> instruction: 0xf7ff9809
     e2c:	blmi	1a3c49c <in@@Base+0x1a2a40c>
     e30:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
     e34:	cmnle	r6, r0, lsl #22
     e38:	ldrdmi	pc, [r2], -r5
     e3c:	blcs	47fd0 <in@@Base+0x35f40>
     e40:	andcs	sp, r1, fp, lsr r8
     e44:			; <UNDEFINED> instruction: 0xf0402e00
     e48:	blls	1e10b4 <in@@Base+0x1cf024>
     e4c:	ldmdavs	fp, {r0, r4, r9, fp, ip, pc}
     e50:			; <UNDEFINED> instruction: 0xd17f429a
     e54:	pop	{r0, r1, r4, ip, sp, pc}
     e58:	stmiahi	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
     e5c:	blcs	62f0c <in@@Base+0x50e7c>
     e60:	blcs	b4fb8 <in@@Base+0xa2f28>
     e64:			; <UNDEFINED> instruction: 0xf8dfd064
     e68:	ldrbtmi	lr, [lr], #392	; 0x188
     e6c:	ldrdne	pc, [r2], -r5
     e70:			; <UNDEFINED> instruction: 0xc018f8d5
     e74:	tstls	r4, r8, lsr #20
     e78:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
     e7c:	ldmdbmi	sp, {r0, r8, ip, pc}^
     e80:	andsgt	pc, r4, sp, asr #17
     e84:	ldfeqd	f7, [r2], {5}
     e88:	ldrbtmi	r9, [r9], #-2
     e8c:	and	pc, r0, sp, asr #17
     e90:			; <UNDEFINED> instruction: 0xf8cd2001
     e94:			; <UNDEFINED> instruction: 0xf7ffc00c
     e98:			; <UNDEFINED> instruction: 0xe735edb2
     e9c:	andcs	r4, r1, r6, asr r9
     ea0:			; <UNDEFINED> instruction: 0xf7ff4479
     ea4:	ldmdbmi	r5, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
     ea8:			; <UNDEFINED> instruction: 0x2004f8b8
     eac:	ldrbtmi	r2, [r9], #-1
     eb0:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     eb4:			; <UNDEFINED> instruction: 0x2002f8b8
     eb8:	ldmdavs	r8!, {r1, r5, r6, r8, r9, sl, sp, lr, pc}
     ebc:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     ec0:	ldrdcc	pc, [r2], -r5
     ec4:	smlabble	r1, r3, r2, r4
     ec8:	ldr	r2, [lr, r0]!
     ecc:	ldrdcc	pc, [r0], -r9
     ed0:	blls	22fd24 <in@@Base+0x21dc94>
     ed4:			; <UNDEFINED> instruction: 0xf686fab6
     ed8:	ldmdavs	r8, {r1, r2, r4, r5, r6, r8, fp}
     edc:	svclt	0x00082800
     ee0:	bllt	fe38a6e8 <in@@Base+0xfe378658>
     ee4:	ldrdne	pc, [r2], -r5
     ee8:	ldmdavs	r8!, {r1, r4, r5, r9, sl, lr}
     eec:	ldc	7, cr15, [r2, #1020]	; 0x3fc
     ef0:			; <UNDEFINED> instruction: 0xe7aa4630
     ef4:	stmdbmi	r2, {r0, r1, r3, r9, sl, lr}^
     ef8:	andcs	r4, r1, r2, lsl #12
     efc:			; <UNDEFINED> instruction: 0xf7ff4479
     f00:	stmibvs	r9!, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     f04:	stmdals	sl, {r2, r5, r8, r9, sl, sp, lr, pc}
     f08:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     f0c:	ldrsbt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
     f10:			; <UNDEFINED> instruction: 0xe7ab44fe
     f14:	andcs	r4, r1, ip, lsr r9
     f18:	ldrbtmi	r8, [r9], #-2602	; 0xfffff5d6
     f1c:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     f20:			; <UNDEFINED> instruction: 0xf105493a
     f24:	andcs	r0, r1, r8, lsl #4
     f28:			; <UNDEFINED> instruction: 0xf7ff4479
     f2c:	strbt	lr, [fp], r8, ror #26
     f30:	ldrsb	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
     f34:			; <UNDEFINED> instruction: 0xe79944fe
     f38:			; <UNDEFINED> instruction: 0x46024936
     f3c:	andcs	r4, r1, r3, lsr #12
     f40:			; <UNDEFINED> instruction: 0xf7ff4479
     f44:			; <UNDEFINED> instruction: 0xe7c4ed5c
     f48:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
     f4c:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
     f50:	ldrb	r2, [sl, -r1]!
     f54:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
     f58:			; <UNDEFINED> instruction: 0x46024930
     f5c:	ldrbtmi	r2, [r9], #-1
     f60:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     f64:			; <UNDEFINED> instruction: 0xf7ff2001
     f68:	pushmi	{r1, r4, r5, r8, sl, fp, sp, lr, pc}
     f6c:	andcs	r4, r1, r2, lsl #12
     f70:			; <UNDEFINED> instruction: 0xf7ff4479
     f74:	andcs	lr, r1, r4, asr #26
     f78:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     f7c:	strtmi	r4, [r2], -r9, lsr #18
     f80:	ldrbtmi	r2, [r9], #-1
     f84:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     f88:			; <UNDEFINED> instruction: 0xf7ff2001
     f8c:	stmdbmi	r6!, {r5, r8, sl, fp, sp, lr, pc}
     f90:	ldrbtmi	r2, [r9], #-1
     f94:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     f98:			; <UNDEFINED> instruction: 0xf7ff2001
     f9c:	stmdbmi	r3!, {r3, r4, r8, sl, fp, sp, lr, pc}
     fa0:	ldrbmi	r4, [sl], -r3, lsl #12
     fa4:	ldrbtmi	r2, [r9], #-1
     fa8:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     fac:			; <UNDEFINED> instruction: 0xf7ff2001
     fb0:	svclt	0x0000ed0e
     fb4:	andeq	r1, r1, sl, ror r2
     fb8:	andeq	r0, r0, r8, ror r0
     fbc:	strheq	r0, [r0], -r4
     fc0:	muleq	r0, r4, r0
     fc4:	andeq	r0, r0, r4, ror r0
     fc8:	andeq	r0, r0, r0, lsl #1
     fcc:	andeq	r0, r0, ip, lsl #1
     fd0:	andeq	r0, r0, ip, ror r0
     fd4:	andeq	r0, r0, r4, lsr #1
     fd8:	muleq	r0, ip, r0
     fdc:	andeq	r0, r0, r8, rrx
     fe0:	andeq	r0, r0, sl, lsr #12
     fe4:	andeq	r0, r0, r4, lsr #12
     fe8:	andeq	r0, r0, ip, lsr #1
     fec:	andeq	r0, r0, r8, lsr #12
     ff0:	andeq	r0, r0, lr, lsr r4
     ff4:	andeq	r0, r0, lr, asr #8
     ff8:	strdeq	r0, [r0], -ip
     ffc:	andeq	r0, r0, r6, lsl #10
    1000:	andeq	r0, r0, ip, asr r4
    1004:	andeq	r0, r0, r8, lsl #7
    1008:	andeq	r0, r0, lr, lsl r4
    100c:	andeq	r0, r0, r0, lsr #8
    1010:	andeq	r0, r0, ip, ror #6
    1014:	andeq	r0, r0, r4, lsl r5
    1018:	andeq	r0, r0, r2, lsr #10
    101c:	andeq	r0, r0, lr, asr #6
    1020:	andeq	r0, r0, r0, lsl #8
    1024:	andeq	r0, r0, r6, lsr #9
    1028:	andeq	r0, r0, r6, asr #8
    102c:	andeq	r0, r0, lr, asr r4
    1030:	ldrbmi	lr, [r0, sp, lsr #18]!
    1034:	lfmmi	f2, 2, [r9], {23}
    1038:	ldmdami	r9, {r2, r7, ip, sp, pc}^
    103c:	blmi	1649448 <in@@Base+0x16373b8>
    1040:	stmdapl	r7!, {r2, r3, r4, r5, r6, sl, lr}
    1044:	ldmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    1048:			; <UNDEFINED> instruction: 0xf7ff4628
    104c:	ldmdacs	r7, {r1, r5, r7, sl, fp, sp, lr, pc}
    1050:	addhi	pc, sl, r0, asr #32
    1054:	stmiapl	r6!, {r2, r4, r6, r8, r9, fp, lr}^
    1058:	blcs	1b12c <in@@Base+0x909c>
    105c:	ldmdbmi	r3, {r0, r1, r3, r4, r5, r8, ip, lr, pc}^
    1060:	ldrbtmi	r1, [r9], #-3176	; 0xfffff398
    1064:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1068:			; <UNDEFINED> instruction: 0x4605683b
    106c:			; <UNDEFINED> instruction: 0xf8dfb9c0
    1070:			; <UNDEFINED> instruction: 0xf04fc140
    1074:	stmdami	pc, {r0, r8, fp}^	; <UNPREDICTABLE>
    1078:	ldrbtmi	r4, [ip], #1609	; 0x649
    107c:			; <UNDEFINED> instruction: 0xf8cc2215
    1080:			; <UNDEFINED> instruction: 0xf8549000
    1084:	strbmi	r8, [r0], -r0
    1088:	stc	7, cr15, [r2], {255}	; 0xff
    108c:	cmnle	fp, r5, lsl r8
    1090:	mulcs	r0, r8, r8
    1094:	cmple	r6, r4, lsl #20
    1098:	blcs	1b16c <in@@Base+0x90dc>
    109c:	ldmdavs	fp!, {r1, r2, r4, r5, r8, ip, lr, pc}
    10a0:	andcs	r4, r2, #4521984	; 0x450000
    10a4:	stmdapl	r4!, {r0, r8, sp}
    10a8:			; <UNDEFINED> instruction: 0xf7ff4620
    10ac:	stmdacs	r2, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    10b0:	ldmdavs	r3!, {r0, r4, r6, r8, ip, lr, pc}
    10b4:	blmi	106fd28 <in@@Base+0x105dc98>
    10b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    10bc:	cmple	ip, r0, lsl #22
    10c0:			; <UNDEFINED> instruction: 0xb12c8824
    10c4:	strtmi	r3, [r0], -r1, lsl #24
    10c8:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    10cc:	rscsle	r2, r8, r0, lsl #16
    10d0:	pop	{r2, ip, sp, pc}
    10d4:			; <UNDEFINED> instruction: 0xf8b587f0
    10d8:			; <UNDEFINED> instruction: 0x462bc010
    10dc:			; <UNDEFINED> instruction: 0xf1057ca8
    10e0:			; <UNDEFINED> instruction: 0xf8d50108
    10e4:			; <UNDEFINED> instruction: 0xf813e013
    10e8:	stmib	sp, {r0, r8, r9, fp, sp}^
    10ec:	ldmdbmi	r4!, {sl, fp, ip}
    10f0:	vmlseq.f16	s28, s5, s26	; <UNPREDICTABLE>
    10f4:	ldrbtmi	r2, [r9], #-1
    10f8:	stc	7, cr15, [r0], {255}	; 0xff
    10fc:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1100:	stmdahi	r2!, {r0, sp}
    1104:			; <UNDEFINED> instruction: 0xf7ff4479
    1108:			; <UNDEFINED> instruction: 0xe7d4ec7a
    110c:			; <UNDEFINED> instruction: 0xf108482e
    1110:			; <UNDEFINED> instruction: 0xf8df0901
    1114:	ldrbtmi	sl, [r8], #-184	; 0xffffff48
    1118:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    111c:	bl	21250c <in@@Base+0x20047c>
    1120:			; <UNDEFINED> instruction: 0xf8190085
    1124:	strtmi	r3, [sl], -r1, lsl #22
    1128:			; <UNDEFINED> instruction: 0xf8d04651
    112c:	strcc	ip, [r1, #-5]
    1130:			; <UNDEFINED> instruction: 0xf8cd2001
    1134:			; <UNDEFINED> instruction: 0xf7ffc000
    1138:	stccs	12, cr14, [r4, #-392]	; 0xfffffe78
    113c:	andcs	sp, sl, pc, ror #3
    1140:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1144:	stmdbmi	r2!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1148:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    114c:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1150:			; <UNDEFINED> instruction: 0xf7ff4648
    1154:	ldmdbmi	pc, {r2, r3, r4, r5, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1158:	andcs	r4, r1, r2, lsl #12
    115c:			; <UNDEFINED> instruction: 0xf7ff4479
    1160:	andcs	lr, r1, lr, asr #24
    1164:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    1168:			; <UNDEFINED> instruction: 0x4602491b
    116c:	ldrbtmi	r2, [r9], #-1
    1170:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1174:			; <UNDEFINED> instruction: 0xf7ff2001
    1178:	ldmdami	r8, {r1, r3, r5, sl, fp, sp, lr, pc}
    117c:			; <UNDEFINED> instruction: 0xf7ff4478
    1180:	andcs	lr, r1, lr, lsl #24
    1184:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1188:			; <UNDEFINED> instruction: 0x46024915
    118c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    1190:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1194:			; <UNDEFINED> instruction: 0xf7ff4648
    1198:	svclt	0x0000ec1a
    119c:	andeq	r0, r1, r4, lsl #30
    11a0:	strheq	r0, [r0], -r4
    11a4:	andeq	r0, r0, r8, lsr #1
    11a8:	andeq	r0, r0, r4, ror r0
    11ac:	andeq	r0, r0, lr, lsr #9
    11b0:	andeq	r0, r1, lr, lsl #31
    11b4:	andeq	r0, r0, r4, rrx
    11b8:	muleq	r0, r8, r0
    11bc:	andeq	r0, r1, r0, asr pc
    11c0:	andeq	r0, r0, lr, asr #7
    11c4:	andeq	r0, r0, r0, ror #9
    11c8:	andeq	r0, r0, r2, ror #8
    11cc:	andeq	r0, r0, r4, ror r4
    11d0:	andeq	r0, r0, r6, lsl #8
    11d4:	andeq	r0, r0, r8, asr r4
    11d8:	andeq	r0, r0, r6, lsr #6
    11dc:	andeq	r0, r0, ip, lsl #9
    11e0:	andeq	r0, r0, sl, lsl #7
    11e4:	strlt	r4, [r8, #-2065]	; 0xfffff7ef
    11e8:			; <UNDEFINED> instruction: 0xf7ff4478
    11ec:	ldmdami	r0, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    11f0:			; <UNDEFINED> instruction: 0xf7ff4478
    11f4:	stmdami	pc, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    11f8:			; <UNDEFINED> instruction: 0xf7ff4478
    11fc:	stmdami	lr, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    1200:			; <UNDEFINED> instruction: 0xf7ff4478
    1204:	stmdami	sp, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    1208:			; <UNDEFINED> instruction: 0xf7ff4478
    120c:	stmdami	ip, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    1210:			; <UNDEFINED> instruction: 0xf7ff4478
    1214:	stmdami	fp, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    1218:			; <UNDEFINED> instruction: 0xf7ff4478
    121c:	stmdami	sl, {r6, r7, r8, r9, fp, sp, lr, pc}
    1220:			; <UNDEFINED> instruction: 0xf7ff4478
    1224:			; <UNDEFINED> instruction: 0x2001ebbc
    1228:	bl	ff43f22c <in@@Base+0xff42d19c>
    122c:	andeq	r0, r0, ip, asr #8
    1230:	andeq	r0, r0, r8, ror r4
    1234:	muleq	r0, r8, r4
    1238:	andeq	r0, r0, r4, asr #9
    123c:	strdeq	r0, [r0], -r8
    1240:	andeq	r0, r0, ip, lsl r5
    1244:	andeq	r0, r0, r8, asr #10
    1248:	andeq	r0, r0, ip, asr r5
    124c:	mvnsmi	lr, #737280	; 0xb4000
    1250:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1254:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1258:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    125c:	bl	163f260 <in@@Base+0x162d1d0>
    1260:	blne	1d9245c <in@@Base+0x1d803cc>
    1264:	strhle	r1, [sl], -r6
    1268:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    126c:			; <UNDEFINED> instruction: 0xf8553401
    1270:	strbmi	r3, [sl], -r4, lsl #30
    1274:	ldrtmi	r4, [r8], -r1, asr #12
    1278:	adcmi	r4, r6, #152, 14	; 0x2600000
    127c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1280:	svclt	0x000083f8
    1284:	andeq	r0, r1, r6, ror #23
    1288:	ldrdeq	r0, [r1], -ip
    128c:	svclt	0x00004770

Disassembly of section .fini:

00001290 <.fini>:
    1290:	push	{r3, lr}
    1294:	pop	{r3, pc}
