
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003571                       # Number of seconds simulated
sim_ticks                                  3571364391                       # Number of ticks simulated
final_tick                               530537727576                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62569                       # Simulator instruction rate (inst/s)
host_op_rate                                    79130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 110726                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913420                       # Number of bytes of host memory used
host_seconds                                 32254.00                       # Real time elapsed on the host
sim_insts                                  2018099163                       # Number of instructions simulated
sim_ops                                    2552248918                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       128768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        30464                       # Number of bytes read from this memory
system.physmem.bytes_read::total               162944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       122240                       # Number of bytes written to this memory
system.physmem.bytes_written::total            122240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1006                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          238                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1273                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             955                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  955                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       501769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36055688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       537610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8530073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45625140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       501769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       537610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1039379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34227815                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34227815                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34227815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       501769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36055688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       537610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8530073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79852955                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8564424                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3124498                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2540403                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214835                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1322442                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214455                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328249                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9257                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3132790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17306451                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3124498                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542704                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3803669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1148163                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        610597                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533858                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8475699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.522602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4672030     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          333879      3.94%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269838      3.18%     62.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654201      7.72%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          177493      2.09%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228621      2.70%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166434      1.96%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92651      1.09%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1880552     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8475699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364823                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020737                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3277969                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       592504                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3656441                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24608                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        924175                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532644                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4523                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20680388                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         8979                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        924175                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3519023                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128711                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       110980                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3434353                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358455                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19942260                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2656                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148462                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111498                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          173                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27932254                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93073329                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93073329                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10862944                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4065                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2303                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987842                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1860634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       942652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14842                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       274603                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18851381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3926                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14956089                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29908                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6541976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19980105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          622                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8475699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.889024                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2938118     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1834349     21.64%     56.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1178721     13.91%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886666     10.46%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       767819      9.06%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394581      4.66%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340172      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63097      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72176      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8475699                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87567     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17616     14.32%     85.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17875     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12460063     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212671      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485481      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       796221      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14956089                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.746304                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123058                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38540839                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25397346                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14571084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15079147                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56434                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737276                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          302                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       240037                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        924175                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55167                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8287                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18855307                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1860634                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       942652                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2274                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127697                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121497                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249194                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14714811                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392501                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241274                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2166888                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075312                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774387                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718132                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14580848                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14571084                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9488405                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26789517                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701350                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354184                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6574667                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215011                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7551524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139732                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2924259     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2099746     27.81%     66.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       855494     11.33%     77.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479545      6.35%     84.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391167      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       157763      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       188042      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94428      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       361080      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7551524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       361080                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26045851                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38635593                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  88725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856442                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856442                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167621                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167621                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66193621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20143378                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19086989                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8564424                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3183468                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2595934                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213716                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1353161                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1242727                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342414                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9599                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3184513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17485239                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3183468                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1585141                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3883590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133780                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        516820                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1571603                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8502372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4618782     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258007      3.03%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          478966      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          478406      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          295481      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234920      2.76%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148164      1.74%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139541      1.64%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1850105     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8502372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371708                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041613                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3321340                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       511256                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3729684                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22864                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        917224                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537834                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20975698                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        917224                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3563256                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98670                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        82555                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3505981                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       334682                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20219531                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        139131                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28394359                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94327136                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94327136                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17523629                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10870698                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3572                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1726                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           932713                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1872683                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       952972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11976                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       391523                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19057516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15167651                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29925                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6465293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19775677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8502372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783932                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893557                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2895869     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1838270     21.62%     55.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1255098     14.76%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       799686      9.41%     79.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       837431      9.85%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       408521      4.80%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       319444      3.76%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73290      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74763      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8502372                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94404     72.68%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17962     13.83%     86.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17519     13.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12689058     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203455      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1726      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468770      9.68%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804642      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15167651                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771007                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129885                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008563                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38997480                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25526298                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14819973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15297536                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47305                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729992                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229059                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        917224                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50641                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8894                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19060968                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37969                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1872683                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       952972                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1726                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251954                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14965738                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1400820                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       201909                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2187485                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2121718                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786665                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747431                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14824609                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14819973                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9445725                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27100861                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.730411                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348540                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10206501                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12567762                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6493247                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216080                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7585148                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146999                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2866683     37.79%     37.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2129266     28.07%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       883667     11.65%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       440815      5.81%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       442062      5.83%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180256      2.38%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181899      2.40%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96205      1.27%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364295      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7585148                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10206501                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12567762                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1866602                       # Number of memory references committed
system.switch_cpus1.commit.loads              1142689                       # Number of loads committed
system.switch_cpus1.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1814156                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11322588                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259285                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364295                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26281862                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39039852                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  62052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10206501                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12567762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10206501                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839115                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839115                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191732                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191732                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67230753                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20587314                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19268002                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3452                       # number of misc regfile writes
system.l2.replacements                           1273                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1382468                       # Total number of references to valid blocks.
system.l2.sampled_refs                         132345                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.445941                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         78089.753396                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.958408                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    524.954593                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.973025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    106.819546                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                    91                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          35914.566808                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   149                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16166.974225                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.595778                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004005                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.274006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001137                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.123344                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         6212                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3692                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9904                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4004                       # number of Writeback hits
system.l2.Writeback_hits::total                  4004                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         6212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3692                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9904                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         6212                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3692                       # number of overall hits
system.l2.overall_hits::total                    9904                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1006                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          238                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1273                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1006                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          238                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1273                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1006                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          238                       # number of overall misses
system.l2.overall_misses::total                  1273                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       562247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     44867425                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       562725                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     10904109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56896506                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       562247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     44867425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       562725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     10904109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         56896506                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       562247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     44867425                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       562725                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     10904109                       # number of overall miss cycles
system.l2.overall_miss_latency::total        56896506                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3930                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11177                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4004                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4004                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11177                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11177                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.139374                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.060560                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.113895                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.139374                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.060560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.113895                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.139374                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.060560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.113895                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40160.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44599.826044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        37515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45815.584034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44694.820110                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40160.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44599.826044                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        37515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45815.584034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44694.820110                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40160.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44599.826044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        37515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45815.584034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44694.820110                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  955                       # number of writebacks
system.l2.writebacks::total                       955                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1006                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          238                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1273                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1273                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1273                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       480439                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     39028531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       476488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      9523646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     49509104                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       480439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     39028531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       476488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      9523646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     49509104                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       480439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     39028531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       476488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      9523646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     49509104                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.139374                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.060560                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.113895                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.139374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.060560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113895                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.139374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.060560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113895                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34317.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38795.756461                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 31765.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40015.319328                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 38891.676355                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34317.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38795.756461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 31765.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40015.319328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 38891.676355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34317.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38795.756461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 31765.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40015.319328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 38891.676355                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.958385                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001541459                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015173.961771                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958385                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022369                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796408                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533842                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533842                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533842                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533842                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533842                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533842                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       739294                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       739294                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       739294                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       739294                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533858                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7218                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721175                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7474                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              22039.225983                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.499426                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.500574                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873045                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126955                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057534                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057534                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2195                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756844                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756844                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756844                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756844                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15729                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15729                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15729                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15729                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15729                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    420157673                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    420157673                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    420157673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    420157673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    420157673                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    420157673                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014655                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014655                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008874                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008874                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008874                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008874                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26712.294043                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26712.294043                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26712.294043                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26712.294043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26712.294043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26712.294043                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2814                       # number of writebacks
system.cpu0.dcache.writebacks::total             2814                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8511                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8511                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7218                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7218                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7218                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     97783814                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     97783814                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     97783814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     97783814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     97783814                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     97783814                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006725                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006725                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004072                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004072                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004072                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004072                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13547.217235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13547.217235                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13547.217235                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13547.217235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13547.217235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13547.217235                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.973000                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999471894                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154034.254310                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.973000                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023995                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743546                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1571585                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1571585                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1571585                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1571585                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1571585                       # number of overall hits
system.cpu1.icache.overall_hits::total        1571585                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       737193                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       737193                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       737193                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       737193                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       737193                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       737193                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1571603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1571603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1571603                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1571603                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1571603                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1571603                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 40955.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40955.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 40955.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40955.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 40955.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40955.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       579065                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       579065                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       579065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       579065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       579065                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       579065                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38604.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38604.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38604.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3930                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153121050                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4186                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36579.323937                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.576944                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.423056                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861629                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138371                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1069382                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1069382                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       720518                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        720518                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1726                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1726                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1726                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1789900                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1789900                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1789900                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1789900                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10230                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10230                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10230                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10230                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10230                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    261923069                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    261923069                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    261923069                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    261923069                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    261923069                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    261923069                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1079612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1079612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       720518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1800130                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1800130                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1800130                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1800130                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009476                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005683                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005683                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005683                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005683                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25603.428055                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25603.428055                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25603.428055                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25603.428055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25603.428055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25603.428055                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1190                       # number of writebacks
system.cpu1.dcache.writebacks::total             1190                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6300                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6300                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6300                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6300                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3930                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3930                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3930                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3930                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3930                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3930                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     37595402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     37595402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     37595402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     37595402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     37595402                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     37595402                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data  9566.260051                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9566.260051                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  9566.260051                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9566.260051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data  9566.260051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9566.260051                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
