

================================================================
== Vitis HLS Report for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.712 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        2|        7|  14.000 ns|  49.000 ns|    1|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- sum_loop  |        0|        5|         6|          1|          1|  0 ~ 1|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    602|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     52|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     556|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     556|    731|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_16s_16s_32_1_1_U6    |mul_16s_16s_32_1_1    |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U7    |mul_16s_16s_32_1_1    |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U8    |mul_16s_16s_32_1_1    |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U9    |mul_16s_16s_32_1_1    |        0|   1|  0|   6|    0|
    |sparsemux_7_2_16_1_1_U4  |sparsemux_7_2_16_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_2_16_1_1_U5  |sparsemux_7_2_16_1_1  |        0|   0|  0|  14|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   4|  0|  52|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_2_fu_582_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln103_3_fu_563_p2   |         +|   0|  0|  10|           2|           2|
    |add_ln103_fu_557_p2     |         +|   0|  0|  10|           2|           2|
    |add_ln180_1_fu_631_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln180_fu_637_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln181_1_fu_705_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln181_fu_711_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln484_1_fu_292_p2   |         +|   0|  0|   2|           2|           2|
    |add_ln484_2_fu_288_p2   |         +|   0|  0|   2|           2|           2|
    |add_ln484_fu_238_p2     |         +|   0|  0|  10|           2|           2|
    |tmp5_im_fu_589_p2       |         +|   0|  0|  16|          16|          16|
    |tmp5_re_fu_576_p2       |         +|   0|  0|  16|          16|          16|
    |sub_ln345_fu_315_p2     |         -|   0|  0|  23|           1|          16|
    |tmp2_2_fu_569_p2        |         -|   0|  0|  16|          16|          16|
    |tmp_im_5_fu_282_p2      |         -|   0|  0|  23|           1|          16|
    |tmp_re_5_fu_276_p2      |         -|   0|  0|  23|           1|          16|
    |and_ln100_fu_473_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln101_fu_504_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln102_fu_539_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln180_fu_669_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln181_fu_743_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln99_fu_438_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_455_p2    |      icmp|   0|  0|  17|          14|           1|
    |icmp_ln101_fu_486_p2    |      icmp|   0|  0|  17|          14|           1|
    |icmp_ln102_fu_521_p2    |      icmp|   0|  0|  17|          14|           1|
    |icmp_ln352_fu_297_p2    |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln99_fu_420_p2     |      icmp|   0|  0|  17|          14|           1|
    |or_ln100_fu_467_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_498_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_533_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln99_fu_432_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln100_fu_549_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln180_fu_681_p3  |    select|   0|  0|  33|           1|          31|
    |select_ln181_fu_755_p3  |    select|   0|  0|  33|           1|          31|
    |tmp2_im_4_fu_763_p3     |    select|   0|  0|  32|           1|          32|
    |tmp2_re_5_fu_689_p3     |    select|   0|  0|  32|           1|          32|
    |tmp_im_2_fu_309_p3      |    select|   0|  0|  16|           1|          16|
    |tmp_re_2_fu_303_p3      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln180_1_fu_675_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln180_fu_663_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln181_1_fu_749_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln181_fu_737_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln481_1_fu_226_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln481_fu_232_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 602|         289|         440|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_k_phi_fu_189_p4  |   9|          2|    1|          2|
    |tmp2_im_1_fu_98             |   9|          2|   32|         64|
    |tmp2_re_fu_102              |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  45|         10|   67|        134|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln103_3_reg_958               |   2|   0|    2|          0|
    |add_ln103_reg_953                 |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |j_cast_reg_849                    |   1|   0|    2|          1|
    |k_reg_186                         |   1|   0|    1|          0|
    |mul_ln100_reg_905                 |  32|   0|   32|          0|
    |mul_ln101_reg_921                 |  32|   0|   32|          0|
    |mul_ln102_reg_937                 |  32|   0|   32|          0|
    |mul_ln99_reg_889                  |  32|   0|   32|          0|
    |sub_ln345_reg_884                 |  16|   0|   16|          0|
    |tmp1_reg_895                      |  16|   0|   16|          0|
    |tmp1_reg_895_pp0_iter3_reg        |  16|   0|   16|          0|
    |tmp2_im_1_fu_98                   |  32|   0|   32|          0|
    |tmp2_re_fu_102                    |  32|   0|   32|          0|
    |tmp2_reg_911                      |  16|   0|   16|          0|
    |tmp2_reg_911_pp0_iter3_reg        |  16|   0|   16|          0|
    |tmp3_reg_927                      |  16|   0|   16|          0|
    |tmp3_reg_927_pp0_iter3_reg        |  16|   0|   16|          0|
    |tmp4_reg_943                      |  16|   0|   16|          0|
    |tmp4_reg_943_pp0_iter3_reg        |  16|   0|   16|          0|
    |tmp5_im_reg_968                   |  16|   0|   16|          0|
    |tmp5_re_reg_963                   |  16|   0|   16|          0|
    |tmp_im_5_reg_874                  |  16|   0|   16|          0|
    |tmp_re_2_reg_879                  |  16|   0|   16|          0|
    |tmp_re_5_reg_869                  |  16|   0|   16|          0|
    |trunc_ln100_reg_916               |  14|   0|   14|          0|
    |trunc_ln101_reg_932               |  14|   0|   14|          0|
    |trunc_ln102_reg_948               |  14|   0|   14|          0|
    |trunc_ln99_reg_900                |  14|   0|   14|          0|
    |xor_ln481_1_reg_860               |   1|   0|    1|          0|
    |zext_ln477_cast_reg_844           |   1|   0|    2|          1|
    |zext_ln481_reg_854                |   1|   0|    2|          1|
    |xor_ln481_1_reg_860               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 556|  32|  496|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_|  return value|
|sext_ln59                    |   in|   31|     ap_none|                                                                         sext_ln59|        scalar|
|sext_ln59_1                  |   in|   31|     ap_none|                                                                       sext_ln59_1|        scalar|
|j                            |   in|    1|     ap_none|                                                                                 j|        scalar|
|empty                        |   in|    2|     ap_none|                                                                             empty|        scalar|
|L_internal_re_load           |   in|   16|     ap_none|                                                                L_internal_re_load|        scalar|
|L_internal_re_1_load         |   in|   16|     ap_none|                                                              L_internal_re_1_load|        scalar|
|L_internal_re_2_load         |   in|   16|     ap_none|                                                              L_internal_re_2_load|        scalar|
|L_internal_im_load           |   in|   16|     ap_none|                                                                L_internal_im_load|        scalar|
|L_internal_im_1_load         |   in|   16|     ap_none|                                                              L_internal_im_1_load|        scalar|
|L_internal_im_2_load         |   in|   16|     ap_none|                                                              L_internal_im_2_load|        scalar|
|zext_ln477                   |   in|    1|     ap_none|                                                                        zext_ln477|        scalar|
|product_sum_re_2_out         |  out|   32|      ap_vld|                                                              product_sum_re_2_out|       pointer|
|product_sum_re_2_out_ap_vld  |  out|    1|      ap_vld|                                                              product_sum_re_2_out|       pointer|
|product_sum_im_2_out         |  out|   32|      ap_vld|                                                              product_sum_im_2_out|       pointer|
|product_sum_im_2_out_ap_vld  |  out|    1|      ap_vld|                                                              product_sum_im_2_out|       pointer|
+-----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

