#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\itzme\iverilog_portable\lib\ivl\system.vpi";
:vpi_module "C:\Users\itzme\iverilog_portable\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\itzme\iverilog_portable\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\itzme\iverilog_portable\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\itzme\iverilog_portable\lib\ivl\va_math.vpi";
S_0000026bdc2a6c80 .scope module, "tb_counter" "tb_counter" 2 4;
 .timescale -9 -12;
P_0000026bdc283430 .param/l "MAX_COUNT" 1 2 7, +C4<000000000000000000000000000000010000>;
P_0000026bdc283468 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
v0000026bdc3105d0_0 .var "clk", 0 0;
v0000026bdc311c50_0 .var "error", 0 0;
v0000026bdc311f70_0 .var "expected", 3 0;
v0000026bdc311070_0 .var/i "i", 31 0;
v0000026bdc3103f0_0 .net "q", 3 0, L_0000026bdc311750;  1 drivers
v0000026bdc3117f0_0 .var "reset", 0 0;
E_0000026bdc2ac3e0 .event posedge, v0000026bdc2ab180_0;
E_0000026bdc2ac820 .event negedge, v0000026bdc2ab180_0;
S_0000026bdc2a6a00 .scope module, "dut" "counter" 2 14, 3 4 0, S_0000026bdc2a6c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "q";
P_0000026bdc2ac460 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
L_0000026bdc312098 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000026bdc2aab40_0 .net/2u *"_ivl_13", 3 0, L_0000026bdc312098;  1 drivers
v0000026bdc2aabe0_0 .net "clk", 0 0, v0000026bdc3105d0_0;  1 drivers
v0000026bdc2aad20_0 .net "d", 3 0, L_0000026bdc311110;  1 drivers
v0000026bdc2aadc0_0 .net "q", 3 0, L_0000026bdc311750;  alias, 1 drivers
v0000026bdc2aae60_0 .net "reset", 0 0, v0000026bdc3117f0_0;  1 drivers
L_0000026bdc310490 .part L_0000026bdc311110, 0, 1;
L_0000026bdc310ad0 .part L_0000026bdc311110, 1, 1;
L_0000026bdc3102b0 .part L_0000026bdc311110, 2, 1;
L_0000026bdc311cf0 .part L_0000026bdc311110, 3, 1;
L_0000026bdc311750 .concat8 [ 1 1 1 1], v0000026bdc2aaf00_0, v0000026bdc2ab680_0, v0000026bdc2ab860_0, v0000026bdc2ab040_0;
L_0000026bdc311110 .arith/sum 4, L_0000026bdc311750, L_0000026bdc312098;
S_0000026bdc2aba70 .scope generate, "DFFS[0]" "DFFS[0]" 3 22, 3 22 0, S_0000026bdc2a6a00;
 .timescale -9 -12;
P_0000026bdc2ace20 .param/l "gi" 0 3 22, +C4<00>;
S_0000026bdc2bbab0 .scope module, "u_dff" "dff" 3 23, 4 4 0, S_0000026bdc2aba70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0000026bdc2ab180_0 .net "clk", 0 0, v0000026bdc3105d0_0;  alias, 1 drivers
v0000026bdc2ab2c0_0 .net "d", 0 0, L_0000026bdc310490;  1 drivers
v0000026bdc2aaf00_0 .var "q", 0 0;
v0000026bdc2ab360_0 .net "reset", 0 0, v0000026bdc3117f0_0;  alias, 1 drivers
E_0000026bdc2ac320 .event posedge, v0000026bdc2ab360_0, v0000026bdc2ab180_0;
S_0000026bdc2bbc40 .scope generate, "DFFS[1]" "DFFS[1]" 3 22, 3 22 0, S_0000026bdc2a6a00;
 .timescale -9 -12;
P_0000026bdc2acf20 .param/l "gi" 0 3 22, +C4<01>;
S_0000026bdc282bd0 .scope module, "u_dff" "dff" 3 23, 4 4 0, S_0000026bdc2bbc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0000026bdc2ab400_0 .net "clk", 0 0, v0000026bdc3105d0_0;  alias, 1 drivers
v0000026bdc2ab900_0 .net "d", 0 0, L_0000026bdc310ad0;  1 drivers
v0000026bdc2ab680_0 .var "q", 0 0;
v0000026bdc2aac80_0 .net "reset", 0 0, v0000026bdc3117f0_0;  alias, 1 drivers
S_0000026bdc282d60 .scope generate, "DFFS[2]" "DFFS[2]" 3 22, 3 22 0, S_0000026bdc2a6a00;
 .timescale -9 -12;
P_0000026bdc2acbe0 .param/l "gi" 0 3 22, +C4<010>;
S_0000026bdc282ef0 .scope module, "u_dff" "dff" 3 23, 4 4 0, S_0000026bdc282d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0000026bdc2ab7c0_0 .net "clk", 0 0, v0000026bdc3105d0_0;  alias, 1 drivers
v0000026bdc2ab4a0_0 .net "d", 0 0, L_0000026bdc3102b0;  1 drivers
v0000026bdc2ab860_0 .var "q", 0 0;
v0000026bdc2aafa0_0 .net "reset", 0 0, v0000026bdc3117f0_0;  alias, 1 drivers
S_0000026bdc2b0140 .scope generate, "DFFS[3]" "DFFS[3]" 3 22, 3 22 0, S_0000026bdc2a6a00;
 .timescale -9 -12;
P_0000026bdc2ac1a0 .param/l "gi" 0 3 22, +C4<011>;
S_0000026bdc2b02d0 .scope module, "u_dff" "dff" 3 23, 4 4 0, S_0000026bdc2b0140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0000026bdc2ab540_0 .net "clk", 0 0, v0000026bdc3105d0_0;  alias, 1 drivers
v0000026bdc2aaa00_0 .net "d", 0 0, L_0000026bdc311cf0;  1 drivers
v0000026bdc2ab040_0 .var "q", 0 0;
v0000026bdc2ab5e0_0 .net "reset", 0 0, v0000026bdc3117f0_0;  alias, 1 drivers
    .scope S_0000026bdc2bbab0;
T_0 ;
    %wait E_0000026bdc2ac320;
    %load/vec4 v0000026bdc2ab360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bdc2aaf00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026bdc2ab2c0_0;
    %assign/vec4 v0000026bdc2aaf00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026bdc282bd0;
T_1 ;
    %wait E_0000026bdc2ac320;
    %load/vec4 v0000026bdc2aac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bdc2ab680_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026bdc2ab900_0;
    %assign/vec4 v0000026bdc2ab680_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026bdc282ef0;
T_2 ;
    %wait E_0000026bdc2ac320;
    %load/vec4 v0000026bdc2aafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bdc2ab860_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026bdc2ab4a0_0;
    %assign/vec4 v0000026bdc2ab860_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026bdc2b02d0;
T_3 ;
    %wait E_0000026bdc2ac320;
    %load/vec4 v0000026bdc2ab5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bdc2ab040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026bdc2aaa00_0;
    %assign/vec4 v0000026bdc2ab040_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026bdc2a6c80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bdc3105d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000026bdc2a6c80;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0000026bdc3105d0_0;
    %inv;
    %store/vec4 v0000026bdc3105d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026bdc2a6c80;
T_6 ;
    %vpi_call 2 25 "$dumpfile", "counter_waveform.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026bdc2a6c80 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000026bdc2a6c80;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bdc311c50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026bdc311f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026bdc3117f0_0, 0, 1;
    %delay 12000, 0;
    %wait E_0000026bdc2ac820;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bdc3117f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bdc311070_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000026bdc311070_0;
    %pad/s 36;
    %cmpi/s 20, 0, 36;
    %jmp/0xz T_7.1, 5;
    %wait E_0000026bdc2ac3e0;
    %delay 1000, 0;
    %load/vec4 v0000026bdc311f70_0;
    %addi 1, 0, 4;
    %store/vec4 v0000026bdc311f70_0, 0, 4;
    %vpi_call 2 51 "$display", "Time %0t: q = %0d (expected %0d)", $time, v0000026bdc3103f0_0, v0000026bdc311f70_0 {0 0 0};
    %load/vec4 v0000026bdc3103f0_0;
    %load/vec4 v0000026bdc311f70_0;
    %cmp/ne;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 53 "$display", "ERROR at time %0t: q=%0d expected=%0d", $time, v0000026bdc3103f0_0, v0000026bdc311f70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026bdc311c50_0, 0, 1;
T_7.2 ;
    %load/vec4 v0000026bdc311070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026bdc311070_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000026bdc311c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 2 59 "$display", "\012TEST PASSED: Counter incremented correctly for %0d cycles", v0000026bdc311070_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call 2 61 "$display", "\012TEST FAILED: See ERROR messages above" {0 0 0};
T_7.5 ;
    %delay 5000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_counter.v";
    "counter.v";
    "dff.v";
