GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v'
Compiling module 'uart'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":3)
Extracting RAM for identifier 'testMemory'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":88)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":44)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":47)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":55)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":62)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":131)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":140)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":144)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":152)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":157)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\src\uart.v":164)
NOTE  (EX0101) : Current top module is "uart"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\impl\gwsynthesis\uart_orig.vg" completed
[100%] Generate report file "C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex2\uart_orig\impl\gwsynthesis\uart_orig_syn.rpt.html" completed
GowinSynthesis finish
