

================================================================
== Vitis HLS Report for 'needwun_Pipeline_init_row'
================================================================
* Date:           Sat Oct  4 21:45:12 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_row  |      129|      129|         2|          1|          1|   129|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      27|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      27|      79|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_71_p2   |         +|   0|  0|  15|           8|           1|
    |sub_ln23_fu_87_p2   |         -|   0|  0|  15|           1|           8|
    |icmp_ln22_fu_65_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  43|          18|          19|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_idx_fu_36               |   9|          2|    8|         16|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_idx_4  |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   18|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |M_0_addr_reg_124         |  8|   0|   13|          5|
    |a_idx_4_reg_116          |  8|   0|    8|          0|
    |a_idx_fu_36              |  8|   0|    8|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 27|   0|   32|          5|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------+-----+-----+------------+---------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|M_0_address0  |  out|   13|   ap_memory|                        M_0|         array|
|M_0_ce0       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_we0       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_d0        |  out|   64|   ap_memory|                        M_0|         array|
|M_0_address1  |  out|   13|   ap_memory|                        M_0|         array|
|M_0_ce1       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_q1        |   in|   64|   ap_memory|                        M_0|         array|
+--------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_idx = alloca i32 1"   --->   Operation 5 'alloca' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 0, i8 %a_idx"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_idx_4 = load i8 %a_idx" [nw.c:22]   --->   Operation 9 'load' 'a_idx_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i8 %a_idx_4, i8 129" [nw.c:22]   --->   Operation 10 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "%add_ln22 = add i8 %a_idx_4, i8 1" [nw.c:22]   --->   Operation 12 'add' 'add_ln22' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.inc8.0.preheader.exitStub" [nw.c:22]   --->   Operation 13 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %a_idx_4" [nw.c:22]   --->   Operation 14 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i64 %M_0, i64 0, i64 %zext_ln22" [nw.c:23]   --->   Operation 15 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:23]   --->   Operation 16 'load' 'M_0_load' <Predicate = (!icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln22 = store i8 %add_ln22, i8 %a_idx" [nw.c:22]   --->   Operation 17 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:1]   --->   Operation 18 'specpipeline' 'specpipeline_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [nw.c:19]   --->   Operation 19 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.35ns)   --->   "%sub_ln23 = sub i8 0, i8 %a_idx_4" [nw.c:23]   --->   Operation 20 'sub' 'sub_ln23' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i8 %sub_ln23" [nw.c:23]   --->   Operation 21 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:23]   --->   Operation 22 'load' 'M_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp1 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %M_0_load, i32 %sext_ln23, i32 0, i32 31" [nw.c:23]   --->   Operation 23 'partset' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.26ns)   --->   "%store_ln23 = store i64 %tmp1, i13 %M_0_addr" [nw.c:23]   --->   Operation 24 'store' 'store_ln23' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [nw.c:22]   --->   Operation 25 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_idx             (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
a_idx_4           (load             ) [ 011]
icmp_ln22         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln22          (add              ) [ 000]
br_ln22           (br               ) [ 000]
zext_ln22         (zext             ) [ 000]
M_0_addr          (getelementptr    ) [ 011]
store_ln22        (store            ) [ 000]
specpipeline_ln1  (specpipeline     ) [ 000]
specloopname_ln19 (specloopname     ) [ 000]
sub_ln23          (sub              ) [ 000]
sext_ln23         (sext             ) [ 000]
M_0_load          (load             ) [ 000]
tmp1              (partset          ) [ 000]
store_ln23        (store            ) [ 000]
br_ln22           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="a_idx_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_idx/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="M_0_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="8" slack="0"/>
<pin id="44" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="13" slack="1"/>
<pin id="49" dir="0" index="1" bw="64" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="0"/>
<pin id="52" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="53" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="54" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="55" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="M_0_load/1 store_ln23/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln0_store_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_idx_4_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_idx_4/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln22_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="add_ln22_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln22_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln22_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sub_ln23_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="1"/>
<pin id="90" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln23_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="0" index="4" bw="6" slack="0"/>
<pin id="102" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="a_idx_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="a_idx "/>
</bind>
</comp>

<comp id="116" class="1005" name="a_idx_4_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="1"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_idx_4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="M_0_addr_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="1"/>
<pin id="126" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="M_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="40" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="69"><net_src comp="62" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="62" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="62" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="86"><net_src comp="71" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="47" pin="7"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="108"><net_src comp="96" pin="5"/><net_sink comp="47" pin=1"/></net>

<net id="112"><net_src comp="36" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="115"><net_src comp="109" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="119"><net_src comp="62" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="127"><net_src comp="40" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="47" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_0 | {2 }
 - Input state : 
	Port: needwun_Pipeline_init_row : M_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		a_idx_4 : 1
		icmp_ln22 : 2
		add_ln22 : 2
		br_ln22 : 3
		zext_ln22 : 2
		M_0_addr : 3
		M_0_load : 4
		store_ln22 : 3
	State 2
		sext_ln23 : 1
		tmp1 : 2
		store_ln23 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |  add_ln22_fu_71 |    0    |    15   |
|----------|-----------------|---------|---------|
|    sub   |  sub_ln23_fu_87 |    0    |    15   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln22_fu_65 |    0    |    11   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln22_fu_77 |    0    |    0    |
|----------|-----------------|---------|---------|
|   sext   | sext_ln23_fu_92 |    0    |    0    |
|----------|-----------------|---------|---------|
|  partset |    tmp1_fu_96   |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    41   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|M_0_addr_reg_124|   13   |
| a_idx_4_reg_116|    8   |
|  a_idx_reg_109 |    8   |
+----------------+--------+
|      Total     |   29   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.844  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   29   |   50   |
+-----------+--------+--------+--------+
