always @( posedge i_clk )
    cycles_reg <= cycles_reg + 1'd1;
