

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4'
================================================================
* Date:           Mon Aug  7 16:46:51 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    61445|    61445|  0.614 ms|  0.614 ms|  61445|  61445|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_928_3_VITIS_LOOP_930_4  |    61443|    61443|         5|          1|          1|  61440|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      114|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       59|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       59|      177|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_9ns_13ns_8ns_22_4_1_U357  |mac_muladd_9ns_13ns_8ns_22_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln928_1_fu_109_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln928_fu_121_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln930_fu_153_p2        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln928_fu_103_p2       |      icmp|   0|  0|  23|          16|          14|
    |icmp_ln930_fu_127_p2       |      icmp|   0|  0|  16|           8|           9|
    |select_ln928_1_fu_141_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln928_fu_133_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 114|          61|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |indvar_flatten6_fu_60       |   9|          2|   16|         32|
    |j_fu_56                     |   9|          2|    9|         18|
    |k_fu_52                     |   9|          2|    8|         16|
    |zero_padding2d_input_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|   37|         74|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |indvar_flatten6_fu_60               |  16|   0|   16|          0|
    |j_fu_56                             |   9|   0|    9|          0|
    |k_fu_52                             |   8|   0|    8|          0|
    |select_ln928_reg_215                |   8|   0|    8|          0|
    |select_ln928_reg_215_pp0_iter2_reg  |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  59|   0|   59|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4|  return value|
|zero_padding2d_input_din     |  out|   15|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_full_n  |   in|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_write   |  out|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
|planes_address0              |  out|   22|   ap_memory|                                                   planes|         array|
|planes_ce0                   |  out|    1|   ap_memory|                                                   planes|         array|
|planes_q0                    |   in|   15|   ap_memory|                                                   planes|         array|
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %zero_padding2d_input, void @empty_22, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body1341"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i16 %indvar_flatten6" [kernel.cpp:928]   --->   Operation 16 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.12ns)   --->   "%icmp_ln928 = icmp_eq  i16 %indvar_flatten6_load, i16 61440" [kernel.cpp:928]   --->   Operation 18 'icmp' 'icmp_ln928' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.12ns)   --->   "%add_ln928_1 = add i16 %indvar_flatten6_load, i16 1" [kernel.cpp:928]   --->   Operation 19 'add' 'add_ln928_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln928 = br i1 %icmp_ln928, void %for.inc1351, void %VITIS_LOOP_940_5.exitStub" [kernel.cpp:928]   --->   Operation 20 'br' 'br_ln928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_load = load i8 %k" [kernel.cpp:930]   --->   Operation 21 'load' 'k_load' <Predicate = (!icmp_ln928)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [kernel.cpp:928]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln928)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.90ns)   --->   "%add_ln928 = add i9 %j_load, i9 1" [kernel.cpp:928]   --->   Operation 23 'add' 'add_ln928' <Predicate = (!icmp_ln928)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln930 = icmp_eq  i8 %k_load, i8 128" [kernel.cpp:930]   --->   Operation 24 'icmp' 'icmp_ln930' <Predicate = (!icmp_ln928)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.40ns)   --->   "%select_ln928 = select i1 %icmp_ln930, i8 0, i8 %k_load" [kernel.cpp:928]   --->   Operation 25 'select' 'select_ln928' <Predicate = (!icmp_ln928)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.38ns)   --->   "%select_ln928_1 = select i1 %icmp_ln930, i9 %add_ln928, i9 %j_load" [kernel.cpp:928]   --->   Operation 26 'select' 'select_ln928_1' <Predicate = (!icmp_ln928)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln932 = zext i9 %select_ln928_1" [kernel.cpp:932]   --->   Operation 27 'zext' 'zext_ln932' <Predicate = (!icmp_ln928)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln932)   --->   "%mul_ln932 = mul i22 %zext_ln932, i22 6000" [kernel.cpp:932]   --->   Operation 28 'mul' 'mul_ln932' <Predicate = (!icmp_ln928)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln930 = add i8 %select_ln928, i8 1" [kernel.cpp:930]   --->   Operation 29 'add' 'add_ln930' <Predicate = (!icmp_ln928)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln930 = store i16 %add_ln928_1, i16 %indvar_flatten6" [kernel.cpp:930]   --->   Operation 30 'store' 'store_ln930' <Predicate = (!icmp_ln928)> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln930 = store i9 %select_ln928_1, i9 %j" [kernel.cpp:930]   --->   Operation 31 'store' 'store_ln930' <Predicate = (!icmp_ln928)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln930 = store i8 %add_ln930, i8 %k" [kernel.cpp:930]   --->   Operation 32 'store' 'store_ln930' <Predicate = (!icmp_ln928)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 33 [2/3] (1.08ns) (grouped into DSP with root node add_ln932)   --->   "%mul_ln932 = mul i22 %zext_ln932, i22 6000" [kernel.cpp:932]   --->   Operation 33 'mul' 'mul_ln932' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node add_ln932)   --->   "%mul_ln932 = mul i22 %zext_ln932, i22 6000" [kernel.cpp:932]   --->   Operation 34 'mul' 'mul_ln932' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln932_1 = zext i8 %select_ln928" [kernel.cpp:932]   --->   Operation 35 'zext' 'zext_ln932_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln932 = add i22 %mul_ln932, i22 %zext_ln932_1" [kernel.cpp:932]   --->   Operation 36 'add' 'add_ln932' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 37 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln932 = add i22 %mul_ln932, i22 %zext_ln932_1" [kernel.cpp:932]   --->   Operation 37 'add' 'add_ln932' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln932_2 = zext i22 %add_ln932" [kernel.cpp:932]   --->   Operation 38 'zext' 'zext_ln932_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%planes_addr = getelementptr i15 %planes, i64 0, i64 %zext_ln932_2" [kernel.cpp:932]   --->   Operation 39 'getelementptr' 'planes_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.29ns)   --->   "%fill = load i22 %planes_addr" [kernel.cpp:933]   --->   Operation 40 'load' 'fill' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln928)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_928_3_VITIS_LOOP_930_4_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 61440, i64 61440, i64 61440"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln930 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [kernel.cpp:930]   --->   Operation 44 'specloopname' 'specloopname_ln930' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (1.29ns)   --->   "%fill = load i22 %planes_addr" [kernel.cpp:933]   --->   Operation 45 'load' 'fill' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_6 : Operation 46 [1/1] (2.10ns)   --->   "%write_ln934 = write void @_ssdm_op_Write.ap_fifo.volatile.i15P0A, i15 %zero_padding2d_input, i15 %fill" [kernel.cpp:934]   --->   Operation 46 'write' 'write_ln934' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln930 = br void %for.body1341" [kernel.cpp:930]   --->   Operation 47 'br' 'br_ln930' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zero_padding2d_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ planes]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0110000]
j                     (alloca           ) [ 0110000]
indvar_flatten6       (alloca           ) [ 0110000]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten6_load  (load             ) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
icmp_ln928            (icmp             ) [ 0111110]
add_ln928_1           (add              ) [ 0000000]
br_ln928              (br               ) [ 0000000]
k_load                (load             ) [ 0000000]
j_load                (load             ) [ 0000000]
add_ln928             (add              ) [ 0000000]
icmp_ln930            (icmp             ) [ 0000000]
select_ln928          (select           ) [ 0101100]
select_ln928_1        (select           ) [ 0000000]
zext_ln932            (zext             ) [ 0101100]
add_ln930             (add              ) [ 0000000]
store_ln930           (store            ) [ 0000000]
store_ln930           (store            ) [ 0000000]
store_ln930           (store            ) [ 0000000]
mul_ln932             (mul              ) [ 0100010]
zext_ln932_1          (zext             ) [ 0100010]
add_ln932             (add              ) [ 0000000]
zext_ln932_2          (zext             ) [ 0000000]
planes_addr           (getelementptr    ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln930    (specloopname     ) [ 0000000]
fill                  (load             ) [ 0000000]
write_ln934           (write            ) [ 0000000]
br_ln930              (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zero_padding2d_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero_padding2d_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="planes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="planes"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_928_3_VITIS_LOOP_930_4_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten6_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln934_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="15" slack="0"/>
<pin id="67" dir="0" index="2" bw="15" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln934/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="planes_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="15" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="22" slack="0"/>
<pin id="75" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="planes_addr/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="22" slack="0"/>
<pin id="80" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fill/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten6_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln928_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln928/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln928_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln928_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="1"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="1"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln928_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln928/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln930_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln930/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln928_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln928/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln928_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="9" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln928_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln932_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln932/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln930_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln930/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln930_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="1"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln930/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln930_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="1"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln930/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln930_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln930/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln932_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="2"/>
<pin id="176" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln932_1/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln932_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="22" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln932_2/5 "/>
</bind>
</comp>

<comp id="181" class="1007" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="13" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln932/2 add_ln932/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="k_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="197" class="1005" name="j_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="204" class="1005" name="indvar_flatten6_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln928_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="3"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln928 "/>
</bind>
</comp>

<comp id="215" class="1005" name="select_ln928_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2"/>
<pin id="217" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln928 "/>
</bind>
</comp>

<comp id="220" class="1005" name="zext_ln932_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="22" slack="1"/>
<pin id="222" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln932 "/>
</bind>
</comp>

<comp id="225" class="1005" name="zext_ln932_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="22" slack="1"/>
<pin id="227" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln932_1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="planes_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="22" slack="1"/>
<pin id="232" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="planes_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="78" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="115" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="115" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="127" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="121" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="118" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="133" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="109" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="141" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="153" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="186"><net_src comp="149" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="174" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="193"><net_src comp="52" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="200"><net_src comp="56" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="207"><net_src comp="60" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="214"><net_src comp="103" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="133" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="223"><net_src comp="149" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="228"><net_src comp="174" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="233"><net_src comp="71" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: zero_padding2d_input | {6 }
	Port: planes | {}
 - Input state : 
	Port: process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 : planes | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln928 : 1
		add_ln928_1 : 1
		br_ln928 : 2
		add_ln928 : 1
		icmp_ln930 : 1
		select_ln928 : 2
		select_ln928_1 : 2
		zext_ln932 : 3
		mul_ln932 : 4
		add_ln930 : 3
		store_ln930 : 2
		store_ln930 : 3
		store_ln930 : 4
	State 3
	State 4
		add_ln932 : 1
	State 5
		zext_ln932_2 : 1
		planes_addr : 2
		fill : 3
	State 6
		write_ln934 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln928_1_fu_109   |    0    |    0    |    23   |
|    add   |     add_ln928_fu_121    |    0    |    0    |    16   |
|          |     add_ln930_fu_153    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln928_fu_103    |    0    |    0    |    23   |
|          |    icmp_ln930_fu_127    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln928_fu_133   |    0    |    0    |    8    |
|          |  select_ln928_1_fu_141  |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_181       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln934_write_fu_64 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln932_fu_149    |    0    |    0    |    0    |
|   zext   |   zext_ln932_1_fu_174   |    0    |    0    |    0    |
|          |   zext_ln932_2_fu_177   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   109   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   icmp_ln928_reg_211  |    1   |
|indvar_flatten6_reg_204|   16   |
|       j_reg_197       |    9   |
|       k_reg_190       |    8   |
|  planes_addr_reg_230  |   22   |
|  select_ln928_reg_215 |    8   |
|  zext_ln932_1_reg_225 |   22   |
|   zext_ln932_reg_220  |   22   |
+-----------------------+--------+
|         Total         |   108  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  22  |   44   ||    9    |
|    grp_fu_181    |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_181    |  p1  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   108  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   108  |   136  |
+-----------+--------+--------+--------+--------+
