<profile>

<ReportVersion>
<Version>2024.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>versalaiedge</ProductFamily>
<Part>xcve1752-nsvg1369-2LP-e-L</Part>
<TopModelName>process_features_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VIT</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>loop auto-rewind stp(delay=0 clock cycles(s))</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.728</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>9219</Best-caseLatency>
<Average-caseLatency>9219</Average-caseLatency>
<Worst-caseLatency>9219</Worst-caseLatency>
<Best-caseRealTimeLatency>92.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>92.190 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>92.190 us</Worst-caseRealTimeLatency>
<Interval-min>9217</Interval-min>
<Interval-max>9217</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VITIS_LOOP_241_4>
<Slack>7.30</Slack>
<TripCount>9216</TripCount>
<Latency>9217</Latency>
<AbsoluteTimeLatency>92170</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
<InstanceList>
</InstanceList>
</VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VITIS_LOOP_241_4>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>PrimaryCaps.cpp:234~PrimaryCaps.cpp:206</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VITIS_LOOP_241_4>
<Name>VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VITIS_LOOP_241_4</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>PrimaryCaps.cpp:235~PrimaryCaps.cpp:206</SourceLocation>
</VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VITIS_LOOP_241_4>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>102</FF>
<LUT>445</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>1908</BRAM_18K>
<DSP>1312</DSP>
<FF>897024</FF>
<LUT>448512</LUT>
<URAM>462</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>process_features_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VIT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>process_features_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VIT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>process_features_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VIT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>process_features_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VIT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>process_features_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VIT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>process_features_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_237_2_VITIS_LOOP_239_3_VIT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feature_collection_address0</name>
<Object>feature_collection</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>feature_collection_ce0</name>
<Object>feature_collection</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>feature_collection_q0</name>
<Object>feature_collection</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_buffer_address0</name>
<Object>output_buffer</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_buffer_ce0</name>
<Object>output_buffer</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_buffer_we0</name>
<Object>output_buffer</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_buffer_d0</name>
<Object>output_buffer</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
