void T_1 F_1 ( void )\r\n{\r\nT_2 V_1 ;\r\nint V_2 ;\r\nswitch ( V_3 -> V_4 ) {\r\ncase V_5 :\r\nV_3 -> V_6 = V_7 ;\r\nbreak;\r\n#ifdef F_2\r\ncase V_8 :\r\nV_3 -> V_6 = F_2 ;\r\nbreak;\r\n#endif\r\ndefault:\r\nF_3 () ;\r\n}\r\nF_4 ( 115200 ) ;\r\nF_5 ( V_3 -> V_9 ,\r\nF_6 ( V_10 ) ) ;\r\nF_5 ( V_3 -> V_11 ,\r\nF_6 ( V_10 ) ) ;\r\nF_7 ( F_8 ( V_10 ) ,\r\nV_12 ) ;\r\n* V_3 -> V_13 |= V_14 ;\r\nV_2 = * V_3 -> V_13 ;\r\nV_1 = V_15 ;\r\nswitch ( V_3 -> V_16 ) {\r\ncase V_17 :\r\nV_1 |= V_18 ;\r\nbreak;\r\ncase V_19 :\r\nV_1 |= V_20 ;\r\nbreak;\r\n}\r\nV_1 |= V_21 | V_22 ;\r\n* V_3 -> V_23 = V_1 ;\r\nV_2 = * V_3 -> V_23 ;\r\nF_9 (\r\nF_10 ( V_10 + 1 ) ) ;\r\n}\r\nvoid F_4 ( unsigned V_24 )\r\n{\r\nconst unsigned V_25 = 10 ;\r\nunsigned long V_6 = V_3 -> V_6 ;\r\nunsigned V_26 , V_2 ;\r\nT_2 V_27 ;\r\nT_3 V_28 ;\r\nif ( ! V_24 ) {\r\nV_24 = 9600 ;\r\n} else if ( V_24 == 134 ) {\r\nV_24 = 269 ;\r\nV_26 = 2 ;\r\n}\r\nV_29:\r\nV_26 = 1 ;\r\nswitch ( V_3 -> V_16 ) {\r\ncase V_17 :\r\nV_28 = V_30 ;\r\nV_27 = V_2 = ( V_6 / ( V_24 * V_26 ) + 4 ) / 8 - 1 ;\r\nif ( V_2 > 0 && V_2 <= 65535 )\r\ngoto V_31;\r\nV_28 = V_32 ;\r\nV_27 = V_2 = ( V_6 / ( V_24 * 8 * V_26 ) + 4 ) / 8 - 1 ;\r\nif ( V_2 > 0 && V_2 <= 65535 )\r\ngoto V_31;\r\nV_28 = V_33 ;\r\nV_27 = V_2 = ( V_6 / ( V_24 * 32 * V_26 ) + 4 ) / 8 - 1 ;\r\nif ( V_2 > 0 && V_2 <= 65535 )\r\ngoto V_31;\r\nbreak;\r\ncase V_19 :\r\nV_28 = V_34 ;\r\nV_27 = V_2 = ( V_6 / ( V_24 * V_26 ) + 4 ) / 8 - 1 ;\r\nif ( V_2 > 0 && V_2 <= 255 )\r\ngoto V_31;\r\nV_28 = V_35 ;\r\nV_27 = V_2 = ( V_6 / ( V_24 * 8 * V_26 ) + 4 ) / 8 - 1 ;\r\nif ( V_2 > 0 && V_2 <= 255 )\r\ngoto V_31;\r\nV_28 = V_36 ;\r\nV_27 = V_2 = ( V_6 / ( V_24 * 32 * V_26 ) + 4 ) / 8 - 1 ;\r\nif ( V_2 > 0 && V_2 <= 255 )\r\ngoto V_31;\r\nbreak;\r\n}\r\nV_24 = 9600 ;\r\ngoto V_29;\r\nV_31:\r\nV_3 -> V_37 . V_38 = ( 2 * V_25 * V_39 ) / V_24 ;\r\nV_3 -> V_37 . V_38 += V_39 / 50 ;\r\nswitch ( V_3 -> V_16 ) {\r\ncase V_17 :\r\n* V_3 -> V_40 = 0 ;\r\n* V_3 -> V_41 = V_27 ;\r\n* V_3 -> V_40 = V_42 ;\r\n* V_3 -> V_40 = V_28 | V_43 ;\r\nbreak;\r\ncase V_19 :\r\n* V_3 -> V_40 = 0 ;\r\n* ( volatile V_44 * ) V_3 -> V_41 = ( V_44 ) V_27 ;\r\n* V_3 -> V_40 = V_45 ;\r\n* V_3 -> V_40 = V_28 | V_46 ;\r\nbreak;\r\n}\r\n}\r\nint F_11 ( unsigned char * V_47 , int V_48 )\r\n{\r\nunsigned V_49 ;\r\nV_44 V_50 , V_51 ;\r\n#if F_12 ( V_52 )\r\nint V_53 ;\r\n#endif\r\n* V_47 = 0xff ;\r\nif ( V_54 ) {\r\n* V_47 = V_54 ;\r\nV_54 = 0 ;\r\nreturn 0 ;\r\n}\r\nV_55:\r\nV_49 = V_56 ;\r\nF_13 () ;\r\nif ( V_49 == V_57 ) {\r\nif ( V_48 )\r\nreturn - V_58 ;\r\n#ifdef V_52\r\nfor ( V_53 = 0 ; V_53 < V_59 ; V_53 ++ )\r\nV_60 [ V_53 ] = 0 ;\r\n#endif\r\ngoto V_55;\r\n}\r\nV_50 = V_61 [ V_49 ++ ] ;\r\nV_51 = V_61 [ V_49 ++ ] ;\r\nF_13 () ;\r\nV_56 = V_49 & ( V_62 - 1 ) ;\r\nV_51 &= V_63 | V_64 | V_65 | V_66 |\r\nV_67 ;\r\nif ( V_51 & V_65 && V_50 == 0 ) {\r\nswitch ( V_3 -> V_68 ) {\r\ncase 0 : V_3 -> V_68 = 1 ; goto V_55;\r\ncase 1 : V_3 -> V_68 = 2 ; goto V_55;\r\ncase 2 :\r\nV_3 -> V_68 = 3 ;\r\nF_14 ( L_1\r\nL_2 ) ;\r\nreturn - V_69 ;\r\ndefault:\r\ngoto V_55;\r\n}\r\n} else if ( V_51 & V_65 ) {\r\nif ( V_3 -> V_68 )\r\ngoto V_55;\r\nF_14 ( L_3 ) ;\r\nreturn - V_70 ;\r\n} else if ( V_51 & V_67 ) {\r\nif ( V_3 -> V_68 )\r\ngoto V_55;\r\nF_14 ( L_4 ) ;\r\nreturn - V_70 ;\r\n} else if ( V_51 & V_66 ) {\r\nif ( V_3 -> V_68 )\r\ngoto V_55;\r\nF_14 ( L_5 ) ;\r\nreturn - V_70 ;\r\n} else {\r\nif ( V_3 -> V_68 == 3 ) {\r\nswitch ( V_50 ) {\r\ncase 0xFF :\r\ncase 0xFE :\r\ncase 0xFC :\r\ncase 0xF8 :\r\ncase 0xF0 :\r\ncase 0xE0 :\r\ncase 0xC0 :\r\ncase 0x80 :\r\ncase 0x00 :\r\nV_3 -> V_68 = 0 ;\r\ngoto V_55;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nV_3 -> V_68 = 0 ;\r\nF_15 ( L_6 , V_50 , V_51 ) ;\r\n* V_47 = V_50 & 0x7f ;\r\nreturn 0 ;\r\n}\r\n}\r\nvoid F_16 ( unsigned char V_50 )\r\n{\r\nwhile ( * V_3 -> V_71 & V_72 )\r\ncontinue;\r\nif ( V_50 == 0x0a ) {\r\n* ( V_44 * ) V_3 -> V_73 = 0x0d ;\r\nwhile ( * V_3 -> V_71 & V_72 )\r\ncontinue;\r\n}\r\n* ( V_44 * ) V_3 -> V_73 = V_50 ;\r\n}\r\nvoid F_17 ( void )\r\n{\r\nwhile ( * V_3 -> V_71 & ( V_72 | V_74 ) )\r\ncontinue;\r\n}
