// Seed: 1325609181
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  reg id_3;
  assign id_3 = 1;
  assign id_2[(1)] = 1;
  reg   id_4;
  logic id_5;
  assign id_4 = id_3;
  initial begin
    id_1 <= ~id_4;
    id_3 <= #id_6 1;
  end
endmodule
