Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 15 22:17:08 2022
| Host         : Xenon-Stack running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (800)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (800)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/hcount_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[4]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[4]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[4]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[5]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[5]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[5]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[2]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[2]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[2]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[4]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[4]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[4]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/fire_ready_reg_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/rom_selector_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/rom_selector_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/missile/rom_selector_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/fire_btn_signal_reg_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/Top_0/U0/ship_i/fire_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.114        0.000                      0                 2403        0.017        0.000                      0                 2403        3.000        0.000                       0                  1265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_fast_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clk_slow_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.995        0.000                      0                 1778        0.017        0.000                      0                 1778        4.020        0.000                       0                   946  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_fast_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                    10  
  clk_slow_design_1_clk_wiz_0_0         25.189        0.000                      0                  585        0.075        0.000                      0                  585       19.500        0.000                       0                   305  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_slow_design_1_clk_wiz_0_0        3.114        0.000                      0                  107        0.102        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_slow_design_1_clk_wiz_0_0  clk_slow_design_1_clk_wiz_0_0       36.060        0.000                      0                   40        0.661        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 2.480ns (41.948%)  route 3.432ns (58.052%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.585    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.919 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.651     8.570    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.331     8.901 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.901    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.552    12.744    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.075    12.896    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 2.362ns (40.183%)  route 3.516ns (59.817%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.585    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.735     8.542    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.325     8.867 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.867    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.552    12.744    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.075    12.896    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 2.434ns (42.063%)  route 3.353ns (57.937%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.585    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.898 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.571     8.470    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.306     8.776 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.776    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.552    12.744    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.031    12.852    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.151ns (23.125%)  route 3.826ns (76.875%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.644     6.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y49          LUT4 (Prop_lut4_I3_O)        0.124     6.283 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=28, routed)          0.927     7.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.124     7.334 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.632     7.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X8Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.497    12.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X8Y53          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.348ns (40.583%)  route 3.438ns (59.417%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.784 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.656     8.441    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X0Y47          LUT3 (Prop_lut3_I0_O)        0.334     8.775 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.775    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.548    12.740    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.118    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 2.338ns (41.086%)  route 3.352ns (58.914%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.805 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.571     8.376    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X0Y47          LUT3 (Prop_lut3_I0_O)        0.303     8.679 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.679    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.548    12.740    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.081    12.898    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 2.356ns (42.253%)  route 3.220ns (57.747%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.585    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.824 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.439     8.263    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.302     8.565 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.565    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.552    12.744    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.029    12.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 2.266ns (40.671%)  route 3.306ns (59.330%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.710 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.524     8.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X0Y47          LUT3 (Prop_lut3_I0_O)        0.326     8.561 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.561    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.548    12.740    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.118    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.123ns (38.683%)  route 3.365ns (61.317%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.561 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.584     8.145    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.332     8.477 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.477    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X5Y46          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.551    12.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y46          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.075    12.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.222ns (40.904%)  route 3.210ns (59.096%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.681     2.989    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.796     4.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.564 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.827     5.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.491     6.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.124     6.130 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.667     6.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.921 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.693 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.429     8.122    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X0Y47          LUT3 (Prop_lut3_I0_O)        0.299     8.421 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.421    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.548    12.740    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.077    12.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  4.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.131%)  route 0.177ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.565     0.906    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.177     1.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[28]
    SLICE_X8Y48          FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.835     1.205    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y48          FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.053     1.229    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.506%)  route 0.204ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.565     0.906    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.204     1.274    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[19]
    SLICE_X8Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.835     1.205    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.059     1.235    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.192     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.192     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.247ns (54.101%)  route 0.210ns (45.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.565     0.906    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].reg3_reg[2]/Q
                         net (fo=1, routed)           0.210     1.263    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[2]
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.099     1.362 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/axi_gpio_0/U0/ip2bus_data[2]
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.835     1.205    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.565     0.906    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.134     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.609%)  route 0.191ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.191     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.246ns (51.357%)  route 0.233ns (48.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.565     0.906    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].reg3_reg[11]/Q
                         net (fo=1, routed)           0.233     1.287    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[11]
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.098     1.385 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/axi_gpio_0/U0/ip2bus_data[11]
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.835     1.205    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.120     1.296    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.968%)  route 0.228ns (64.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.228     1.277    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.069    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y47    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y46   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y48   design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y50    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y50   design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[11].reg1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y50    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[12].reg1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y49    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fast_design_1_clk_wiz_0_0
  To Clock:  clk_fast_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fast_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y92     design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y91     design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y98     design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y97     design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y96     design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y95     design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y74     design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y73     design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_slow_design_1_clk_wiz_0_0
  To Clock:  clk_slow_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.189ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C/CE
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.477ns  (logic 2.729ns (18.850%)  route 11.748ns (81.150%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 f  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 r  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.265    13.094    design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg_reg[9]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg[9]_C_i_1/O
                         net (fo=40, routed)          2.922    16.139    design_1_i/Top_0/U0/missile/ball_y_next_mux
    SLICE_X34Y59         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.488    41.488    design_1_i/Top_0/U0/missile/Clk
    SLICE_X34Y59         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C/C
                         clock pessimism              0.104    41.592    
                         clock uncertainty           -0.095    41.497    
    SLICE_X34Y59         FDCE (Setup_fdce_C_CE)      -0.169    41.328    design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         41.328    
                         arrival time                         -16.139    
  -------------------------------------------------------------------
                         slack                                 25.189    

Slack (MET) :             25.212ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.494ns  (logic 2.729ns (18.829%)  route 11.765ns (81.171%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 41.563 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 f  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 r  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.265    13.094    design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg_reg[9]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg[9]_C_i_1/O
                         net (fo=40, routed)          2.938    16.156    design_1_i/Top_0/U0/missile/ball_y_next_mux
    SLICE_X36Y60         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.563    41.563    design_1_i/Top_0/U0/missile/Clk
    SLICE_X36Y60         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[4]_P/C
                         clock pessimism              0.104    41.667    
                         clock uncertainty           -0.095    41.572    
    SLICE_X36Y60         FDPE (Setup_fdpe_C_CE)      -0.205    41.367    design_1_i/Top_0/U0/missile/ball_x_reg_reg[4]_P
  -------------------------------------------------------------------
                         required time                         41.367    
                         arrival time                         -16.156    
  -------------------------------------------------------------------
                         slack                                 25.212    

Slack (MET) :             25.416ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.247ns  (logic 2.729ns (19.155%)  route 11.518ns (80.845%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 f  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 r  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.265    13.094    design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg_reg[9]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg[9]_C_i_1/O
                         net (fo=40, routed)          2.692    15.909    design_1_i/Top_0/U0/missile/ball_y_next_mux
    SLICE_X34Y63         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.485    41.485    design_1_i/Top_0/U0/missile/Clk
    SLICE_X34Y63         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P/C
                         clock pessimism              0.104    41.589    
                         clock uncertainty           -0.095    41.494    
    SLICE_X34Y63         FDPE (Setup_fdpe_C_CE)      -0.169    41.325    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 25.416    

Slack (MET) :             25.418ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.247ns  (logic 2.729ns (19.155%)  route 11.518ns (80.845%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 f  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 r  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.265    13.094    design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg_reg[9]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg[9]_C_i_1/O
                         net (fo=40, routed)          2.692    15.909    design_1_i/Top_0/U0/missile/ball_y_next_mux
    SLICE_X34Y61         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.487    41.487    design_1_i/Top_0/U0/missile/Clk
    SLICE_X34Y61         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P/C
                         clock pessimism              0.104    41.591    
                         clock uncertainty           -0.095    41.496    
    SLICE_X34Y61         FDPE (Setup_fdpe_C_CE)      -0.169    41.327    design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         41.327    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 25.418    

Slack (MET) :             25.444ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 3.792ns (26.745%)  route 10.386ns (73.255%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 r  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 f  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 f  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 f  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 f  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.295    13.124    design_1_i/Top_0/U0/missile/fire_reg_reg
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.150    13.274 r  design_1_i/Top_0/U0/missile/ball_x_reg[9]_C_i_2/O
                         net (fo=8, routed)           0.736    14.010    design_1_i/Top_0/U0/missile/ball_x_reg[9]_C_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.599 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.599    design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C_i_1_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.713 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.713    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C_i_1_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.047 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C_i_1/O[1]
                         net (fo=2, routed)           0.794    15.840    design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C_i_1_n_6
    SLICE_X30Y62         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.485    41.485    design_1_i/Top_0/U0/missile/Clk
    SLICE_X30Y62         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C/C
                         clock pessimism              0.104    41.589    
                         clock uncertainty           -0.095    41.494    
    SLICE_X30Y62         FDCE (Setup_fdce_C_D)       -0.210    41.284    design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 25.444    

Slack (MET) :             25.468ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_C/CE
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.196ns  (logic 2.729ns (19.223%)  route 11.467ns (80.777%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 f  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 r  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.265    13.094    design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg_reg[9]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg[9]_C_i_1/O
                         net (fo=40, routed)          2.641    15.858    design_1_i/Top_0/U0/missile/ball_y_next_mux
    SLICE_X33Y59         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.488    41.488    design_1_i/Top_0/U0/missile/Clk
    SLICE_X33Y59         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_C/C
                         clock pessimism              0.138    41.626    
                         clock uncertainty           -0.095    41.531    
    SLICE_X33Y59         FDCE (Setup_fdce_C_CE)      -0.205    41.326    design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                         -15.858    
  -------------------------------------------------------------------
                         slack                                 25.468    

Slack (MET) :             25.527ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 3.678ns (26.089%)  route 10.420ns (73.911%))
  Logic Levels:           10  (CARRY4=2 LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 r  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 f  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 f  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 f  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 f  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.295    13.124    design_1_i/Top_0/U0/missile/fire_reg_reg
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.150    13.274 r  design_1_i/Top_0/U0/missile/ball_x_reg[9]_C_i_2/O
                         net (fo=8, routed)           0.736    14.010    design_1_i/Top_0/U0/missile/ball_x_reg[9]_C_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.599 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.599    design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C_i_1_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.933 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C_i_1/O[1]
                         net (fo=2, routed)           0.827    15.760    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C_i_1_n_6
    SLICE_X30Y60         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.487    41.487    design_1_i/Top_0/U0/missile/Clk
    SLICE_X30Y60         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[5]_C/C
                         clock pessimism              0.104    41.591    
                         clock uncertainty           -0.095    41.496    
    SLICE_X30Y60         FDCE (Setup_fdce_C_D)       -0.210    41.286    design_1_i/Top_0/U0/missile/ball_x_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         41.286    
                         arrival time                         -15.760    
  -------------------------------------------------------------------
                         slack                                 25.527    

Slack (MET) :             25.550ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.038ns  (logic 3.792ns (27.013%)  route 10.246ns (72.987%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 r  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 f  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 f  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 f  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 f  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.295    13.124    design_1_i/Top_0/U0/missile/fire_reg_reg
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.150    13.274 r  design_1_i/Top_0/U0/missile/ball_x_reg[9]_C_i_2/O
                         net (fo=8, routed)           0.736    14.010    design_1_i/Top_0/U0/missile/ball_x_reg[9]_C_i_2_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    14.599 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.599    design_1_i/Top_0/U0/missile/ball_x_reg_reg[3]_C_i_1_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.713 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.713    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C_i_1_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.047 r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C_i_1/O[1]
                         net (fo=2, routed)           0.653    15.700    design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C_i_1_n_6
    SLICE_X31Y61         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.486    41.486    design_1_i/Top_0/U0/missile/Clk
    SLICE_X31Y61         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_P/C
                         clock pessimism              0.104    41.590    
                         clock uncertainty           -0.095    41.495    
    SLICE_X31Y61         FDPE (Setup_fdpe_C_D)       -0.246    41.249    design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         41.249    
                         arrival time                         -15.700    
  -------------------------------------------------------------------
                         slack                                 25.550    

Slack (MET) :             25.557ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C/CE
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.107ns  (logic 2.729ns (19.344%)  route 11.378ns (80.656%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 f  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 r  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.265    13.094    design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg_reg[9]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg[9]_C_i_1/O
                         net (fo=40, routed)          2.552    15.769    design_1_i/Top_0/U0/missile/ball_y_next_mux
    SLICE_X34Y62         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.486    41.486    design_1_i/Top_0/U0/missile/Clk
    SLICE_X34Y62         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C/C
                         clock pessimism              0.104    41.590    
                         clock uncertainty           -0.095    41.495    
    SLICE_X34Y62         FDCE (Setup_fdce_C_CE)      -0.169    41.326    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                 25.557    

Slack (MET) :             25.564ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_C/CE
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.100ns  (logic 2.729ns (19.355%)  route 11.371ns (80.645%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 r  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.351     4.014    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X27Y61         LDCE (SetClr_ldce_CLR_Q)     1.087     5.101 f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.465     5.565    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_LDC_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.689 f  design_1_i/Top_0/U0/missile/missile_on_out3_carry_i_16/O
                         net (fo=9, routed)           0.989     6.679    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_0[3]
    SLICE_X27Y59         LUT5 (Prop_lut5_I4_O)        0.152     6.831 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9/O
                         net (fo=3, routed)           1.222     8.053    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_9_n_0
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.326     8.379 r  design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19/O
                         net (fo=2, routed)           1.169     9.548    design_1_i/Top_0/U0/missile/y_delta_reg[9]_i_19_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.672 r  design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3/O
                         net (fo=3, routed)           1.033    10.705    design_1_i/Top_0/U0/missile/x_delta_reg[0]_i_3_n_0
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  design_1_i/Top_0/U0/missile/fire_reg_i_2/O
                         net (fo=36, routed)          2.265    13.094    design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg_reg[9]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  design_1_i/Top_0/U0/hdmi_sync_i/ball_y_reg[9]_C_i_1/O
                         net (fo=40, routed)          2.544    15.762    design_1_i/Top_0/U0/missile/ball_y_next_mux
    SLICE_X33Y61         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.487    41.487    design_1_i/Top_0/U0/missile/Clk
    SLICE_X33Y61         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_C/C
                         clock pessimism              0.138    41.625    
                         clock uncertainty           -0.095    41.530    
    SLICE_X33Y61         FDCE (Setup_fdce_C_CE)      -0.205    41.325    design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_C
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -15.762    
  -------------------------------------------------------------------
                         slack                                 25.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.342ns (76.341%)  route 0.106ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.593     0.593    design_1_i/Top_0/U0/asteroid2/Clk
    SLICE_X40Y49         FDCE                                         r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[5]/Q
                         net (fo=10, routed)          0.105     0.839    design_1_i/Top_0/U0/asteroid2/Q[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.986 r  design_1_i/Top_0/U0/asteroid2/ball_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.987    design_1_i/Top_0/U0/asteroid2/ball_y_reg0_carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.041 r  design_1_i/Top_0/U0/asteroid2/ball_y_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.041    design_1_i/Top_0/U0/asteroid2/ball_y_reg0__0[8]
    SLICE_X40Y50         FDCE                                         r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.861     0.861    design_1_i/Top_0/U0/asteroid2/Clk
    SLICE_X40Y50         FDCE                                         r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[8]/C
                         clock pessimism              0.000     0.861    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.105     0.966    design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.378ns (78.101%)  route 0.106ns (21.899%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.593     0.593    design_1_i/Top_0/U0/asteroid2/Clk
    SLICE_X40Y49         FDCE                                         r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[5]/Q
                         net (fo=10, routed)          0.105     0.839    design_1_i/Top_0/U0/asteroid2/Q[5]
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.986 r  design_1_i/Top_0/U0/asteroid2/ball_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.987    design_1_i/Top_0/U0/asteroid2/ball_y_reg0_carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.077 r  design_1_i/Top_0/U0/asteroid2/ball_y_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.077    design_1_i/Top_0/U0/asteroid2/ball_y_reg0__0[9]
    SLICE_X40Y50         FDCE                                         r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.861     0.861    design_1_i/Top_0/U0/asteroid2/Clk
    SLICE_X40Y50         FDCE                                         r  design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[9]/C
                         clock pessimism              0.000     0.861    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.105     0.966    design_1_i/Top_0/U0/asteroid2/ball_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     0.577    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.718 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.774    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y74         FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.844     0.844    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.267     0.577    
    SLICE_X43Y74         FDPE (Hold_fdpe_C_D)         0.075     0.652    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.591     0.591    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.134     0.866    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.861     0.861    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.254     0.607    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121     0.728    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.591     0.591    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140     0.872    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y98         LUT2 (Prop_lut2_I1_O)        0.045     0.917 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000     0.917    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.861     0.861    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120     0.724    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.109%)  route 0.140ns (49.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.590     0.590    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.140     0.871    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X42Y95         FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860     0.860    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X42Y95         FDSE (Hold_fdse_C_D)         0.060     0.666    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.577     0.577    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.128     0.705 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.624     1.329    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.845     0.845    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.234     0.611    
    OLOGIC_X0Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.116    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.588     0.588    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y89         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.162     0.891    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in
    SLICE_X42Y89         LUT3 (Prop_lut3_I2_O)        0.045     0.936 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X42Y89         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.858     0.858    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.257     0.601    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.121     0.722    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.589     0.589    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y90         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.143     0.896    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.941 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.941    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X42Y91         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.859     0.859    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120     0.725    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.588     0.588    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.148     0.736 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.093     0.828    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_3_in
    SLICE_X42Y89         LUT5 (Prop_lut5_I4_O)        0.099     0.927 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.927    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in7_in
    SLICE_X42Y89         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.858     0.858    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                         clock pessimism             -0.270     0.588    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.121     0.709    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_slow_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y92     design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y36     design_1_i/Top_0/U0/LoadUnLoadMemMod/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y36      design_1_i/Top_0/U0/LoadUnLoadMemMod/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y52     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y91     design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y36     design_1_i/Top_0/U0/LoadUnLoadMemMod/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y37     design_1_i/Top_0/U0/LoadUnLoadMemMod/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y36      design_1_i/Top_0/U0/LoadUnLoadMemMod/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y52     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y53     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     design_1_i/Top_0/U0/hdmi_sync_i/vcount_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_slow_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.401ns  (logic 1.095ns (24.880%)  route 3.306ns (75.120%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 41.549 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.755    35.930    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.354    36.284 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[0]_INST_0/O
                         net (fo=4, routed)           1.107    37.391    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.549    41.549    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.549    
                         clock uncertainty           -0.276    41.273    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768    40.505    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.505    
                         arrival time                         -37.391    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.454ns  (logic 1.069ns (24.003%)  route 3.385ns (75.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.871    36.046    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.328    36.374 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[5]_INST_0/O
                         net (fo=4, routed)           1.070    37.444    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.537    41.537    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.537    
                         clock uncertainty           -0.276    41.261    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.695    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.695    
                         arrival time                         -37.444    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.239ns  (logic 0.580ns (13.682%)  route 3.659ns (86.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    33.446 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=25, routed)          2.604    36.050    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[17]
    SLICE_X7Y36          LUT5 (Prop_lut5_I1_O)        0.124    36.174 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[6]_INST_0/O
                         net (fo=2, routed)           1.055    37.229    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.537    41.537    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.537    
                         clock uncertainty           -0.276    41.261    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    40.524    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.524    
                         arrival time                         -37.229    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.413ns  (logic 1.069ns (24.222%)  route 3.344ns (75.778%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.871    36.046    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.328    36.374 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[5]_INST_0/O
                         net (fo=4, routed)           1.030    37.403    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.546    41.546    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.276    41.270    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.704    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                         -37.403    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.200ns  (logic 1.095ns (26.071%)  route 3.105ns (73.929%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.755    35.930    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.354    36.284 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[0]_INST_0/O
                         net (fo=4, routed)           0.906    37.190    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.537    41.537    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.537    
                         clock uncertainty           -0.276    41.261    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768    40.493    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.493    
                         arrival time                         -37.190    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.412ns  (logic 1.069ns (24.227%)  route 3.343ns (75.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 41.549 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.693    35.868    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.328    36.196 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[2]_INST_0/O
                         net (fo=4, routed)           1.207    37.402    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.549    41.549    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.549    
                         clock uncertainty           -0.276    41.273    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    40.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                         -37.402    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.405ns  (logic 1.069ns (24.268%)  route 3.336ns (75.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 41.549 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.871    36.046    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I2_O)        0.328    36.374 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[5]_INST_0/O
                         net (fo=4, routed)           1.021    37.395    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.549    41.549    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.549    
                         clock uncertainty           -0.276    41.273    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                         -37.395    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.161ns  (logic 1.095ns (26.318%)  route 3.066ns (73.682%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.755    35.930    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.354    36.284 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[0]_INST_0/O
                         net (fo=4, routed)           0.867    37.151    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.546    41.546    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.276    41.270    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768    40.502    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.502    
                         arrival time                         -37.151    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.360ns  (logic 1.069ns (24.520%)  route 3.291ns (75.480%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 41.549 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    33.409 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=23, routed)          1.444    34.853    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[16]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.322    35.175 f  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2/O
                         net (fo=25, routed)          0.535    35.710    design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[12]_INST_0_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.328    36.038 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_addr[6]_INST_0/O
                         net (fo=4, routed)           1.312    37.350    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.549    41.549    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.549    
                         clock uncertainty           -0.276    41.273    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                         -37.350    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.177ns  (logic 0.580ns (13.884%)  route 3.597ns (86.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 41.542 - 40.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.682    32.990    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    33.446 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=25, routed)          2.604    36.050    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[17]
    SLICE_X7Y36          LUT5 (Prop_lut5_I1_O)        0.124    36.174 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[6]_INST_0/O
                         net (fo=2, routed)           0.994    37.167    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.542    41.542    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.542    
                         clock uncertainty           -0.276    41.266    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    40.529    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.529    
                         arrival time                         -37.167    
  -------------------------------------------------------------------
                         slack                                  3.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.227ns (35.473%)  route 0.413ns (64.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.563     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.155     1.186    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[2]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.099     1.285 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[2]_INST_0/O
                         net (fo=2, routed)           0.258     1.543    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     0.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.276     1.145    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.148%)  route 0.475ns (71.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.563     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.284     1.329    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[3]
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.045     1.374 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[3]_INST_0/O
                         net (fo=2, routed)           0.190     1.564    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     0.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.276     1.145    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.112%)  route 0.500ns (72.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.567     0.908    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=25, routed)          0.215     1.264    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[17]
    SLICE_X7Y43          LUT5 (Prop_lut5_I1_O)        0.045     1.309 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[10]_INST_0/O
                         net (fo=2, routed)           0.285     1.594    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.876     0.876    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.276     1.152    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.448    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.998%)  route 0.503ns (73.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.567     0.908    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=25, routed)          0.215     1.264    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[17]
    SLICE_X7Y43          LUT5 (Prop_lut5_I1_O)        0.045     1.309 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[10]_INST_0/O
                         net (fo=2, routed)           0.288     1.596    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.874     0.874    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.276     1.150    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.446    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.222%)  route 0.523ns (73.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.563     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.287     1.331    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[4]
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.045     1.376 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[4]_INST_0/O
                         net (fo=2, routed)           0.237     1.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     0.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.276     1.145    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.121%)  route 0.509ns (70.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.565     0.906    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.331     1.401    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[7]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.446 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[7]_INST_0/O
                         net (fo=2, routed)           0.177     1.623    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     0.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.276     1.145    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.310%)  route 0.496ns (68.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.563     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.102     1.133    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.098     1.231 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[1]_INST_0/O
                         net (fo=2, routed)           0.394     1.625    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.864     0.864    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.276     1.140    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.436    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.126%)  route 0.534ns (71.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.566     0.907    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y44         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.296     1.366    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[14]
    SLICE_X10Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.411 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[14]_INST_0/O
                         net (fo=2, routed)           0.238     1.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.874     0.874    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.276     1.150    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.446    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.226ns (30.389%)  route 0.518ns (69.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.563     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.102     1.133    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[1]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.098     1.231 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[1]_INST_0/O
                         net (fo=2, routed)           0.416     1.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     0.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.276     1.145    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.074%)  route 0.535ns (71.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.565     0.906    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.228     1.297    design_1_i/Top_0/U0/LoadUnLoadMemMod/GPIO_Ins[0]
    SLICE_X8Y35          LUT5 (Prop_lut5_I4_O)        0.045     1.342 r  design_1_i/Top_0/U0/LoadUnLoadMemMod/PNL_BRAM_din[0]_INST_0/O
                         net (fo=2, routed)           0.307     1.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.869     0.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.276     1.145    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_slow_design_1_clk_wiz_0_0
  To Clock:  clk_slow_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.060ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.668ns (21.091%)  route 2.499ns (78.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.663     1.663    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X34Y54         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.181 r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]/Q
                         net (fo=27, routed)          1.348     3.529    design_1_i/Top_0/U0/ship_i/Q[0]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.150     3.679 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.151     4.830    design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_C_1
    SLICE_X26Y57         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.488    41.488    design_1_i/Top_0/U0/missile/Clk
    SLICE_X26Y57         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_C/C
                         clock pessimism              0.104    41.592    
                         clock uncertainty           -0.095    41.497    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.607    40.890    design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                 36.060    

Slack (MET) :             36.493ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.668ns (23.870%)  route 2.130ns (76.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.661     1.661    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y59         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.518     2.179 r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[9]/Q
                         net (fo=10, routed)          1.443     3.622    design_1_i/Top_0/U0/ship_i/Q[9]
    SLICE_X28Y59         LUT2 (Prop_lut2_I1_O)        0.150     3.772 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.688     4.459    design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_C_0
    SLICE_X28Y61         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.486    41.486    design_1_i/Top_0/U0/missile/Clk
    SLICE_X28Y61         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_C/C
                         clock pessimism              0.104    41.590    
                         clock uncertainty           -0.095    41.495    
    SLICE_X28Y61         FDCE (Recov_fdce_C_CLR)     -0.543    40.952    design_1_i/Top_0/U0/missile/ball_y_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         40.952    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                 36.493    

Slack (MET) :             36.495ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.642ns (21.534%)  route 2.339ns (78.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]/Q
                         net (fo=17, routed)          1.557     3.737    design_1_i/Top_0/U0/ship_i/Q[5]
    SLICE_X27Y60         LUT2 (Prop_lut2_I0_O)        0.124     3.861 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.783     4.643    design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_P_0
    SLICE_X29Y58         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.488    41.488    design_1_i/Top_0/U0/missile/Clk
    SLICE_X29Y58         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_P/C
                         clock pessimism              0.104    41.592    
                         clock uncertainty           -0.095    41.497    
    SLICE_X29Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    41.138    design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                         41.138    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                 36.495    

Slack (MET) :             36.508ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.642ns (21.630%)  route 2.326ns (78.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.663     1.663    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X34Y54         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     2.181 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[0]/Q
                         net (fo=27, routed)          1.348     3.529    design_1_i/Top_0/U0/ship_i/Q[0]
    SLICE_X28Y57         LUT2 (Prop_lut2_I0_O)        0.124     3.653 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.978     4.631    design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_P_0
    SLICE_X26Y55         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.489    41.489    design_1_i/Top_0/U0/missile/Clk
    SLICE_X26Y55         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_P/C
                         clock pessimism              0.104    41.593    
                         clock uncertainty           -0.095    41.498    
    SLICE_X26Y55         FDPE (Recov_fdpe_C_PRE)     -0.359    41.139    design_1_i/Top_0/U0/missile/ball_y_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         41.139    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 36.508    

Slack (MET) :             36.513ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.608ns (22.078%)  route 2.146ns (77.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659     1.659    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y62         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.456     2.115 r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]/Q
                         net (fo=16, routed)          1.486     3.601    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[1]
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.152     3.753 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.660     4.413    design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_C_1
    SLICE_X33Y57         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.489    41.489    design_1_i/Top_0/U0/missile/Clk
    SLICE_X33Y57         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_C/C
                         clock pessimism              0.138    41.627    
                         clock uncertainty           -0.095    41.532    
    SLICE_X33Y57         FDCE (Recov_fdce_C_CLR)     -0.607    40.925    design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         40.925    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                 36.513    

Slack (MET) :             36.737ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.580ns (21.140%)  route 2.164ns (78.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.659     1.659    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y62         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.456     2.115 f  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[1]/Q
                         net (fo=16, routed)          1.486     3.601    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[1]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124     3.725 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.677     4.403    design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_P_0
    SLICE_X35Y57         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.489    41.489    design_1_i/Top_0/U0/missile/Clk
    SLICE_X35Y57         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_P/C
                         clock pessimism              0.104    41.593    
                         clock uncertainty           -0.095    41.498    
    SLICE_X35Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    41.139    design_1_i/Top_0/U0/missile/ball_x_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                         41.139    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 36.737    

Slack (MET) :             36.787ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.664ns (27.260%)  route 1.772ns (72.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y57         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.518     2.180 r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[1]/Q
                         net (fo=25, routed)          1.170     3.350    design_1_i/Top_0/U0/ship_i/Q[1]
    SLICE_X28Y57         LUT2 (Prop_lut2_I1_O)        0.146     3.496 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.602     4.098    design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_C_0
    SLICE_X25Y57         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.484    41.484    design_1_i/Top_0/U0/missile/Clk
    SLICE_X25Y57         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_C/C
                         clock pessimism              0.104    41.588    
                         clock uncertainty           -0.095    41.493    
    SLICE_X25Y57         FDCE (Recov_fdce_C_CLR)     -0.609    40.884    design_1_i/Top_0/U0/missile/ball_y_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 36.787    

Slack (MET) :             36.798ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.670ns (27.641%)  route 1.754ns (72.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[5]/Q
                         net (fo=17, routed)          1.206     3.386    design_1_i/Top_0/U0/ship_i/Q[5]
    SLICE_X29Y58         LUT2 (Prop_lut2_I1_O)        0.152     3.538 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.548     4.086    design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_C_1
    SLICE_X29Y57         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.488    41.488    design_1_i/Top_0/U0/missile/Clk
    SLICE_X29Y57         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_C/C
                         clock pessimism              0.104    41.592    
                         clock uncertainty           -0.095    41.497    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.613    40.884    design_1_i/Top_0/U0/missile/ball_y_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                 36.798    

Slack (MET) :             36.838ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.608ns (24.529%)  route 1.871ns (75.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658     1.658    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y63         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.456     2.114 r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]/Q
                         net (fo=13, routed)          1.086     3.200    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[7]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.152     3.352 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.785     4.137    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C_0
    SLICE_X34Y62         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.486    41.486    design_1_i/Top_0/U0/missile/Clk
    SLICE_X34Y62         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C/C
                         clock pessimism              0.104    41.590    
                         clock uncertainty           -0.095    41.495    
    SLICE_X34Y62         FDCE (Recov_fdce_C_CLR)     -0.521    40.974    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                 36.838    

Slack (MET) :             36.870ns  (required time - arrival time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@40.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.668ns (28.352%)  route 1.688ns (71.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.662     1.662    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.180 r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[6]/Q
                         net (fo=15, routed)          1.333     3.513    design_1_i/Top_0/U0/ship_i/Q[6]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.150     3.663 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.355     4.018    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C_0
    SLICE_X26Y61         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         1.487    41.487    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.486    41.486    design_1_i/Top_0/U0/missile/Clk
    SLICE_X26Y61         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C/C
                         clock pessimism              0.104    41.590    
                         clock uncertainty           -0.095    41.495    
    SLICE_X26Y61         FDCE (Recov_fdce_C_CLR)     -0.607    40.888    design_1_i/Top_0/U0/missile/ball_y_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                         40.888    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                 36.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.744%)  route 0.439ns (70.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.557     0.557    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y63         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.698 f  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[7]/Q
                         net (fo=13, routed)          0.280     0.978    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[7]
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.023 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.159     1.182    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P_0
    SLICE_X34Y63         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.826     0.826    design_1_i/Top_0/U0/missile/Clk
    SLICE_X34Y63         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P/C
                         clock pessimism             -0.234     0.592    
    SLICE_X34Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     0.521    design_1_i/Top_0/U0/missile/ball_x_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.314%)  route 0.400ns (65.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.560     0.560    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[8]/Q
                         net (fo=12, routed)          0.270     0.993    design_1_i/Top_0/U0/ship_i/Q[8]
    SLICE_X28Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.038 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.130     1.169    design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_P_0
    SLICE_X27Y59         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.829     0.829    design_1_i/Top_0/U0/missile/Clk
    SLICE_X27Y59         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_P/C
                         clock pessimism             -0.234     0.595    
    SLICE_X27Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     0.500    design_1_i/Top_0/U0/missile/ball_y_reg_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.439%)  route 0.468ns (71.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.557     0.557    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y63         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.698 f  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[8]/Q
                         net (fo=11, routed)          0.249     0.947    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[8]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.992 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.219     1.211    design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_P_1
    SLICE_X32Y62         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.826     0.826    design_1_i/Top_0/U0/missile/Clk
    SLICE_X32Y62         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_P/C
                         clock pessimism             -0.253     0.573    
    SLICE_X32Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.502    design_1_i/Top_0/U0/missile/ball_x_reg_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.464%)  route 0.467ns (71.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.561     0.561    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X35Y55         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[0]/Q
                         net (fo=22, routed)          0.337     1.038    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[0]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.083 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.214    design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_P_0
    SLICE_X33Y58         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.829     0.829    design_1_i/Top_0/U0/missile/Clk
    SLICE_X33Y58         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_P/C
                         clock pessimism             -0.234     0.595    
    SLICE_X33Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     0.500    design_1_i/Top_0/U0/missile/ball_x_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.762%)  route 0.484ns (72.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.558     0.558    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y62         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     0.699 f  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[2]/Q
                         net (fo=13, routed)          0.294     0.993    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[2]
    SLICE_X31Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.038 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.190     1.228    design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_P_0
    SLICE_X31Y58         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.829     0.829    design_1_i/Top_0/U0/missile/Clk
    SLICE_X31Y58         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_P/C
                         clock pessimism             -0.234     0.595    
    SLICE_X31Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     0.500    design_1_i/Top_0/U0/missile/ball_x_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.870%)  route 0.506ns (73.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.557     0.557    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y63         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.698 r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]/Q
                         net (fo=13, routed)          0.272     0.970    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[6]
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.015 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.234     1.249    design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_C_0
    SLICE_X32Y61         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.828     0.828    design_1_i/Top_0/U0/missile/Clk
    SLICE_X32Y61         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_C/C
                         clock pessimism             -0.253     0.575    
    SLICE_X32Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.508    design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.209ns (29.593%)  route 0.497ns (70.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.560     0.560    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y57         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[3]/Q
                         net (fo=19, routed)          0.307     1.031    design_1_i/Top_0/U0/ship_i/Q[3]
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.076 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.190     1.266    design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_P_0
    SLICE_X28Y56         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.830     0.830    design_1_i/Top_0/U0/missile/Clk
    SLICE_X28Y56         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_P/C
                         clock pessimism             -0.234     0.596    
    SLICE_X28Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     0.525    design_1_i/Top_0/U0/missile/ball_y_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.375%)  route 0.502ns (70.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.560     0.560    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X32Y58         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.724 f  design_1_i/Top_0/U0/ship_i/bar_y_reg_reg[7]/Q
                         net (fo=15, routed)          0.263     0.987    design_1_i/Top_0/U0/ship_i/Q[7]
    SLICE_X28Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.032 f  design_1_i/Top_0/U0/ship_i/ball_y_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.239     1.271    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P_1
    SLICE_X28Y60         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.828     0.828    design_1_i/Top_0/U0/missile/Clk
    SLICE_X28Y60         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P/C
                         clock pessimism             -0.234     0.594    
    SLICE_X28Y60         FDPE (Remov_fdpe_C_PRE)     -0.071     0.523    design_1_i/Top_0/U0/missile/ball_y_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.809%)  route 0.535ns (74.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.557     0.557    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y63         FDPE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.698 f  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[6]/Q
                         net (fo=13, routed)          0.353     1.051    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[6]
    SLICE_X35Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.096 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.181     1.277    design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P_0
    SLICE_X34Y61         FDPE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.829     0.829    design_1_i/Top_0/U0/missile/Clk
    SLICE_X34Y61         FDPE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P/C
                         clock pessimism             -0.234     0.595    
    SLICE_X34Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     0.524    design_1_i/Top_0/U0/missile/ball_x_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.184ns (27.170%)  route 0.493ns (72.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.557     0.557    design_1_i/Top_0/U0/ship_i/Clk
    SLICE_X33Y64         FDCE                                         r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]/Q
                         net (fo=10, routed)          0.253     0.950    design_1_i/Top_0/U0/ship_i/bar_x_reg_reg[9]_0[9]
    SLICE_X32Y63         LUT2 (Prop_lut2_I1_O)        0.043     0.993 f  design_1_i/Top_0/U0/ship_i/ball_x_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.241     1.234    design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C_1
    SLICE_X30Y62         FDCE                                         f  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=947, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.826     0.826    design_1_i/Top_0/U0/missile/Clk
    SLICE_X30Y62         FDCE                                         r  design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C/C
                         clock pessimism             -0.234     0.592    
    SLICE_X30Y62         FDCE (Remov_fdce_C_CLR)     -0.133     0.459    design_1_i/Top_0/U0/missile/ball_x_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.775    





