
MagStrain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007034  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  08007140  08007140  00017140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077c4  080077c4  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080077c4  080077c4  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080077c4  080077c4  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077c4  080077c4  000177c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077c8  080077c8  000177c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080077cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  2000001c  080077e8  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  080077e8  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb44  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f1  00000000  00000000  0002eb89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  00031380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c28  00000000  00000000  00032070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000c091  00000000  00000000  00032c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00003cd3  00000000  00000000  0003ed29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  000429fc  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000035b4  00000000  00000000  00042a4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08007128 	.word	0x08007128

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08007128 	.word	0x08007128

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2iz>:
 8000704:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800070c:	d30f      	bcc.n	800072e <__aeabi_f2iz+0x2a>
 800070e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d90d      	bls.n	8000734 <__aeabi_f2iz+0x30>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000720:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000724:	fa23 f002 	lsr.w	r0, r3, r2
 8000728:	bf18      	it	ne
 800072a:	4240      	negne	r0, r0
 800072c:	4770      	bx	lr
 800072e:	f04f 0000 	mov.w	r0, #0
 8000732:	4770      	bx	lr
 8000734:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000738:	d101      	bne.n	800073e <__aeabi_f2iz+0x3a>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	d105      	bne.n	800074a <__aeabi_f2iz+0x46>
 800073e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000742:	bf08      	it	eq
 8000744:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr

08000750 <AT24C02_Init>:

/**
  * @brief Инициализация AT24C02 (проверка доступности устройства)
  */
HAL_StatusTypeDef AT24C02_Init(uint8_t dev_address)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af04      	add	r7, sp, #16
 8000756:	4603      	mov	r3, r0
 8000758:	71fb      	strb	r3, [r7, #7]
    // Проверяем доступность путём чтения первого байта
    uint8_t dummy = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Mem_Read(&hi2c2, dev_address, 0x00, I2C_MEMADD_SIZE_8BIT, &dummy, 1, 100);
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	b299      	uxth	r1, r3
 8000762:	2364      	movs	r3, #100	; 0x64
 8000764:	9302      	str	r3, [sp, #8]
 8000766:	2301      	movs	r3, #1
 8000768:	9301      	str	r3, [sp, #4]
 800076a:	f107 030f 	add.w	r3, r7, #15
 800076e:	9300      	str	r3, [sp, #0]
 8000770:	2301      	movs	r3, #1
 8000772:	2200      	movs	r2, #0
 8000774:	4803      	ldr	r0, [pc, #12]	; (8000784 <AT24C02_Init+0x34>)
 8000776:	f004 faeb 	bl	8004d50 <HAL_I2C_Mem_Read>
 800077a:	4603      	mov	r3, r0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000038 	.word	0x20000038

08000788 <AT24C02_ReadByte>:

/**
  * @brief Чтение одного байта из EEPROM
  */
HAL_StatusTypeDef AT24C02_ReadByte(uint8_t dev_address, uint16_t mem_address, uint8_t *data)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af04      	add	r7, sp, #16
 800078e:	4603      	mov	r3, r0
 8000790:	603a      	str	r2, [r7, #0]
 8000792:	71fb      	strb	r3, [r7, #7]
 8000794:	460b      	mov	r3, r1
 8000796:	80bb      	strh	r3, [r7, #4]
    if (data == NULL || mem_address >= AT24C02_SIZE)
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AT24C02_ReadByte+0x1c>
 800079e:	88bb      	ldrh	r3, [r7, #4]
 80007a0:	2bff      	cmp	r3, #255	; 0xff
 80007a2:	d901      	bls.n	80007a8 <AT24C02_ReadByte+0x20>
        return HAL_ERROR;
 80007a4:	2301      	movs	r3, #1
 80007a6:	e00f      	b.n	80007c8 <AT24C02_ReadByte+0x40>
    
    return HAL_I2C_Mem_Read(&hi2c2, dev_address, (uint16_t)(mem_address & 0x00FF),
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	b299      	uxth	r1, r3
 80007ac:	88bb      	ldrh	r3, [r7, #4]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	2364      	movs	r3, #100	; 0x64
 80007b4:	9302      	str	r3, [sp, #8]
 80007b6:	2301      	movs	r3, #1
 80007b8:	9301      	str	r3, [sp, #4]
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	2301      	movs	r3, #1
 80007c0:	4803      	ldr	r0, [pc, #12]	; (80007d0 <AT24C02_ReadByte+0x48>)
 80007c2:	f004 fac5 	bl	8004d50 <HAL_I2C_Mem_Read>
 80007c6:	4603      	mov	r3, r0
                            I2C_MEMADD_SIZE_8BIT, data, 1, 100);
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000038 	.word	0x20000038

080007d4 <AT24C02_WriteByte>:

/**
  * @brief Запись одного байта в EEPROM
  */
HAL_StatusTypeDef AT24C02_WriteByte(uint8_t dev_address, uint16_t mem_address, uint8_t data)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b088      	sub	sp, #32
 80007d8:	af04      	add	r7, sp, #16
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
 80007de:	460b      	mov	r3, r1
 80007e0:	80bb      	strh	r3, [r7, #4]
 80007e2:	4613      	mov	r3, r2
 80007e4:	71bb      	strb	r3, [r7, #6]
    if (mem_address >= AT24C02_SIZE)
 80007e6:	88bb      	ldrh	r3, [r7, #4]
 80007e8:	2bff      	cmp	r3, #255	; 0xff
 80007ea:	d901      	bls.n	80007f0 <AT24C02_WriteByte+0x1c>
        return HAL_ERROR;
 80007ec:	2301      	movs	r3, #1
 80007ee:	e017      	b.n	8000820 <AT24C02_WriteByte+0x4c>
    
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c2, dev_address,
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	b299      	uxth	r1, r3
 80007f4:	88bb      	ldrh	r3, [r7, #4]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	2364      	movs	r3, #100	; 0x64
 80007fc:	9302      	str	r3, [sp, #8]
 80007fe:	2301      	movs	r3, #1
 8000800:	9301      	str	r3, [sp, #4]
 8000802:	1dbb      	adds	r3, r7, #6
 8000804:	9300      	str	r3, [sp, #0]
 8000806:	2301      	movs	r3, #1
 8000808:	4807      	ldr	r0, [pc, #28]	; (8000828 <AT24C02_WriteByte+0x54>)
 800080a:	f004 f9a7 	bl	8004b5c <HAL_I2C_Mem_Write>
 800080e:	4603      	mov	r3, r0
 8000810:	73fb      	strb	r3, [r7, #15]
                                                 (uint16_t)(mem_address & 0x00FF), 
                                                 I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
    if (status == HAL_OK)
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d102      	bne.n	800081e <AT24C02_WriteByte+0x4a>
    {
        // Ждём завершения внутреннего цикла записи EEPROM
        HAL_Delay(AT24C02_WRITE_DELAY_MS);
 8000818:	2005      	movs	r0, #5
 800081a:	f002 fedf 	bl	80035dc <HAL_Delay>
    }
    return status;
 800081e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000820:	4618      	mov	r0, r3
 8000822:	3710      	adds	r7, #16
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	20000038 	.word	0x20000038

0800082c <MX_I2C2_Init>:
/**
  * @brief Инициализация I2C2 (PB10=SCL, PB11=SDA)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef MX_I2C2_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b088      	sub	sp, #32
 8000830:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	f107 030c 	add.w	r3, r7, #12
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]

    /* === ШАГ 1: Включение тактирования === */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000840:	4b3a      	ldr	r3, [pc, #232]	; (800092c <MX_I2C2_Init+0x100>)
 8000842:	699b      	ldr	r3, [r3, #24]
 8000844:	4a39      	ldr	r2, [pc, #228]	; (800092c <MX_I2C2_Init+0x100>)
 8000846:	f043 0308 	orr.w	r3, r3, #8
 800084a:	6193      	str	r3, [r2, #24]
 800084c:	4b37      	ldr	r3, [pc, #220]	; (800092c <MX_I2C2_Init+0x100>)
 800084e:	699b      	ldr	r3, [r3, #24]
 8000850:	f003 0308 	and.w	r3, r3, #8
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000858:	4b34      	ldr	r3, [pc, #208]	; (800092c <MX_I2C2_Init+0x100>)
 800085a:	69db      	ldr	r3, [r3, #28]
 800085c:	4a33      	ldr	r2, [pc, #204]	; (800092c <MX_I2C2_Init+0x100>)
 800085e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000862:	61d3      	str	r3, [r2, #28]
 8000864:	4b31      	ldr	r3, [pc, #196]	; (800092c <MX_I2C2_Init+0x100>)
 8000866:	69db      	ldr	r3, [r3, #28]
 8000868:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]

    /* === ШАГ 2: Настройка пинов PB10 (SCL) и PB11 (SDA) === */
    GPIO_InitStruct.Pin = I2C2_SCL_PIN | I2C2_SDA_PIN;
 8000870:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000874:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;  // Alternate Function Open Drain (ОБЯЗАТЕЛЬНО!)
 8000876:	2312      	movs	r3, #18
 8000878:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800087a:	2303      	movs	r3, #3
 800087c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800087e:	f107 030c 	add.w	r3, r7, #12
 8000882:	4619      	mov	r1, r3
 8000884:	482a      	ldr	r0, [pc, #168]	; (8000930 <MX_I2C2_Init+0x104>)
 8000886:	f003 fe6f 	bl	8004568 <HAL_GPIO_Init>

    /* === ШАГ 3: Конфигурация I2C2 === */
    hi2c2.Instance = I2C2;
 800088a:	4b2a      	ldr	r3, [pc, #168]	; (8000934 <MX_I2C2_Init+0x108>)
 800088c:	4a2a      	ldr	r2, [pc, #168]	; (8000938 <MX_I2C2_Init+0x10c>)
 800088e:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = I2C2_CLOCK_SPEED;
 8000890:	4b28      	ldr	r3, [pc, #160]	; (8000934 <MX_I2C2_Init+0x108>)
 8000892:	4a2a      	ldr	r2, [pc, #168]	; (800093c <MX_I2C2_Init+0x110>)
 8000894:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000896:	4b27      	ldr	r3, [pc, #156]	; (8000934 <MX_I2C2_Init+0x108>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 800089c:	4b25      	ldr	r3, [pc, #148]	; (8000934 <MX_I2C2_Init+0x108>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a2:	4b24      	ldr	r3, [pc, #144]	; (8000934 <MX_I2C2_Init+0x108>)
 80008a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008a8:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008aa:	4b22      	ldr	r3, [pc, #136]	; (8000934 <MX_I2C2_Init+0x108>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 80008b0:	4b20      	ldr	r3, [pc, #128]	; (8000934 <MX_I2C2_Init+0x108>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008b6:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <MX_I2C2_Init+0x108>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008bc:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <MX_I2C2_Init+0x108>)
 80008be:	2200      	movs	r2, #0
 80008c0:	621a      	str	r2, [r3, #32]

    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008c2:	481c      	ldr	r0, [pc, #112]	; (8000934 <MX_I2C2_Init+0x108>)
 80008c4:	f004 f806 	bl	80048d4 <HAL_I2C_Init>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d004      	beq.n	80008d8 <MX_I2C2_Init+0xac>
    {
        USART2_Print("[I2C] КРИТИЧЕСКАЯ ОШИБКА: HAL_I2C_Init FAILED!\r\n");
 80008ce:	481c      	ldr	r0, [pc, #112]	; (8000940 <MX_I2C2_Init+0x114>)
 80008d0:	f002 f948 	bl	8002b64 <USART2_Print>
        return HAL_ERROR;
 80008d4:	2301      	movs	r3, #1
 80008d6:	e025      	b.n	8000924 <MX_I2C2_Init+0xf8>
    }

    /* === ШАГ 4: Проверка наличия устройств на шине === */
    uint8_t dummy = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	77fb      	strb	r3, [r7, #31]
    
    // Проверка LM75B (адрес 0x48)
    if (HAL_I2C_IsDeviceReady(&hi2c2, (0x48 << 1), 2, 10) == HAL_OK)
 80008dc:	230a      	movs	r3, #10
 80008de:	2202      	movs	r2, #2
 80008e0:	2190      	movs	r1, #144	; 0x90
 80008e2:	4814      	ldr	r0, [pc, #80]	; (8000934 <MX_I2C2_Init+0x108>)
 80008e4:	f004 fc9c 	bl	8005220 <HAL_I2C_IsDeviceReady>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d103      	bne.n	80008f6 <MX_I2C2_Init+0xca>
    {
        USART2_Print("[I2C] LM75B обнаружен на адресе 0x48\r\n");
 80008ee:	4815      	ldr	r0, [pc, #84]	; (8000944 <MX_I2C2_Init+0x118>)
 80008f0:	f002 f938 	bl	8002b64 <USART2_Print>
 80008f4:	e002      	b.n	80008fc <MX_I2C2_Init+0xd0>
    }
    else
    {
        USART2_Print("[I2C] ВНИМАНИЕ: LM75B НЕ ОБНАРУЖЕН на 0x48\r\n");
 80008f6:	4814      	ldr	r0, [pc, #80]	; (8000948 <MX_I2C2_Init+0x11c>)
 80008f8:	f002 f934 	bl	8002b64 <USART2_Print>
    }
    
    // Проверка AT24C02 (адрес 0x50)
    if (HAL_I2C_IsDeviceReady(&hi2c2, (0x50 << 1), 2, 10) == HAL_OK)
 80008fc:	230a      	movs	r3, #10
 80008fe:	2202      	movs	r2, #2
 8000900:	21a0      	movs	r1, #160	; 0xa0
 8000902:	480c      	ldr	r0, [pc, #48]	; (8000934 <MX_I2C2_Init+0x108>)
 8000904:	f004 fc8c 	bl	8005220 <HAL_I2C_IsDeviceReady>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d103      	bne.n	8000916 <MX_I2C2_Init+0xea>
    {
        USART2_Print("[I2C] AT24C02 обнаружен на адресе 0x50\r\n");
 800090e:	480f      	ldr	r0, [pc, #60]	; (800094c <MX_I2C2_Init+0x120>)
 8000910:	f002 f928 	bl	8002b64 <USART2_Print>
 8000914:	e002      	b.n	800091c <MX_I2C2_Init+0xf0>
    }
    else
    {
        USART2_Print("[I2C] ВНИМАНИЕ: AT24C02 НЕ ОБНАРУЖЕН на 0x50\r\n");
 8000916:	480e      	ldr	r0, [pc, #56]	; (8000950 <MX_I2C2_Init+0x124>)
 8000918:	f002 f924 	bl	8002b64 <USART2_Print>
    }

    USART2_Print("[I2C] I2C2 инициализирован: PB10=SCL, PB11=SDA @ 100 kHz\r\n");
 800091c:	480d      	ldr	r0, [pc, #52]	; (8000954 <MX_I2C2_Init+0x128>)
 800091e:	f002 f921 	bl	8002b64 <USART2_Print>
    return HAL_OK;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3720      	adds	r7, #32
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40021000 	.word	0x40021000
 8000930:	40010c00 	.word	0x40010c00
 8000934:	20000038 	.word	0x20000038
 8000938:	40005800 	.word	0x40005800
 800093c:	000186a0 	.word	0x000186a0
 8000940:	08007140 	.word	0x08007140
 8000944:	08007184 	.word	0x08007184
 8000948:	080071bc 	.word	0x080071bc
 800094c:	08007200 	.word	0x08007200
 8000950:	0800723c 	.word	0x0800723c
 8000954:	08007280 	.word	0x08007280

08000958 <HAL_I2C_MspInit>:
  * @brief  Callback инициализации MSP для I2C2
  * @param  hi2c: указатель на структуру I2C_HandleTypeDef
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
    if(hi2c->Instance == I2C2)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a0b      	ldr	r2, [pc, #44]	; (8000994 <HAL_I2C_MspInit+0x3c>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d10f      	bne.n	800098a <HAL_I2C_MspInit+0x32>
    {
        /* Включение прерываний */
        HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2101      	movs	r1, #1
 800096e:	2021      	movs	r0, #33	; 0x21
 8000970:	f003 fd13 	bl	800439a <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000974:	2021      	movs	r0, #33	; 0x21
 8000976:	f003 fd2c 	bl	80043d2 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(I2C2_ER_IRQn, 1, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2101      	movs	r1, #1
 800097e:	2022      	movs	r0, #34	; 0x22
 8000980:	f003 fd0b 	bl	800439a <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000984:	2022      	movs	r0, #34	; 0x22
 8000986:	f003 fd24 	bl	80043d2 <HAL_NVIC_EnableIRQ>
    }
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40005800 	.word	0x40005800

08000998 <LM75B_Init>:

/**
  * @brief Инициализация LM75B (проверка доступности устройства)
  */
HAL_StatusTypeDef LM75B_Init(uint8_t dev_address)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b088      	sub	sp, #32
 800099c:	af04      	add	r7, sp, #16
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
    // Проверяем доступность устройства путём чтения регистра температуры
    uint8_t dummy[2] = {0};
 80009a2:	2300      	movs	r3, #0
 80009a4:	81bb      	strh	r3, [r7, #12]
    return HAL_I2C_Mem_Read(&hi2c2, dev_address, LM75B_REG_TEMP,
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	b299      	uxth	r1, r3
 80009aa:	2364      	movs	r3, #100	; 0x64
 80009ac:	9302      	str	r3, [sp, #8]
 80009ae:	2302      	movs	r3, #2
 80009b0:	9301      	str	r3, [sp, #4]
 80009b2:	f107 030c 	add.w	r3, r7, #12
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	2301      	movs	r3, #1
 80009ba:	2200      	movs	r2, #0
 80009bc:	4803      	ldr	r0, [pc, #12]	; (80009cc <LM75B_Init+0x34>)
 80009be:	f004 f9c7 	bl	8004d50 <HAL_I2C_Mem_Read>
 80009c2:	4603      	mov	r3, r0
                            I2C_MEMADD_SIZE_8BIT, dummy, 2, 100);
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000038 	.word	0x20000038

080009d0 <LM75B_ReadRawTemperature>:

/**
  * @brief Чтение "сырого" 16-битного значения температуры
  */
HAL_StatusTypeDef LM75B_ReadRawTemperature(uint8_t dev_address, uint16_t *raw_temp)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b088      	sub	sp, #32
 80009d4:	af04      	add	r7, sp, #16
 80009d6:	4603      	mov	r3, r0
 80009d8:	6039      	str	r1, [r7, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
    if (raw_temp == NULL) return HAL_ERROR;
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d101      	bne.n	80009e6 <LM75B_ReadRawTemperature+0x16>
 80009e2:	2301      	movs	r3, #1
 80009e4:	e01f      	b.n	8000a26 <LM75B_ReadRawTemperature+0x56>
    
    uint8_t data[2] = {0};
 80009e6:	2300      	movs	r3, #0
 80009e8:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, dev_address, LM75B_REG_TEMP,
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	b299      	uxth	r1, r3
 80009ee:	2364      	movs	r3, #100	; 0x64
 80009f0:	9302      	str	r3, [sp, #8]
 80009f2:	2302      	movs	r3, #2
 80009f4:	9301      	str	r3, [sp, #4]
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	2200      	movs	r2, #0
 8000a00:	480b      	ldr	r0, [pc, #44]	; (8000a30 <LM75B_ReadRawTemperature+0x60>)
 8000a02:	f004 f9a5 	bl	8004d50 <HAL_I2C_Mem_Read>
 8000a06:	4603      	mov	r3, r0
 8000a08:	73fb      	strb	r3, [r7, #15]
                                                I2C_MEMADD_SIZE_8BIT, data, 2, 100);
    if (status == HAL_OK)
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d109      	bne.n	8000a24 <LM75B_ReadRawTemperature+0x54>
    {
        *raw_temp = ((uint16_t)data[0] << 8) | data[1];
 8000a10:	7b3b      	ldrb	r3, [r7, #12]
 8000a12:	021b      	lsls	r3, r3, #8
 8000a14:	b21a      	sxth	r2, r3
 8000a16:	7b7b      	ldrb	r3, [r7, #13]
 8000a18:	b21b      	sxth	r3, r3
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	b21b      	sxth	r3, r3
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	801a      	strh	r2, [r3, #0]
    }
    return status;
 8000a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20000038 	.word	0x20000038

08000a34 <LM75B_ReadTemperature>:

/**
  * @brief Чтение температуры в градусах Цельсия с точностью 0.125°C
  */
HAL_StatusTypeDef LM75B_ReadTemperature(uint8_t dev_address, float *temp)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	71fb      	strb	r3, [r7, #7]
    if (temp == NULL) return HAL_ERROR;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d101      	bne.n	8000a4a <LM75B_ReadTemperature+0x16>
 8000a46:	2301      	movs	r3, #1
 8000a48:	e022      	b.n	8000a90 <LM75B_ReadTemperature+0x5c>
    
    uint16_t raw_temp = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status = LM75B_ReadRawTemperature(dev_address, &raw_temp);
 8000a4e:	f107 020a 	add.w	r2, r7, #10
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	4611      	mov	r1, r2
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff ffba 	bl	80009d0 <LM75B_ReadRawTemperature>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d113      	bne.n	8000a8e <LM75B_ReadTemperature+0x5a>
    {
        // LM75B: 11 бит точности, шаг 0.125°C
        // Биты 15-5 содержат значение температуры в дополнительном коде
        int16_t temp_raw = (int16_t)(raw_temp & 0xFFE0);  // Оставляем только 11 бит
 8000a66:	897b      	ldrh	r3, [r7, #10]
 8000a68:	b21b      	sxth	r3, r3
 8000a6a:	f023 031f 	bic.w	r3, r3, #31
 8000a6e:	81bb      	strh	r3, [r7, #12]
        *temp = (float)temp_raw / 256.0f;  // 256 = 2^8
 8000a70:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fc2b 	bl	80002d0 <__aeabi_i2f>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fd2d 	bl	80004e0 <__aeabi_fdiv>
 8000a86:	4603      	mov	r3, r0
 8000a88:	461a      	mov	r2, r3
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	601a      	str	r2, [r3, #0]
    }
    return status;
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <main>:
/**
  * @brief  Главная функция программы
  * @retval нет
  */
int main(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af00      	add	r7, sp, #0
    /* === ИНИЦИАЛИЗАЦИЯ МИКРОКОНТРОЛЛЕРА === */
    HAL_Init();
 8000a9e:	f002 fd3b 	bl	8003518 <HAL_Init>
    SystemClock_Config();
 8000aa2:	f000 fd23 	bl	80014ec <SystemClock_Config>
    MX_GPIO_Init();
 8000aa6:	f000 fd7d 	bl	80015a4 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 8000aaa:	f000 fe81 	bl	80017b0 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 8000aae:	f000 fea9 	bl	8001804 <MX_USART2_UART_Init>
    MX_ADC1_Init();
 8000ab2:	f000 fed1 	bl	8001858 <MX_ADC1_Init>
    MX_ADC2_Init();
 8000ab6:	f000 ff0d 	bl	80018d4 <MX_ADC2_Init>

    /* === ИНИЦИАЛИЗАЦИЯ I2C2 ДЛЯ ДАТЧИКОВ ===
       Используем I2C2 (PB10=SCL, PB11=SDA) - стандартное подключение для STM32F103C8T6
       ВАЖНО: На линиях SCL/SDA должны быть подтяжки 4.7кОм к 3.3В */
    USART2_Print("Инициализация I2C2 (PB10=SCL, PB11=SDA)...\r\n");
 8000aba:	48a7      	ldr	r0, [pc, #668]	; (8000d58 <main+0x2c0>)
 8000abc:	f002 f852 	bl	8002b64 <USART2_Print>
    if (MX_I2C2_Init() == HAL_OK) {
 8000ac0:	f7ff feb4 	bl	800082c <MX_I2C2_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d127      	bne.n	8000b1a <main+0x82>
        i2c_initialized = 1;
 8000aca:	4ba4      	ldr	r3, [pc, #656]	; (8000d5c <main+0x2c4>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
        USART2_Print("I2C2 готов\r\n");
 8000ad0:	48a3      	ldr	r0, [pc, #652]	; (8000d60 <main+0x2c8>)
 8000ad2:	f002 f847 	bl	8002b64 <USART2_Print>

        /* Инициализация датчика температуры LM75B */
        if (LM75B_Init(LM75B_ADDR) == HAL_OK) {
 8000ad6:	2090      	movs	r0, #144	; 0x90
 8000ad8:	f7ff ff5e 	bl	8000998 <LM75B_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d106      	bne.n	8000af0 <main+0x58>
            lm75b_initialized = 1;
 8000ae2:	4ba0      	ldr	r3, [pc, #640]	; (8000d64 <main+0x2cc>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	701a      	strb	r2, [r3, #0]
            USART2_Print("LM75B обнаружен\r\n");
 8000ae8:	489f      	ldr	r0, [pc, #636]	; (8000d68 <main+0x2d0>)
 8000aea:	f002 f83b 	bl	8002b64 <USART2_Print>
 8000aee:	e002      	b.n	8000af6 <main+0x5e>
        } else {
            USART2_Print("LM75B не найден\r\n");
 8000af0:	489e      	ldr	r0, [pc, #632]	; (8000d6c <main+0x2d4>)
 8000af2:	f002 f837 	bl	8002b64 <USART2_Print>
        }

        /* Инициализация EEPROM AT24C02 */
        if (AT24C02_Init(AT24C02_ADDR) == HAL_OK) {
 8000af6:	20a0      	movs	r0, #160	; 0xa0
 8000af8:	f7ff fe2a 	bl	8000750 <AT24C02_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d108      	bne.n	8000b14 <main+0x7c>
            at24c02_initialized = 1;
 8000b02:	4b9b      	ldr	r3, [pc, #620]	; (8000d70 <main+0x2d8>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	701a      	strb	r2, [r3, #0]
            USART2_Print("AT24C02 обнаружен\r\n");
 8000b08:	489a      	ldr	r0, [pc, #616]	; (8000d74 <main+0x2dc>)
 8000b0a:	f002 f82b 	bl	8002b64 <USART2_Print>
            Read_Boot_Count();  // Инкремент счётчика загрузок
 8000b0e:	f000 fb4b 	bl	80011a8 <Read_Boot_Count>
 8000b12:	e002      	b.n	8000b1a <main+0x82>
        } else {
            USART2_Print("AT24C02 не найден\r\n");
 8000b14:	4898      	ldr	r0, [pc, #608]	; (8000d78 <main+0x2e0>)
 8000b16:	f002 f825 	bl	8002b64 <USART2_Print>
    }

    /* === ИНИЦИАЛИЗАЦИЯ ЗАХВАТА ВРЕМЕНИ ПРОЛЁТА ===
       Используется TIM3, канал 4 (вход PB1 = CLIK)
       Таймер настроен на частоту 10.2857 МГц (предделитель 6 от 72 МГц) */
    TIM3_InputCapture_Init();
 8000b1a:	f000 fa23 	bl	8000f64 <TIM3_InputCapture_Init>

    /* === КАЛИБРОВКА АЦП === */
    if (HAL_ADCEx_Calibration_Start(&hadc1) == HAL_OK) {
 8000b1e:	4897      	ldr	r0, [pc, #604]	; (8000d7c <main+0x2e4>)
 8000b20:	f003 faae 	bl	8004080 <HAL_ADCEx_Calibration_Start>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d102      	bne.n	8000b30 <main+0x98>
        adc1_initialized = 1;
 8000b2a:	4b95      	ldr	r3, [pc, #596]	; (8000d80 <main+0x2e8>)
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	701a      	strb	r2, [r3, #0]
    }
    if (HAL_ADCEx_Calibration_Start(&hadc2) == HAL_OK) {
 8000b30:	4894      	ldr	r0, [pc, #592]	; (8000d84 <main+0x2ec>)
 8000b32:	f003 faa5 	bl	8004080 <HAL_ADCEx_Calibration_Start>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d102      	bne.n	8000b42 <main+0xaa>
        adc2_initialized = 1;
 8000b3c:	4b92      	ldr	r3, [pc, #584]	; (8000d88 <main+0x2f0>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	701a      	strb	r2, [r3, #0]
    }

    /* === ИНИЦИАЛИЗАЦИЯ ПРОТОКОЛА MODBUS === */
    ModBus_Init();
 8000b42:	f001 fcb9 	bl	80024b8 <ModBus_Init>
    HAL_Delay(1000);
 8000b46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b4a:	f002 fd47 	bl	80035dc <HAL_Delay>

    /* === НАСТРОЙКА ПРИОРИТЕТОВ ПРЕРЫВАНИЙ ===
       Приоритеты: 0 - самый высокий, 15 - самый низкий
       Важно: прерывание таймера захвата должно иметь высокий приоритет для точного измерения */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	2025      	movs	r0, #37	; 0x25
 8000b54:	f003 fc21 	bl	800439a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b58:	2025      	movs	r0, #37	; 0x25
 8000b5a:	f003 fc3a 	bl	80043d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	2100      	movs	r1, #0
 8000b62:	2026      	movs	r0, #38	; 0x26
 8000b64:	f003 fc19 	bl	800439a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b68:	2026      	movs	r0, #38	; 0x26
 8000b6a:	f003 fc32 	bl	80043d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);  // МАКСИМАЛЬНЫЙ ПРИОРИТЕТ для захвата сигнала!
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2100      	movs	r1, #0
 8000b72:	201d      	movs	r0, #29
 8000b74:	f003 fc11 	bl	800439a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b78:	201d      	movs	r0, #29
 8000b7a:	f003 fc2a 	bl	80043d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 1);
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2101      	movs	r1, #1
 8000b82:	2012      	movs	r0, #18
 8000b84:	f003 fc09 	bl	800439a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000b88:	2012      	movs	r0, #18
 8000b8a:	f003 fc22 	bl	80043d2 <HAL_NVIC_EnableIRQ>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000b8e:	b662      	cpsie	i
}
 8000b90:	bf00      	nop

    __enable_irq();  // Включение глобальных прерываний

    /* === ВЫВОД ИНФОРМАЦИИ О СИСТЕМЕ === */
    USART2_Print("\r\n=== СИСТЕМА ЗАПУЩЕНА ===\r\n");
 8000b92:	487e      	ldr	r0, [pc, #504]	; (8000d8c <main+0x2f4>)
 8000b94:	f001 ffe6 	bl	8002b64 <USART2_Print>
    USART2_Print("Измерения каждые 10 секунд\r\n");
 8000b98:	487d      	ldr	r0, [pc, #500]	; (8000d90 <main+0x2f8>)
 8000b9a:	f001 ffe3 	bl	8002b64 <USART2_Print>
    USART2_Print("PB13 - красный светодиод (сигнал захвачен)\r\n");
 8000b9e:	487d      	ldr	r0, [pc, #500]	; (8000d94 <main+0x2fc>)
 8000ba0:	f001 ffe0 	bl	8002b64 <USART2_Print>
    USART2_Print("PB12 - синий светодиод (работа системы)\r\n");
 8000ba4:	487c      	ldr	r0, [pc, #496]	; (8000d98 <main+0x300>)
 8000ba6:	f001 ffdd 	bl	8002b64 <USART2_Print>
    USART2_Print("========================\r\n\r\n");
 8000baa:	487c      	ldr	r0, [pc, #496]	; (8000d9c <main+0x304>)
 8000bac:	f001 ffda 	bl	8002b64 <USART2_Print>

    /* === ПЕРВОНАЧАЛЬНОЕ ИЗМЕРЕНИЕ ПАРАМЕТРОВ === */
    Read_All_Voltages();
 8000bb0:	f000 fb96 	bl	80012e0 <Read_All_Voltages>
    if (lm75b_initialized) {
 8000bb4:	4b6b      	ldr	r3, [pc, #428]	; (8000d64 <main+0x2cc>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <main+0x128>
        Read_Temperature();
 8000bbc:	f000 fad2 	bl	8001164 <Read_Temperature>
    }

    /* === ПЕРЕМЕННЫЕ ЦИКЛА ИЗМЕРЕНИЙ === */
    uint32_t last_measure_time = 0;     // Время последнего измерения
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
    uint32_t last_debug_time = 0;       // Время последнего мигания синим светодиодом
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61bb      	str	r3, [r7, #24]
    uint32_t led_red_off_time = 0;      // Время автоматического выключения красного светодиода
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
    uint8_t blue_led_state = 0;         // Состояние синего светодиода (0=выкл, 1=вкл)
 8000bcc:	2300      	movs	r3, #0
 8000bce:	74fb      	strb	r3, [r7, #19]
    uint8_t red_led_state = 0;          // Состояние красного светодиода
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	74bb      	strb	r3, [r7, #18]

    /* === ГЛАВНЫЙ ЦИКЛ ПРОГРАММЫ === */
    while (1)
    {
        /* Мигание синим светодиодом 1 Гц - индикация работы системы */
        if (HAL_GetTick() - last_debug_time >= 1000) {
 8000bd4:	f002 fcf8 	bl	80035c8 <HAL_GetTick>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000be2:	d315      	bcc.n	8000c10 <main+0x178>
            last_debug_time = HAL_GetTick();
 8000be4:	f002 fcf0 	bl	80035c8 <HAL_GetTick>
 8000be8:	61b8      	str	r0, [r7, #24]
            blue_led_state = !blue_led_state;
 8000bea:	7cfb      	ldrb	r3, [r7, #19]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	bf0c      	ite	eq
 8000bf0:	2301      	moveq	r3, #1
 8000bf2:	2300      	movne	r3, #0
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	74fb      	strb	r3, [r7, #19]
            HAL_GPIO_WritePin(GPIOB, LED_BLUE_PIN, blue_led_state ? LED_BLUE_ON : LED_BLUE_OFF);
 8000bf8:	7cfb      	ldrb	r3, [r7, #19]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	bf14      	ite	ne
 8000bfe:	2301      	movne	r3, #1
 8000c00:	2300      	moveq	r3, #0
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	461a      	mov	r2, r3
 8000c06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c0a:	4865      	ldr	r0, [pc, #404]	; (8000da0 <main+0x308>)
 8000c0c:	f003 fe30 	bl	8004870 <HAL_GPIO_WritePin>
        }

        /* Автоматическое выключение красного светодиода через 1 секунду после захвата */
        if (red_led_state && (HAL_GetTick() - led_red_off_time >= LED_RED_ON_TIME_MS)) {
 8000c10:	7cbb      	ldrb	r3, [r7, #18]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d00f      	beq.n	8000c36 <main+0x19e>
 8000c16:	f002 fcd7 	bl	80035c8 <HAL_GetTick>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c24:	d307      	bcc.n	8000c36 <main+0x19e>
            HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2c:	485c      	ldr	r0, [pc, #368]	; (8000da0 <main+0x308>)
 8000c2e:	f003 fe1f 	bl	8004870 <HAL_GPIO_WritePin>
            red_led_state = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	74bb      	strb	r3, [r7, #18]
        }

        /* Цикл измерений каждые 10 секунд */
        if (HAL_GetTick() - last_measure_time >= PULSE_PERIOD_MS) {
 8000c36:	f002 fcc7 	bl	80035c8 <HAL_GetTick>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	f242 720f 	movw	r2, #9999	; 0x270f
 8000c44:	4293      	cmp	r3, r2
 8000c46:	f240 814c 	bls.w	8000ee2 <main+0x44a>
            last_measure_time = HAL_GetTick();
 8000c4a:	f002 fcbd 	bl	80035c8 <HAL_GetTick>
 8000c4e:	61f8      	str	r0, [r7, #28]

            /* Сброс индикации перед новым измерением */
            HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 8000c50:	2200      	movs	r2, #0
 8000c52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c56:	4852      	ldr	r0, [pc, #328]	; (8000da0 <main+0x308>)
 8000c58:	f003 fe0a 	bl	8004870 <HAL_GPIO_WritePin>
            red_led_state = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	74bb      	strb	r3, [r7, #18]
            signal_captured = 0;
 8000c60:	4b50      	ldr	r3, [pc, #320]	; (8000da4 <main+0x30c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]

            /* Шаг 1: Измерение напряжений питания */
            Read_All_Voltages();
 8000c66:	f000 fb3b 	bl	80012e0 <Read_All_Voltages>
            ModBus_UpdateVoltages(current_vdda, current_24v, current_12v, current_5v);
 8000c6a:	4b4f      	ldr	r3, [pc, #316]	; (8000da8 <main+0x310>)
 8000c6c:	6818      	ldr	r0, [r3, #0]
 8000c6e:	4b4f      	ldr	r3, [pc, #316]	; (8000dac <main+0x314>)
 8000c70:	6819      	ldr	r1, [r3, #0]
 8000c72:	4b4f      	ldr	r3, [pc, #316]	; (8000db0 <main+0x318>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	4b4f      	ldr	r3, [pc, #316]	; (8000db4 <main+0x31c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f001 fd71 	bl	8002760 <ModBus_UpdateVoltages>

            /* Шаг 2: Измерение температуры и сохранение в EEPROM */
            if (lm75b_initialized) {
 8000c7e:	4b39      	ldr	r3, [pc, #228]	; (8000d64 <main+0x2cc>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d022      	beq.n	8000ccc <main+0x234>
                Read_Temperature();
 8000c86:	f000 fa6d 	bl	8001164 <Read_Temperature>
                /* Сохранение температуры в EEPROM с точностью 0.1°C:
                   Значение умножается на 10 и сохраняется как 16-битное целое */
                if (at24c02_initialized) {
 8000c8a:	4b39      	ldr	r3, [pc, #228]	; (8000d70 <main+0x2d8>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d01c      	beq.n	8000ccc <main+0x234>
                    int16_t temp_raw = (int16_t)(current_temperature * 10.0f);
 8000c92:	4b49      	ldr	r3, [pc, #292]	; (8000db8 <main+0x320>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4949      	ldr	r1, [pc, #292]	; (8000dbc <main+0x324>)
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fb6d 	bl	8000378 <__aeabi_fmul>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fd2f 	bl	8000704 <__aeabi_f2iz>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	817b      	strh	r3, [r7, #10]
                    AT24C02_WriteByte(AT24C02_ADDR, EEPROM_TEMP_ADDR, (uint8_t)(temp_raw >> 8));
 8000caa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000cae:	121b      	asrs	r3, r3, #8
 8000cb0:	b21b      	sxth	r3, r3
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	2120      	movs	r1, #32
 8000cb8:	20a0      	movs	r0, #160	; 0xa0
 8000cba:	f7ff fd8b 	bl	80007d4 <AT24C02_WriteByte>
                    AT24C02_WriteByte(AT24C02_ADDR, EEPROM_TEMP_ADDR + 1, (uint8_t)(temp_raw & 0xFF));
 8000cbe:	897b      	ldrh	r3, [r7, #10]
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	2121      	movs	r1, #33	; 0x21
 8000cc6:	20a0      	movs	r0, #160	; 0xa0
 8000cc8:	f7ff fd84 	bl	80007d4 <AT24C02_WriteByte>
                }
            }

            /* Шаг 3: Генерация импульса и измерение времени пролёта */
            uint32_t tof_ticks = measure_time_of_flight();  // Время в тиках таймера
 8000ccc:	f000 fa0e 	bl	80010ec <measure_time_of_flight>
 8000cd0:	6078      	str	r0, [r7, #4]
            float tof_us = tof_ticks * TOF_TICK_US;         // Перевод в микросекунды
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff faf8 	bl	80002c8 <__aeabi_ui2f>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	4939      	ldr	r1, [pc, #228]	; (8000dc0 <main+0x328>)
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fb4b 	bl	8000378 <__aeabi_fmul>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	60fb      	str	r3, [r7, #12]

            /* Коррекция: вычитаем длительность генерируемого импульса (10 мкс) */
            if (tof_ticks > (10.0f / TOF_TICK_US)) {
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f7ff faee 	bl	80002c8 <__aeabi_ui2f>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4935      	ldr	r1, [pc, #212]	; (8000dc4 <main+0x32c>)
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fcfd 	bl	80006f0 <__aeabi_fcmpgt>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d005      	beq.n	8000d08 <main+0x270>
                tof_us -= 10.0f;
 8000cfc:	492f      	ldr	r1, [pc, #188]	; (8000dbc <main+0x324>)
 8000cfe:	68f8      	ldr	r0, [r7, #12]
 8000d00:	f7ff fa30 	bl	8000164 <__aeabi_fsub>
 8000d04:	4603      	mov	r3, r0
 8000d06:	60fb      	str	r3, [r7, #12]
            }

            /* Расчёт положения магнита в волноводе:
               Формула: положение = (время_пролёта * скорость_звука) / 2
               Деление на 2 - потому что сигнал проходит путь туда и обратно */
            float position_mm = (tof_us * 0.001f * SOUND_SPEED_MPS) / 2.0f;
 8000d08:	492f      	ldr	r1, [pc, #188]	; (8000dc8 <main+0x330>)
 8000d0a:	68f8      	ldr	r0, [r7, #12]
 8000d0c:	f7ff fb34 	bl	8000378 <__aeabi_fmul>
 8000d10:	4603      	mov	r3, r0
 8000d12:	492e      	ldr	r1, [pc, #184]	; (8000dcc <main+0x334>)
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fb2f 	bl	8000378 <__aeabi_fmul>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fbdd 	bl	80004e0 <__aeabi_fdiv>
 8000d26:	4603      	mov	r3, r0
 8000d28:	603b      	str	r3, [r7, #0]

            /* Шаг 4: Индикация результата захвата */
            if (tof_ticks > 0 && tof_measurement_done) {
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d051      	beq.n	8000dd4 <main+0x33c>
 8000d30:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <main+0x338>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d04c      	beq.n	8000dd4 <main+0x33c>
                /* Сигнал успешно захвачен - включаем красный светодиод на 1 сек */
                HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_ON);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d40:	4817      	ldr	r0, [pc, #92]	; (8000da0 <main+0x308>)
 8000d42:	f003 fd95 	bl	8004870 <HAL_GPIO_WritePin>
                red_led_state = 1;
 8000d46:	2301      	movs	r3, #1
 8000d48:	74bb      	strb	r3, [r7, #18]
                led_red_off_time = HAL_GetTick();
 8000d4a:	f002 fc3d 	bl	80035c8 <HAL_GetTick>
 8000d4e:	6178      	str	r0, [r7, #20]
                signal_captured = 1;
 8000d50:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <main+0x30c>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	701a      	strb	r2, [r3, #0]
 8000d56:	e040      	b.n	8000dda <main+0x342>
 8000d58:	080072cc 	.word	0x080072cc
 8000d5c:	20000182 	.word	0x20000182
 8000d60:	08007308 	.word	0x08007308
 8000d64:	20000183 	.word	0x20000183
 8000d68:	0800731c 	.word	0x0800731c
 8000d6c:	08007338 	.word	0x08007338
 8000d70:	20000184 	.word	0x20000184
 8000d74:	08007354 	.word	0x08007354
 8000d78:	08007374 	.word	0x08007374
 8000d7c:	20000114 	.word	0x20000114
 8000d80:	20000180 	.word	0x20000180
 8000d84:	20000144 	.word	0x20000144
 8000d88:	20000181 	.word	0x20000181
 8000d8c:	08007390 	.word	0x08007390
 8000d90:	080073bc 	.word	0x080073bc
 8000d94:	080073f0 	.word	0x080073f0
 8000d98:	0800743c 	.word	0x0800743c
 8000d9c:	08007484 	.word	0x08007484
 8000da0:	40010c00 	.word	0x40010c00
 8000da4:	2000017a 	.word	0x2000017a
 8000da8:	20000000 	.word	0x20000000
 8000dac:	20000004 	.word	0x20000004
 8000db0:	20000008 	.word	0x20000008
 8000db4:	2000000c 	.word	0x2000000c
 8000db8:	2000017c 	.word	0x2000017c
 8000dbc:	41200000 	.word	0x41200000
 8000dc0:	3dc71c72 	.word	0x3dc71c72
 8000dc4:	42cdb6db 	.word	0x42cdb6db
 8000dc8:	3a83126f 	.word	0x3a83126f
 8000dcc:	452f0000 	.word	0x452f0000
 8000dd0:	20000178 	.word	0x20000178
            } else {
                signal_captured = 0;
 8000dd4:	4b46      	ldr	r3, [pc, #280]	; (8000ef0 <main+0x458>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
            }

            /* Обновление данных для ModBus */
            ModBus_UpdateMeasurements(tof_us, position_mm, current_temperature, signal_captured ? 1 : 0);
 8000dda:	4b46      	ldr	r3, [pc, #280]	; (8000ef4 <main+0x45c>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	4b44      	ldr	r3, [pc, #272]	; (8000ef0 <main+0x458>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	bf14      	ite	ne
 8000de8:	2301      	movne	r3, #1
 8000dea:	2300      	moveq	r3, #0
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	6839      	ldr	r1, [r7, #0]
 8000df0:	68f8      	ldr	r0, [r7, #12]
 8000df2:	f001 fce5 	bl	80027c0 <ModBus_UpdateMeasurements>

            /* Вывод результатов измерения */
            USART2_Print("=== ИЗМЕРЕНИЕ ===\r\n");
 8000df6:	4840      	ldr	r0, [pc, #256]	; (8000ef8 <main+0x460>)
 8000df8:	f001 feb4 	bl	8002b64 <USART2_Print>
            USART2_Print("Напряжения: ");
 8000dfc:	483f      	ldr	r0, [pc, #252]	; (8000efc <main+0x464>)
 8000dfe:	f001 feb1 	bl	8002b64 <USART2_Print>
            float_to_str(current_vdda, float_buffer, 2);
 8000e02:	4b3f      	ldr	r3, [pc, #252]	; (8000f00 <main+0x468>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2202      	movs	r2, #2
 8000e08:	493e      	ldr	r1, [pc, #248]	; (8000f04 <main+0x46c>)
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f002 fa74 	bl	80032f8 <float_to_str>
            USART2_Print(float_buffer);
 8000e10:	483c      	ldr	r0, [pc, #240]	; (8000f04 <main+0x46c>)
 8000e12:	f001 fea7 	bl	8002b64 <USART2_Print>
            USART2_Print("V ");
 8000e16:	483c      	ldr	r0, [pc, #240]	; (8000f08 <main+0x470>)
 8000e18:	f001 fea4 	bl	8002b64 <USART2_Print>
            float_to_str(current_24v, float_buffer, 1);
 8000e1c:	4b3b      	ldr	r3, [pc, #236]	; (8000f0c <main+0x474>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2201      	movs	r2, #1
 8000e22:	4938      	ldr	r1, [pc, #224]	; (8000f04 <main+0x46c>)
 8000e24:	4618      	mov	r0, r3
 8000e26:	f002 fa67 	bl	80032f8 <float_to_str>
            USART2_Print(float_buffer);
 8000e2a:	4836      	ldr	r0, [pc, #216]	; (8000f04 <main+0x46c>)
 8000e2c:	f001 fe9a 	bl	8002b64 <USART2_Print>
            USART2_Print("V ");
 8000e30:	4835      	ldr	r0, [pc, #212]	; (8000f08 <main+0x470>)
 8000e32:	f001 fe97 	bl	8002b64 <USART2_Print>
            float_to_str(current_12v, float_buffer, 1);
 8000e36:	4b36      	ldr	r3, [pc, #216]	; (8000f10 <main+0x478>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4931      	ldr	r1, [pc, #196]	; (8000f04 <main+0x46c>)
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f002 fa5a 	bl	80032f8 <float_to_str>
            USART2_Print(float_buffer);
 8000e44:	482f      	ldr	r0, [pc, #188]	; (8000f04 <main+0x46c>)
 8000e46:	f001 fe8d 	bl	8002b64 <USART2_Print>
            USART2_Print("V ");
 8000e4a:	482f      	ldr	r0, [pc, #188]	; (8000f08 <main+0x470>)
 8000e4c:	f001 fe8a 	bl	8002b64 <USART2_Print>
            float_to_str(current_5v, float_buffer, 1);
 8000e50:	4b30      	ldr	r3, [pc, #192]	; (8000f14 <main+0x47c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2201      	movs	r2, #1
 8000e56:	492b      	ldr	r1, [pc, #172]	; (8000f04 <main+0x46c>)
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f002 fa4d 	bl	80032f8 <float_to_str>
            USART2_Print(float_buffer);
 8000e5e:	4829      	ldr	r0, [pc, #164]	; (8000f04 <main+0x46c>)
 8000e60:	f001 fe80 	bl	8002b64 <USART2_Print>
            USART2_Print("V\r\n");
 8000e64:	482c      	ldr	r0, [pc, #176]	; (8000f18 <main+0x480>)
 8000e66:	f001 fe7d 	bl	8002b64 <USART2_Print>

            if (lm75b_initialized) {
 8000e6a:	4b2c      	ldr	r3, [pc, #176]	; (8000f1c <main+0x484>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d00f      	beq.n	8000e92 <main+0x3fa>
                USART2_Print("Температура: ");
 8000e72:	482b      	ldr	r0, [pc, #172]	; (8000f20 <main+0x488>)
 8000e74:	f001 fe76 	bl	8002b64 <USART2_Print>
                float_to_str(current_temperature, float_buffer, 1);
 8000e78:	4b1e      	ldr	r3, [pc, #120]	; (8000ef4 <main+0x45c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	4921      	ldr	r1, [pc, #132]	; (8000f04 <main+0x46c>)
 8000e80:	4618      	mov	r0, r3
 8000e82:	f002 fa39 	bl	80032f8 <float_to_str>
                USART2_Print(float_buffer);
 8000e86:	481f      	ldr	r0, [pc, #124]	; (8000f04 <main+0x46c>)
 8000e88:	f001 fe6c 	bl	8002b64 <USART2_Print>
                USART2_Print(" C\r\n");
 8000e8c:	4825      	ldr	r0, [pc, #148]	; (8000f24 <main+0x48c>)
 8000e8e:	f001 fe69 	bl	8002b64 <USART2_Print>
            }

            if (signal_captured) {
 8000e92:	4b17      	ldr	r3, [pc, #92]	; (8000ef0 <main+0x458>)
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d01c      	beq.n	8000ed6 <main+0x43e>
                USART2_Print("Время пролёта: ");
 8000e9c:	4822      	ldr	r0, [pc, #136]	; (8000f28 <main+0x490>)
 8000e9e:	f001 fe61 	bl	8002b64 <USART2_Print>
                float_to_str(tof_us, float_buffer, 2);
 8000ea2:	2202      	movs	r2, #2
 8000ea4:	4917      	ldr	r1, [pc, #92]	; (8000f04 <main+0x46c>)
 8000ea6:	68f8      	ldr	r0, [r7, #12]
 8000ea8:	f002 fa26 	bl	80032f8 <float_to_str>
                USART2_Print(float_buffer);
 8000eac:	4815      	ldr	r0, [pc, #84]	; (8000f04 <main+0x46c>)
 8000eae:	f001 fe59 	bl	8002b64 <USART2_Print>
                USART2_Print(" мкс\r\n");
 8000eb2:	481e      	ldr	r0, [pc, #120]	; (8000f2c <main+0x494>)
 8000eb4:	f001 fe56 	bl	8002b64 <USART2_Print>
                USART2_Print("Положение: ");
 8000eb8:	481d      	ldr	r0, [pc, #116]	; (8000f30 <main+0x498>)
 8000eba:	f001 fe53 	bl	8002b64 <USART2_Print>
                float_to_str(position_mm, float_buffer, 1);
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	4910      	ldr	r1, [pc, #64]	; (8000f04 <main+0x46c>)
 8000ec2:	6838      	ldr	r0, [r7, #0]
 8000ec4:	f002 fa18 	bl	80032f8 <float_to_str>
                USART2_Print(float_buffer);
 8000ec8:	480e      	ldr	r0, [pc, #56]	; (8000f04 <main+0x46c>)
 8000eca:	f001 fe4b 	bl	8002b64 <USART2_Print>
                USART2_Print(" мм\r\n");
 8000ece:	4819      	ldr	r0, [pc, #100]	; (8000f34 <main+0x49c>)
 8000ed0:	f001 fe48 	bl	8002b64 <USART2_Print>
 8000ed4:	e002      	b.n	8000edc <main+0x444>
            } else {
                USART2_Print("Сигнал не захвачен\r\n");
 8000ed6:	4818      	ldr	r0, [pc, #96]	; (8000f38 <main+0x4a0>)
 8000ed8:	f001 fe44 	bl	8002b64 <USART2_Print>
            }
            USART2_Print("================\r\n");
 8000edc:	4817      	ldr	r0, [pc, #92]	; (8000f3c <main+0x4a4>)
 8000ede:	f001 fe41 	bl	8002b64 <USART2_Print>
        }

        /* Обработка ModBus запросов */
        ModBus_Process();
 8000ee2:	f001 fc17 	bl	8002714 <ModBus_Process>
        HAL_Delay(1);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f002 fb78 	bl	80035dc <HAL_Delay>
        if (HAL_GetTick() - last_debug_time >= 1000) {
 8000eec:	e672      	b.n	8000bd4 <main+0x13c>
 8000eee:	bf00      	nop
 8000ef0:	2000017a 	.word	0x2000017a
 8000ef4:	2000017c 	.word	0x2000017c
 8000ef8:	080074a4 	.word	0x080074a4
 8000efc:	080074c4 	.word	0x080074c4
 8000f00:	20000000 	.word	0x20000000
 8000f04:	20000188 	.word	0x20000188
 8000f08:	080074dc 	.word	0x080074dc
 8000f0c:	20000004 	.word	0x20000004
 8000f10:	20000008 	.word	0x20000008
 8000f14:	2000000c 	.word	0x2000000c
 8000f18:	080074e0 	.word	0x080074e0
 8000f1c:	20000183 	.word	0x20000183
 8000f20:	080074e4 	.word	0x080074e4
 8000f24:	08007500 	.word	0x08007500
 8000f28:	08007508 	.word	0x08007508
 8000f2c:	08007524 	.word	0x08007524
 8000f30:	08007530 	.word	0x08007530
 8000f34:	08007548 	.word	0x08007548
 8000f38:	08007550 	.word	0x08007550
 8000f3c:	08007578 	.word	0x08007578

08000f40 <HAL_UART_RxCpltCallback>:
  * @brief  Callback приёма данных по UART
  * @param  huart: указатель на структуру UART_HandleTypeDef
  * @retval нет
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <HAL_UART_RxCpltCallback+0x20>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d102      	bne.n	8000f58 <HAL_UART_RxCpltCallback+0x18>
        ModBus_RxCallback(huart);  // Обработка входящих ModBus команд
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f001 fb6e 	bl	8002634 <ModBus_RxCallback>
    }
}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40013800 	.word	0x40013800

08000f64 <TIM3_InputCapture_Init>:
  * @details Используется частичное перемаппирование: PB1 = TIM3_CH4
  *          Предделитель = 6 → тактовая частота таймера = 72 МГц / 7 = 10.2857 МГц
  *          Разрешение: 1 тик = 0.09722 мкс
  */
void TIM3_InputCapture_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b088      	sub	sp, #32
 8000f68:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f6a:	4b40      	ldr	r3, [pc, #256]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	4a3f      	ldr	r2, [pc, #252]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000f70:	f043 0302 	orr.w	r3, r3, #2
 8000f74:	61d3      	str	r3, [r2, #28]
 8000f76:	4b3d      	ldr	r3, [pc, #244]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f82:	4b3a      	ldr	r3, [pc, #232]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	4a39      	ldr	r2, [pc, #228]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000f88:	f043 0308 	orr.w	r3, r3, #8
 8000f8c:	6193      	str	r3, [r2, #24]
 8000f8e:	4b37      	ldr	r3, [pc, #220]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	f003 0308 	and.w	r3, r3, #8
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_AFIO_CLK_ENABLE();
 8000f9a:	4b34      	ldr	r3, [pc, #208]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	4a33      	ldr	r2, [pc, #204]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6193      	str	r3, [r2, #24]
 8000fa6:	4b31      	ldr	r3, [pc, #196]	; (800106c <TIM3_InputCapture_Init+0x108>)
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]

    /* КРИТИЧЕСКИ ВАЖНО: Перемаппирование ДО настройки GPIO!
       Частичное перемаппирование: PB1 вместо PA3 для TIM3_CH4 */
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8000fb2:	4b2f      	ldr	r3, [pc, #188]	; (8001070 <TIM3_InputCapture_Init+0x10c>)
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	61fb      	str	r3, [r7, #28]
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000fbe:	61fb      	str	r3, [r7, #28]
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000fc6:	61fb      	str	r3, [r7, #28]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fce:	61fb      	str	r3, [r7, #28]
 8000fd0:	4a27      	ldr	r2, [pc, #156]	; (8001070 <TIM3_InputCapture_Init+0x10c>)
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	6053      	str	r3, [r2, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	605a      	str	r2, [r3, #4]
 8000fe0:	609a      	str	r2, [r3, #8]
 8000fe2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;  // PB1 как цифровой вход для сигнала CLIK
 8000fe8:	2300      	movs	r3, #0
 8000fea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	481e      	ldr	r0, [pc, #120]	; (8001074 <TIM3_InputCapture_Init+0x110>)
 8000ffc:	f003 fab4 	bl	8004568 <HAL_GPIO_Init>

    /* Настройка таймера TIM3 */
    TIM3->CR1 = 0;
 8001000:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
    TIM3->CR2 = 0;
 8001006:	4b1c      	ldr	r3, [pc, #112]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001008:	2200      	movs	r2, #0
 800100a:	605a      	str	r2, [r3, #4]
    TIM3->PSC = 6;          // Предделитель: 72 МГц / (6+1) = 10.2857 МГц
 800100c:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 800100e:	2206      	movs	r2, #6
 8001010:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 0xFFFF;     // Автоперезагрузка (максимальный период ~6.7 мс)
 8001012:	4b19      	ldr	r3, [pc, #100]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001014:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001018:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->CNT = 0;          // Сброс счётчика
 800101a:	4b17      	ldr	r3, [pc, #92]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 800101c:	2200      	movs	r2, #0
 800101e:	625a      	str	r2, [r3, #36]	; 0x24
    TIM3->EGR = TIM_EGR_UG; // Применение настроек
 8001020:	4b15      	ldr	r3, [pc, #84]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001022:	2201      	movs	r2, #1
 8001024:	615a      	str	r2, [r3, #20]

    /* Настройка канала 4 для захвата по фронту */
    TIM3->CCMR2 = 0;
 8001026:	4b14      	ldr	r3, [pc, #80]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001028:	2200      	movs	r2, #0
 800102a:	61da      	str	r2, [r3, #28]
    TIM3->CCMR2 |= (0x1 << 12);     // CC4S = 01: вход от TI4 (PB1)
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 800102e:	69db      	ldr	r3, [r3, #28]
 8001030:	4a11      	ldr	r2, [pc, #68]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001032:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001036:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 &= ~(0x3 << 10);    // IC4PSC = 00: без предделителя захвата
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	4a0e      	ldr	r2, [pc, #56]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 800103e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001042:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 &= ~(0xF << 8);     // IC4F = 0000: фильтр отключён (максимальная скорость)
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	4a0b      	ldr	r2, [pc, #44]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 800104a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800104e:	61d3      	str	r3, [r2, #28]

    TIM3->CCER = TIM_CCER_CC4E;     // Включить захват по фронту на канале 4
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001052:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001056:	621a      	str	r2, [r3, #32]
    TIM3->DIER = TIM_DIER_CC4IE;    // Разрешить прерывание по захвату
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 800105a:	2210      	movs	r2, #16
 800105c:	60da      	str	r2, [r3, #12]
    TIM3->SR = 0;                   // Очистить флаги прерываний
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <TIM3_InputCapture_Init+0x114>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
}
 8001064:	bf00      	nop
 8001066:	3720      	adds	r7, #32
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40021000 	.word	0x40021000
 8001070:	40010000 	.word	0x40010000
 8001074:	40010c00 	.word	0x40010c00
 8001078:	40000400 	.word	0x40000400

0800107c <generate_pulse_and_measure>:
  * @details КРИТИЧЕСКИ ВАЖНО: Таймер запускается ДО генерации импульса!
  *          Это позволяет захватить очень короткие задержки (~2 мкс) отражённого сигнала.
  *          Если запустить таймер после импульса — короткие задержки будут пропущены.
  */
void generate_pulse_and_measure(void)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
    /* Сброс флагов и счётчика перед новым измерением */
    tof_measurement_done = 0;
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <generate_pulse_and_measure+0x5c>)
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
    tof_timeout = 0;
 8001088:	4b14      	ldr	r3, [pc, #80]	; (80010dc <generate_pulse_and_measure+0x60>)
 800108a:	2200      	movs	r2, #0
 800108c:	701a      	strb	r2, [r3, #0]
    tof_capture_value = 0;
 800108e:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <generate_pulse_and_measure+0x64>)
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
    TIM3->SR = 0;
 8001094:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <generate_pulse_and_measure+0x68>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
    TIM3->CNT = 0;
 800109a:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <generate_pulse_and_measure+0x68>)
 800109c:	2200      	movs	r2, #0
 800109e:	625a      	str	r2, [r3, #36]	; 0x24

    /* ЗАПУСК ТАЙМЕРА ДО ГЕНЕРАЦИИ ИМПУЛЬСА (критически важно!) */
    TIM3->CR1 |= TIM_CR1_CEN;
 80010a0:	4b10      	ldr	r3, [pc, #64]	; (80010e4 <generate_pulse_and_measure+0x68>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a0f      	ldr	r2, [pc, #60]	; (80010e4 <generate_pulse_and_measure+0x68>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6013      	str	r3, [r2, #0]
    __NOP();  // Минимальная задержка для стабилизации
 80010ac:	bf00      	nop

    /* Генерация импульса 10 мкс на PB5 (Gen_Impuls) - прямой доступ к регистрам для скорости */
    GPIOB->BSRR = GPIO_PIN_5;  // Установить PB5 = HIGH (начало импульса)
 80010ae:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <generate_pulse_and_measure+0x6c>)
 80010b0:	2220      	movs	r2, #32
 80010b2:	611a      	str	r2, [r3, #16]

    /* Точная задержка 10 мкс (54 итерации = 10.0 мкс при -O0 и 72 МГц) */
    for (volatile uint32_t i = 0; i < PULSE_DELAY_ITERATIONS; i++) {
 80010b4:	2300      	movs	r3, #0
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	e003      	b.n	80010c2 <generate_pulse_and_measure+0x46>
        __NOP();
 80010ba:	bf00      	nop
    for (volatile uint32_t i = 0; i < PULSE_DELAY_ITERATIONS; i++) {
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3301      	adds	r3, #1
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b35      	cmp	r3, #53	; 0x35
 80010c6:	d9f8      	bls.n	80010ba <generate_pulse_and_measure+0x3e>
    }

    GPIOB->BRR = GPIO_PIN_5;   // Сбросить PB5 = LOW (конец импульса)
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <generate_pulse_and_measure+0x6c>)
 80010ca:	2220      	movs	r2, #32
 80010cc:	615a      	str	r2, [r3, #20]
    /* Таймер продолжает работать — ждём захвата отражённого сигнала в прерывании */
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr
 80010d8:	20000178 	.word	0x20000178
 80010dc:	20000179 	.word	0x20000179
 80010e0:	20000174 	.word	0x20000174
 80010e4:	40000400 	.word	0x40000400
 80010e8:	40010c00 	.word	0x40010c00

080010ec <measure_time_of_flight>:
/**
  * @brief  Измерение времени пролёта отражённого сигнала
  * @retval Время в тиках таймера (0 при таймауте)
  */
uint32_t measure_time_of_flight(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
    /* Генерация импульса с предварительным запуском таймера */
    generate_pulse_and_measure();
 80010f2:	f7ff ffc3 	bl	800107c <generate_pulse_and_measure>

    /* Ожидание завершения измерения или таймаута (10 мс) */
    uint32_t start_wait = HAL_GetTick();
 80010f6:	f002 fa67 	bl	80035c8 <HAL_GetTick>
 80010fa:	6078      	str	r0, [r7, #4]
    while (!tof_measurement_done && !tof_timeout) {
 80010fc:	e011      	b.n	8001122 <measure_time_of_flight+0x36>
        if ((HAL_GetTick() - start_wait) >= MEAS_TIMEOUT_MS) {
 80010fe:	f002 fa63 	bl	80035c8 <HAL_GetTick>
 8001102:	4602      	mov	r2, r0
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b09      	cmp	r3, #9
 800110a:	d909      	bls.n	8001120 <measure_time_of_flight+0x34>
            tof_timeout = 1;
 800110c:	4b11      	ldr	r3, [pc, #68]	; (8001154 <measure_time_of_flight+0x68>)
 800110e:	2201      	movs	r2, #1
 8001110:	701a      	strb	r2, [r3, #0]
            TIM3->CR1 &= ~TIM_CR1_CEN;  // Остановить таймер при таймауте
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <measure_time_of_flight+0x6c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a10      	ldr	r2, [pc, #64]	; (8001158 <measure_time_of_flight+0x6c>)
 8001118:	f023 0301 	bic.w	r3, r3, #1
 800111c:	6013      	str	r3, [r2, #0]
            break;
 800111e:	e00a      	b.n	8001136 <measure_time_of_flight+0x4a>
        }
        __NOP();
 8001120:	bf00      	nop
    while (!tof_measurement_done && !tof_timeout) {
 8001122:	4b0e      	ldr	r3, [pc, #56]	; (800115c <measure_time_of_flight+0x70>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	d104      	bne.n	8001136 <measure_time_of_flight+0x4a>
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <measure_time_of_flight+0x68>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0e3      	beq.n	80010fe <measure_time_of_flight+0x12>
    }

    /* Остановка таймера и сброс флагов */
    TIM3->CR1 &= ~TIM_CR1_CEN;
 8001136:	4b08      	ldr	r3, [pc, #32]	; (8001158 <measure_time_of_flight+0x6c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a07      	ldr	r2, [pc, #28]	; (8001158 <measure_time_of_flight+0x6c>)
 800113c:	f023 0301 	bic.w	r3, r3, #1
 8001140:	6013      	str	r3, [r2, #0]
    TIM3->SR = 0;
 8001142:	4b05      	ldr	r3, [pc, #20]	; (8001158 <measure_time_of_flight+0x6c>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]

    return tof_capture_value;
 8001148:	4b05      	ldr	r3, [pc, #20]	; (8001160 <measure_time_of_flight+0x74>)
 800114a:	681b      	ldr	r3, [r3, #0]
}
 800114c:	4618      	mov	r0, r3
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20000179 	.word	0x20000179
 8001158:	40000400 	.word	0x40000400
 800115c:	20000178 	.word	0x20000178
 8001160:	20000174 	.word	0x20000174

08001164 <Read_Temperature>:
  *          Биты 4-0: дробная часть (всегда 0 для чтения)
  *          Формат: [15:5] = целая часть * 32, [4:0] = 0
  *          Пример: 0x0190 = 0000 0001 1001 0000 = +25.0°C (0x0190 >> 5 = 25)
  */
void Read_Temperature(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
    if (!lm75b_initialized || !i2c_initialized) {
 8001168:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <Read_Temperature+0x34>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d003      	beq.n	8001178 <Read_Temperature+0x14>
 8001170:	4b0a      	ldr	r3, [pc, #40]	; (800119c <Read_Temperature+0x38>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d103      	bne.n	8001180 <Read_Temperature+0x1c>
        current_temperature = -127.0f;  // Специальное значение ошибки
 8001178:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <Read_Temperature+0x3c>)
 800117a:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <Read_Temperature+0x40>)
 800117c:	601a      	str	r2, [r3, #0]
        return;
 800117e:	e009      	b.n	8001194 <Read_Temperature+0x30>
    }

    if (LM75B_ReadTemperature(LM75B_ADDR, &current_temperature) != HAL_OK) {
 8001180:	4907      	ldr	r1, [pc, #28]	; (80011a0 <Read_Temperature+0x3c>)
 8001182:	2090      	movs	r0, #144	; 0x90
 8001184:	f7ff fc56 	bl	8000a34 <LM75B_ReadTemperature>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <Read_Temperature+0x30>
        current_temperature = -127.0f;
 800118e:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <Read_Temperature+0x3c>)
 8001190:	4a04      	ldr	r2, [pc, #16]	; (80011a4 <Read_Temperature+0x40>)
 8001192:	601a      	str	r2, [r3, #0]
    }
}
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000183 	.word	0x20000183
 800119c:	20000182 	.word	0x20000182
 80011a0:	2000017c 	.word	0x2000017c
 80011a4:	c2fe0000 	.word	0xc2fe0000

080011a8 <Read_Boot_Count>:
  * @brief  Чтение и инкремент счётчика загрузок из EEPROM
  * @details Счётчик хранится в первом байте EEPROM (адрес 0x00)
  *          При каждой загрузке значение увеличивается на 1 (с переполнением через 255)
  */
void Read_Boot_Count(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
    if (!at24c02_initialized || !i2c_initialized) return;
 80011ae:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <Read_Boot_Count+0x4c>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d019      	beq.n	80011ea <Read_Boot_Count+0x42>
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <Read_Boot_Count+0x50>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d015      	beq.n	80011ea <Read_Boot_Count+0x42>

    uint8_t boot_count = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	71fb      	strb	r3, [r7, #7]
    if (AT24C02_ReadByte(AT24C02_ADDR, EEPROM_BOOT_COUNT_ADDR, &boot_count) == HAL_OK) {
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	461a      	mov	r2, r3
 80011c6:	2100      	movs	r1, #0
 80011c8:	20a0      	movs	r0, #160	; 0xa0
 80011ca:	f7ff fadd 	bl	8000788 <AT24C02_ReadByte>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d10b      	bne.n	80011ec <Read_Boot_Count+0x44>
        boot_count++;
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	3301      	adds	r3, #1
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	71fb      	strb	r3, [r7, #7]
        AT24C02_WriteByte(AT24C02_ADDR, EEPROM_BOOT_COUNT_ADDR, boot_count);
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	461a      	mov	r2, r3
 80011e0:	2100      	movs	r1, #0
 80011e2:	20a0      	movs	r0, #160	; 0xa0
 80011e4:	f7ff faf6 	bl	80007d4 <AT24C02_WriteByte>
 80011e8:	e000      	b.n	80011ec <Read_Boot_Count+0x44>
    if (!at24c02_initialized || !i2c_initialized) return;
 80011ea:	bf00      	nop
    }
}
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000184 	.word	0x20000184
 80011f8:	20000182 	.word	0x20000182

080011fc <Read_ADC_Single>:
  * @param  channel: номер канала АЦП
  * @param  sampling_time: время выборки
  * @retval Значение АЦП (0-4095)
  */
uint32_t Read_ADC_Single(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	613b      	str	r3, [r7, #16]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001218:	2301      	movs	r3, #1
 800121a:	617b      	str	r3, [r7, #20]
    sConfig.SamplingTime = sampling_time;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	61bb      	str	r3, [r7, #24]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 8001220:	f107 0310 	add.w	r3, r7, #16
 8001224:	4619      	mov	r1, r3
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f002 fd96 	bl	8003d58 <HAL_ADC_ConfigChannel>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <Read_ADC_Single+0x3a>
        return 0;
 8001232:	2300      	movs	r3, #0
 8001234:	e016      	b.n	8001264 <Read_ADC_Single+0x68>
    }

    HAL_ADC_Start(hadc);
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f002 facc 	bl	80037d4 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK) {
 800123c:	210a      	movs	r1, #10
 800123e:	68f8      	ldr	r0, [r7, #12]
 8001240:	f002 fba2 	bl	8003988 <HAL_ADC_PollForConversion>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d004      	beq.n	8001254 <Read_ADC_Single+0x58>
        HAL_ADC_Stop(hadc);
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f002 fb70 	bl	8003930 <HAL_ADC_Stop>
        return 0;
 8001250:	2300      	movs	r3, #0
 8001252:	e007      	b.n	8001264 <Read_ADC_Single+0x68>
    }

    uint32_t adc_value = HAL_ADC_GetValue(hadc);
 8001254:	68f8      	ldr	r0, [r7, #12]
 8001256:	f002 fc9d 	bl	8003b94 <HAL_ADC_GetValue>
 800125a:	61f8      	str	r0, [r7, #28]
    HAL_ADC_Stop(hadc);
 800125c:	68f8      	ldr	r0, [r7, #12]
 800125e:	f002 fb67 	bl	8003930 <HAL_ADC_Stop>
    return adc_value;
 8001262:	69fb      	ldr	r3, [r7, #28]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3720      	adds	r7, #32
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <Read_ADC_Average>:
  * @param  sampling_time: время выборки
  * @param  samples: количество выборок для усреднения
  * @retval Усреднённое значение АЦП (0-4095)
  */
uint32_t Read_ADC_Average(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time, uint8_t samples)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
 8001278:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
    uint8_t valid_samples = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	76fb      	strb	r3, [r7, #27]

    for (uint8_t i = 0; i < samples; i++) {
 8001282:	2300      	movs	r3, #0
 8001284:	76bb      	strb	r3, [r7, #26]
 8001286:	e019      	b.n	80012bc <Read_ADC_Average+0x50>
        uint32_t value = Read_ADC_Single(hadc, channel, sampling_time);
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f7ff ffb5 	bl	80011fc <Read_ADC_Single>
 8001292:	6178      	str	r0, [r7, #20]
        /* Фильтрация некорректных значений (менее 100 или более 4000) */
        if (value > 100 && value < 4000) {
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	2b64      	cmp	r3, #100	; 0x64
 8001298:	d90a      	bls.n	80012b0 <Read_ADC_Average+0x44>
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80012a0:	d206      	bcs.n	80012b0 <Read_ADC_Average+0x44>
            sum += value;
 80012a2:	69fa      	ldr	r2, [r7, #28]
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	4413      	add	r3, r2
 80012a8:	61fb      	str	r3, [r7, #28]
            valid_samples++;
 80012aa:	7efb      	ldrb	r3, [r7, #27]
 80012ac:	3301      	adds	r3, #1
 80012ae:	76fb      	strb	r3, [r7, #27]
        }
        HAL_Delay(1);
 80012b0:	2001      	movs	r0, #1
 80012b2:	f002 f993 	bl	80035dc <HAL_Delay>
    for (uint8_t i = 0; i < samples; i++) {
 80012b6:	7ebb      	ldrb	r3, [r7, #26]
 80012b8:	3301      	adds	r3, #1
 80012ba:	76bb      	strb	r3, [r7, #26]
 80012bc:	7eba      	ldrb	r2, [r7, #26]
 80012be:	78fb      	ldrb	r3, [r7, #3]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d3e1      	bcc.n	8001288 <Read_ADC_Average+0x1c>
    }

    if (valid_samples == 0) {
 80012c4:	7efb      	ldrb	r3, [r7, #27]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <Read_ADC_Average+0x62>
        return 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e003      	b.n	80012d6 <Read_ADC_Average+0x6a>
    }

    return sum / valid_samples;
 80012ce:	7efb      	ldrb	r3, [r7, #27]
 80012d0:	69fa      	ldr	r2, [r7, #28]
 80012d2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3720      	adds	r7, #32
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <Read_All_Voltages>:
  *
  *          Формула расчёта напряжения:
  *          V_реал = (ADC_value / 4095) * VDDA * DIV_FACTOR
  */
void Read_All_Voltages(void)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b089      	sub	sp, #36	; 0x24
 80012e4:	af00      	add	r7, sp, #0
    if (!adc1_initialized || !adc2_initialized) {
 80012e6:	4b6f      	ldr	r3, [pc, #444]	; (80014a4 <Read_All_Voltages+0x1c4>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f000 80d6 	beq.w	800149c <Read_All_Voltages+0x1bc>
 80012f0:	4b6d      	ldr	r3, [pc, #436]	; (80014a8 <Read_All_Voltages+0x1c8>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	f000 80d1 	beq.w	800149c <Read_All_Voltages+0x1bc>
        return;
    }

    uint32_t adc_raw_vdda = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
    uint32_t adc_raw_24v = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	61bb      	str	r3, [r7, #24]
    uint32_t adc_raw_12v = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
    uint32_t adc_raw_5v = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]

    /* === ШАГ 1: КАЛИБРОВКА VDDA ЧЕРЕЗ VREFINT ===
       Включаем внутренний источник опорного напряжения (1.20В) */
    ADC1->CR2 |= ADC_CR2_TSVREFE;
 800130a:	4b68      	ldr	r3, [pc, #416]	; (80014ac <Read_All_Voltages+0x1cc>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	4a67      	ldr	r2, [pc, #412]	; (80014ac <Read_All_Voltages+0x1cc>)
 8001310:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001314:	6093      	str	r3, [r2, #8]
    HAL_Delay(10);
 8001316:	200a      	movs	r0, #10
 8001318:	f002 f960 	bl	80035dc <HAL_Delay>
    adc_raw_vdda = Read_ADC_Average(&hadc1, ADC_CHANNEL_VREFINT, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 800131c:	2310      	movs	r3, #16
 800131e:	2207      	movs	r2, #7
 8001320:	2111      	movs	r1, #17
 8001322:	4863      	ldr	r0, [pc, #396]	; (80014b0 <Read_All_Voltages+0x1d0>)
 8001324:	f7ff ffa2 	bl	800126c <Read_ADC_Average>
 8001328:	61f8      	str	r0, [r7, #28]
    ADC1->CR2 &= ~ADC_CR2_TSVREFE;
 800132a:	4b60      	ldr	r3, [pc, #384]	; (80014ac <Read_All_Voltages+0x1cc>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	4a5f      	ldr	r2, [pc, #380]	; (80014ac <Read_All_Voltages+0x1cc>)
 8001330:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001334:	6093      	str	r3, [r2, #8]
    HAL_Delay(1);
 8001336:	2001      	movs	r0, #1
 8001338:	f002 f950 	bl	80035dc <HAL_Delay>

    /* Расчёт реального VDDA по формуле:
       VDDA = 3.3В * VREFINT_CAL / ADC_VREFINT */
    if (adc_raw_vdda > 1000 && adc_raw_vdda < 2000 && VREFINT_CAL_VALUE > 1000 && VREFINT_CAL_VALUE < 2000) {
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001342:	d926      	bls.n	8001392 <Read_All_Voltages+0xb2>
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800134a:	d222      	bcs.n	8001392 <Read_All_Voltages+0xb2>
 800134c:	4b59      	ldr	r3, [pc, #356]	; (80014b4 <Read_All_Voltages+0x1d4>)
 800134e:	881b      	ldrh	r3, [r3, #0]
 8001350:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001354:	d91d      	bls.n	8001392 <Read_All_Voltages+0xb2>
 8001356:	4b57      	ldr	r3, [pc, #348]	; (80014b4 <Read_All_Voltages+0x1d4>)
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800135e:	d218      	bcs.n	8001392 <Read_All_Voltages+0xb2>
        current_vdda = 3.3f * (float)VREFINT_CAL_VALUE / (float)adc_raw_vdda;
 8001360:	4b54      	ldr	r3, [pc, #336]	; (80014b4 <Read_All_Voltages+0x1d4>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f7fe ffaf 	bl	80002c8 <__aeabi_ui2f>
 800136a:	4603      	mov	r3, r0
 800136c:	4952      	ldr	r1, [pc, #328]	; (80014b8 <Read_All_Voltages+0x1d8>)
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff f802 	bl	8000378 <__aeabi_fmul>
 8001374:	4603      	mov	r3, r0
 8001376:	461c      	mov	r4, r3
 8001378:	69f8      	ldr	r0, [r7, #28]
 800137a:	f7fe ffa5 	bl	80002c8 <__aeabi_ui2f>
 800137e:	4603      	mov	r3, r0
 8001380:	4619      	mov	r1, r3
 8001382:	4620      	mov	r0, r4
 8001384:	f7ff f8ac 	bl	80004e0 <__aeabi_fdiv>
 8001388:	4603      	mov	r3, r0
 800138a:	461a      	mov	r2, r3
 800138c:	4b4b      	ldr	r3, [pc, #300]	; (80014bc <Read_All_Voltages+0x1dc>)
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	e002      	b.n	8001398 <Read_All_Voltages+0xb8>
    } else {
        current_vdda = 3.3f;  // Значение по умолчанию при ошибке калибровки
 8001392:	4b4a      	ldr	r3, [pc, #296]	; (80014bc <Read_All_Voltages+0x1dc>)
 8001394:	4a48      	ldr	r2, [pc, #288]	; (80014b8 <Read_All_Voltages+0x1d8>)
 8001396:	601a      	str	r2, [r3, #0]
    }

    /* === ШАГ 2: ИЗМЕРЕНИЕ 24В (PA0, ADC1) === */
    adc_raw_24v = Read_ADC_Average(&hadc1, ADC_CHANNEL_0, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001398:	2310      	movs	r3, #16
 800139a:	2207      	movs	r2, #7
 800139c:	2100      	movs	r1, #0
 800139e:	4844      	ldr	r0, [pc, #272]	; (80014b0 <Read_All_Voltages+0x1d0>)
 80013a0:	f7ff ff64 	bl	800126c <Read_ADC_Average>
 80013a4:	61b8      	str	r0, [r7, #24]
    if (adc_raw_24v > 100 && adc_raw_24v < 4000) {
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	2b64      	cmp	r3, #100	; 0x64
 80013aa:	d91d      	bls.n	80013e8 <Read_All_Voltages+0x108>
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80013b2:	d219      	bcs.n	80013e8 <Read_All_Voltages+0x108>
        float adc_voltage = (float)adc_raw_24v * current_vdda / 4095.0f;
 80013b4:	69b8      	ldr	r0, [r7, #24]
 80013b6:	f7fe ff87 	bl	80002c8 <__aeabi_ui2f>
 80013ba:	4602      	mov	r2, r0
 80013bc:	4b3f      	ldr	r3, [pc, #252]	; (80014bc <Read_All_Voltages+0x1dc>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4619      	mov	r1, r3
 80013c2:	4610      	mov	r0, r2
 80013c4:	f7fe ffd8 	bl	8000378 <__aeabi_fmul>
 80013c8:	4603      	mov	r3, r0
 80013ca:	493d      	ldr	r1, [pc, #244]	; (80014c0 <Read_All_Voltages+0x1e0>)
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f887 	bl	80004e0 <__aeabi_fdiv>
 80013d2:	4603      	mov	r3, r0
 80013d4:	60fb      	str	r3, [r7, #12]
        current_24v = adc_voltage * DIV_24V_FACTOR;
 80013d6:	493b      	ldr	r1, [pc, #236]	; (80014c4 <Read_All_Voltages+0x1e4>)
 80013d8:	68f8      	ldr	r0, [r7, #12]
 80013da:	f7fe ffcd 	bl	8000378 <__aeabi_fmul>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b39      	ldr	r3, [pc, #228]	; (80014c8 <Read_All_Voltages+0x1e8>)
 80013e4:	601a      	str	r2, [r3, #0]
    if (adc_raw_24v > 100 && adc_raw_24v < 4000) {
 80013e6:	e002      	b.n	80013ee <Read_All_Voltages+0x10e>
    } else {
        current_24v = 24.0f;
 80013e8:	4b37      	ldr	r3, [pc, #220]	; (80014c8 <Read_All_Voltages+0x1e8>)
 80013ea:	4a38      	ldr	r2, [pc, #224]	; (80014cc <Read_All_Voltages+0x1ec>)
 80013ec:	601a      	str	r2, [r3, #0]
    }

    /* === ШАГ 3: ИЗМЕРЕНИЕ 12В (PA1, ADC2) === */
    adc_raw_12v = Read_ADC_Average(&hadc2, ADC_CHANNEL_1, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 80013ee:	2310      	movs	r3, #16
 80013f0:	2207      	movs	r2, #7
 80013f2:	2101      	movs	r1, #1
 80013f4:	4836      	ldr	r0, [pc, #216]	; (80014d0 <Read_All_Voltages+0x1f0>)
 80013f6:	f7ff ff39 	bl	800126c <Read_ADC_Average>
 80013fa:	6178      	str	r0, [r7, #20]
    if (adc_raw_12v > 100 && adc_raw_12v < 4000) {
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	2b64      	cmp	r3, #100	; 0x64
 8001400:	d91d      	bls.n	800143e <Read_All_Voltages+0x15e>
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001408:	d219      	bcs.n	800143e <Read_All_Voltages+0x15e>
        float adc_voltage = (float)adc_raw_12v * current_vdda / 4095.0f;
 800140a:	6978      	ldr	r0, [r7, #20]
 800140c:	f7fe ff5c 	bl	80002c8 <__aeabi_ui2f>
 8001410:	4602      	mov	r2, r0
 8001412:	4b2a      	ldr	r3, [pc, #168]	; (80014bc <Read_All_Voltages+0x1dc>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4619      	mov	r1, r3
 8001418:	4610      	mov	r0, r2
 800141a:	f7fe ffad 	bl	8000378 <__aeabi_fmul>
 800141e:	4603      	mov	r3, r0
 8001420:	4927      	ldr	r1, [pc, #156]	; (80014c0 <Read_All_Voltages+0x1e0>)
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff f85c 	bl	80004e0 <__aeabi_fdiv>
 8001428:	4603      	mov	r3, r0
 800142a:	60bb      	str	r3, [r7, #8]
        current_12v = adc_voltage * DIV_12V_FACTOR;
 800142c:	4929      	ldr	r1, [pc, #164]	; (80014d4 <Read_All_Voltages+0x1f4>)
 800142e:	68b8      	ldr	r0, [r7, #8]
 8001430:	f7fe ffa2 	bl	8000378 <__aeabi_fmul>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <Read_All_Voltages+0x1f8>)
 800143a:	601a      	str	r2, [r3, #0]
    if (adc_raw_12v > 100 && adc_raw_12v < 4000) {
 800143c:	e002      	b.n	8001444 <Read_All_Voltages+0x164>
    } else {
        current_12v = 12.0f;
 800143e:	4b26      	ldr	r3, [pc, #152]	; (80014d8 <Read_All_Voltages+0x1f8>)
 8001440:	4a26      	ldr	r2, [pc, #152]	; (80014dc <Read_All_Voltages+0x1fc>)
 8001442:	601a      	str	r2, [r3, #0]
    }

    /* === ШАГ 4: ИЗМЕРЕНИЕ 5В (PA5, ADC2) === */
    adc_raw_5v = Read_ADC_Average(&hadc2, ADC_CHANNEL_5, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001444:	2310      	movs	r3, #16
 8001446:	2207      	movs	r2, #7
 8001448:	2105      	movs	r1, #5
 800144a:	4821      	ldr	r0, [pc, #132]	; (80014d0 <Read_All_Voltages+0x1f0>)
 800144c:	f7ff ff0e 	bl	800126c <Read_ADC_Average>
 8001450:	6138      	str	r0, [r7, #16]
    if (adc_raw_5v > 100 && adc_raw_5v < 4000) {
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	2b64      	cmp	r3, #100	; 0x64
 8001456:	d91d      	bls.n	8001494 <Read_All_Voltages+0x1b4>
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800145e:	d219      	bcs.n	8001494 <Read_All_Voltages+0x1b4>
        float adc_voltage = (float)adc_raw_5v * current_vdda / 4095.0f;
 8001460:	6938      	ldr	r0, [r7, #16]
 8001462:	f7fe ff31 	bl	80002c8 <__aeabi_ui2f>
 8001466:	4602      	mov	r2, r0
 8001468:	4b14      	ldr	r3, [pc, #80]	; (80014bc <Read_All_Voltages+0x1dc>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	4610      	mov	r0, r2
 8001470:	f7fe ff82 	bl	8000378 <__aeabi_fmul>
 8001474:	4603      	mov	r3, r0
 8001476:	4912      	ldr	r1, [pc, #72]	; (80014c0 <Read_All_Voltages+0x1e0>)
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f831 	bl	80004e0 <__aeabi_fdiv>
 800147e:	4603      	mov	r3, r0
 8001480:	607b      	str	r3, [r7, #4]
        current_5v = adc_voltage * DIV_5V_FACTOR;
 8001482:	4917      	ldr	r1, [pc, #92]	; (80014e0 <Read_All_Voltages+0x200>)
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7fe ff77 	bl	8000378 <__aeabi_fmul>
 800148a:	4603      	mov	r3, r0
 800148c:	461a      	mov	r2, r3
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <Read_All_Voltages+0x204>)
 8001490:	601a      	str	r2, [r3, #0]
    if (adc_raw_5v > 100 && adc_raw_5v < 4000) {
 8001492:	e004      	b.n	800149e <Read_All_Voltages+0x1be>
    } else {
        current_5v = 5.0f;
 8001494:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <Read_All_Voltages+0x204>)
 8001496:	4a14      	ldr	r2, [pc, #80]	; (80014e8 <Read_All_Voltages+0x208>)
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	e000      	b.n	800149e <Read_All_Voltages+0x1be>
        return;
 800149c:	bf00      	nop
    }
}
 800149e:	3724      	adds	r7, #36	; 0x24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd90      	pop	{r4, r7, pc}
 80014a4:	20000180 	.word	0x20000180
 80014a8:	20000181 	.word	0x20000181
 80014ac:	40012400 	.word	0x40012400
 80014b0:	20000114 	.word	0x20000114
 80014b4:	1ffff7ba 	.word	0x1ffff7ba
 80014b8:	40533333 	.word	0x40533333
 80014bc:	20000000 	.word	0x20000000
 80014c0:	457ff000 	.word	0x457ff000
 80014c4:	41133333 	.word	0x41133333
 80014c8:	20000004 	.word	0x20000004
 80014cc:	41c00000 	.word	0x41c00000
 80014d0:	20000144 	.word	0x20000144
 80014d4:	40933333 	.word	0x40933333
 80014d8:	20000008 	.word	0x20000008
 80014dc:	41400000 	.word	0x41400000
 80014e0:	403ae148 	.word	0x403ae148
 80014e4:	2000000c 	.word	0x2000000c
 80014e8:	40a00000 	.word	0x40a00000

080014ec <SystemClock_Config>:
  *          HSE = 8 МГц → PLL (×9) = 72 МГц → системная частота
  *          АПВ1 (таймеры) = 72 МГц / 2 = 36 МГц
  *          АПВ2 (АЦП) = 72 МГц / 6 = 12 МГц (макс. для АЦП STM32F1)
  */
void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b094      	sub	sp, #80	; 0x50
 80014f0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014f6:	2228      	movs	r2, #40	; 0x28
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f005 fe04 	bl	8007108 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800151c:	2301      	movs	r3, #1
 800151e:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001520:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001524:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800152a:	2301      	movs	r3, #1
 800152c:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800152e:	2302      	movs	r3, #2
 8001530:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001532:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001536:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;  // 8 МГц × 9 = 72 МГц
 8001538:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800153c:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800153e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001542:	4618      	mov	r0, r3
 8001544:	f004 faf4 	bl	8005b30 <HAL_RCC_OscConfig>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <SystemClock_Config+0x66>
    {
        Error_Handler();
 800154e:	f000 f9ff 	bl	8001950 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001552:	230f      	movs	r3, #15
 8001554:	617b      	str	r3, [r7, #20]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001556:	2302      	movs	r3, #2
 8001558:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;   // 72/2 = 36 МГц для таймеров
 800155e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001562:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	2102      	movs	r1, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f004 fd60 	bl	8006034 <HAL_RCC_ClockConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <SystemClock_Config+0x92>
    {
        Error_Handler();
 800157a:	f000 f9e9 	bl	8001950 <Error_Handler>
    }

    /* Тактирование АЦП: 72 МГц / 6 = 12 МГц (максимальная частота для АЦП STM32F1) */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800157e:	2302      	movs	r3, #2
 8001580:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001586:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	4618      	mov	r0, r3
 800158c:	f004 feea 	bl	8006364 <HAL_RCCEx_PeriphCLKConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <SystemClock_Config+0xae>
    {
        Error_Handler();
 8001596:	f000 f9db 	bl	8001950 <Error_Handler>
    }
}
 800159a:	bf00      	nop
 800159c:	3750      	adds	r7, #80	; 0x50
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <MX_GPIO_Init>:
  *          PA0  - вход АЦП для 24В
  *          PA1  - вход АЦП для 12В
  *          PA5  - вход АЦП для 5В
  */
static void MX_GPIO_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08a      	sub	sp, #40	; 0x28
 80015a8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015aa:	f107 0318 	add.w	r3, r7, #24
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b8:	4b79      	ldr	r3, [pc, #484]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	4a78      	ldr	r2, [pc, #480]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015be:	f043 0310 	orr.w	r3, r3, #16
 80015c2:	6193      	str	r3, [r2, #24]
 80015c4:	4b76      	ldr	r3, [pc, #472]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	f003 0310 	and.w	r3, r3, #16
 80015cc:	617b      	str	r3, [r7, #20]
 80015ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d0:	4b73      	ldr	r3, [pc, #460]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a72      	ldr	r2, [pc, #456]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015d6:	f043 0320 	orr.w	r3, r3, #32
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b70      	ldr	r3, [pc, #448]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0320 	and.w	r3, r3, #32
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e8:	4b6d      	ldr	r3, [pc, #436]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a6c      	ldr	r2, [pc, #432]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015ee:	f043 0304 	orr.w	r3, r3, #4
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b6a      	ldr	r3, [pc, #424]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0304 	and.w	r3, r3, #4
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001600:	4b67      	ldr	r3, [pc, #412]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4a66      	ldr	r2, [pc, #408]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 8001606:	f043 0308 	orr.w	r3, r3, #8
 800160a:	6193      	str	r3, [r2, #24]
 800160c:	4b64      	ldr	r3, [pc, #400]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 8001618:	4b61      	ldr	r3, [pc, #388]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	4a60      	ldr	r2, [pc, #384]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6193      	str	r3, [r2, #24]
 8001624:	4b5e      	ldr	r3, [pc, #376]	; (80017a0 <MX_GPIO_Init+0x1fc>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	687b      	ldr	r3, [r7, #4]

    /* Кварц 32768 Гц на PC14/PC15 (не используется, но инициализирован для совместимости) */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001630:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001634:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800163e:	2303      	movs	r3, #3
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001642:	f107 0318 	add.w	r3, r7, #24
 8001646:	4619      	mov	r1, r3
 8001648:	4856      	ldr	r0, [pc, #344]	; (80017a4 <MX_GPIO_Init+0x200>)
 800164a:	f002 ff8d 	bl	8004568 <HAL_GPIO_Init>

    /* Аналоговые входы АЦП */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 800164e:	2323      	movs	r3, #35	; 0x23
 8001650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001652:	2303      	movs	r3, #3
 8001654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165a:	f107 0318 	add.w	r3, r7, #24
 800165e:	4619      	mov	r1, r3
 8001660:	4851      	ldr	r0, [pc, #324]	; (80017a8 <MX_GPIO_Init+0x204>)
 8001662:	f002 ff81 	bl	8004568 <HAL_GPIO_Init>

    /* Вход захвата сигнала CLIK (PB1 = TIM3_CH4) */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001666:	2302      	movs	r3, #2
 8001668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001672:	2303      	movs	r3, #3
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001676:	f107 0318 	add.w	r3, r7, #24
 800167a:	4619      	mov	r1, r3
 800167c:	484b      	ldr	r0, [pc, #300]	; (80017ac <MX_GPIO_Init+0x208>)
 800167e:	f002 ff73 	bl	8004568 <HAL_GPIO_Init>

    /* Выход генерации импульса возбуждения (PB5) */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001682:	2320      	movs	r3, #32
 8001684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001686:	2301      	movs	r3, #1
 8001688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800168e:	2303      	movs	r3, #3
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001692:	f107 0318 	add.w	r3, r7, #24
 8001696:	4619      	mov	r1, r3
 8001698:	4844      	ldr	r0, [pc, #272]	; (80017ac <MX_GPIO_Init+0x208>)
 800169a:	f002 ff65 	bl	8004568 <HAL_GPIO_Init>

    /* Выход управления питанием 5В (активный низкий уровень) */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800169e:	2340      	movs	r3, #64	; 0x40
 80016a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016aa:	2303      	movs	r3, #3
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ae:	f107 0318 	add.w	r3, r7, #24
 80016b2:	4619      	mov	r1, r3
 80016b4:	483d      	ldr	r0, [pc, #244]	; (80017ac <MX_GPIO_Init+0x208>)
 80016b6:	f002 ff57 	bl	8004568 <HAL_GPIO_Init>

    /* Шина I2C2: PB10=SCL, PB11=SDA (ОБЯЗАТЕЛЬНО режим Open Drain!) */
    GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 80016ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;  // Открытый сток для шины I2C
 80016c0:	2312      	movs	r3, #18
 80016c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c4:	2303      	movs	r3, #3
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c8:	f107 0318 	add.w	r3, r7, #24
 80016cc:	4619      	mov	r1, r3
 80016ce:	4837      	ldr	r0, [pc, #220]	; (80017ac <MX_GPIO_Init+0x208>)
 80016d0:	f002 ff4a 	bl	8004568 <HAL_GPIO_Init>

    /* Светодиоды индикации */
    GPIO_InitStruct.Pin = LED_RED_PIN;
 80016d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016da:	2301      	movs	r3, #1
 80016dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	2302      	movs	r3, #2
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e6:	f107 0318 	add.w	r3, r7, #24
 80016ea:	4619      	mov	r1, r3
 80016ec:	482f      	ldr	r0, [pc, #188]	; (80017ac <MX_GPIO_Init+0x208>)
 80016ee:	f002 ff3b 	bl	8004568 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016f8:	482c      	ldr	r0, [pc, #176]	; (80017ac <MX_GPIO_Init+0x208>)
 80016fa:	f003 f8b9 	bl	8004870 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = LED_BLUE_PIN;
 80016fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001702:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001704:	2301      	movs	r3, #1
 8001706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170c:	2302      	movs	r3, #2
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001710:	f107 0318 	add.w	r3, r7, #24
 8001714:	4619      	mov	r1, r3
 8001716:	4825      	ldr	r0, [pc, #148]	; (80017ac <MX_GPIO_Init+0x208>)
 8001718:	f002 ff26 	bl	8004568 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, LED_BLUE_PIN, LED_BLUE_OFF);
 800171c:	2200      	movs	r2, #0
 800171e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001722:	4822      	ldr	r0, [pc, #136]	; (80017ac <MX_GPIO_Init+0x208>)
 8001724:	f003 f8a4 	bl	8004870 <HAL_GPIO_WritePin>

    /* Включение питания 5В (низкий уровень = ВКЛ) */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, POWER_5V_ON);
 8001728:	2200      	movs	r2, #0
 800172a:	2140      	movs	r1, #64	; 0x40
 800172c:	481f      	ldr	r0, [pc, #124]	; (80017ac <MX_GPIO_Init+0x208>)
 800172e:	f003 f89f 	bl	8004870 <HAL_GPIO_WritePin>

    /* USART1 (ModBus): PA9=TX, PA10=RX */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001732:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001738:	2302      	movs	r3, #2
 800173a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001740:	f107 0318 	add.w	r3, r7, #24
 8001744:	4619      	mov	r1, r3
 8001746:	4818      	ldr	r0, [pc, #96]	; (80017a8 <MX_GPIO_Init+0x204>)
 8001748:	f002 ff0e 	bl	8004568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800174c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001756:	2301      	movs	r3, #1
 8001758:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175a:	f107 0318 	add.w	r3, r7, #24
 800175e:	4619      	mov	r1, r3
 8001760:	4811      	ldr	r0, [pc, #68]	; (80017a8 <MX_GPIO_Init+0x204>)
 8001762:	f002 ff01 	bl	8004568 <HAL_GPIO_Init>

    /* USART2 (отладка): PA2=TX, PA3=RX */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001766:	2304      	movs	r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800176e:	2303      	movs	r3, #3
 8001770:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	f107 0318 	add.w	r3, r7, #24
 8001776:	4619      	mov	r1, r3
 8001778:	480b      	ldr	r0, [pc, #44]	; (80017a8 <MX_GPIO_Init+0x204>)
 800177a:	f002 fef5 	bl	8004568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800177e:	2308      	movs	r3, #8
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001786:	2301      	movs	r3, #1
 8001788:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178a:	f107 0318 	add.w	r3, r7, #24
 800178e:	4619      	mov	r1, r3
 8001790:	4805      	ldr	r0, [pc, #20]	; (80017a8 <MX_GPIO_Init+0x204>)
 8001792:	f002 fee9 	bl	8004568 <HAL_GPIO_Init>
}
 8001796:	bf00      	nop
 8001798:	3728      	adds	r7, #40	; 0x28
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40011000 	.word	0x40011000
 80017a8:	40010800 	.word	0x40010800
 80017ac:	40010c00 	.word	0x40010c00

080017b0 <MX_USART1_UART_Init>:

/**
  * @brief  Инициализация USART1 (ModBus RTU)
  */
static void MX_USART1_UART_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 80017b4:	4b11      	ldr	r3, [pc, #68]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017b6:	4a12      	ldr	r2, [pc, #72]	; (8001800 <MX_USART1_UART_Init+0x50>)
 80017b8:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 9600;
 80017ba:	4b10      	ldr	r3, [pc, #64]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017c0:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017d6:	220c      	movs	r2, #12
 80017d8:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	; (80017fc <MX_USART1_UART_Init+0x4c>)
 80017e8:	f004 ff32 	bl	8006650 <HAL_UART_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USART1_UART_Init+0x46>
    {
        Error_Handler();
 80017f2:	f000 f8ad 	bl	8001950 <Error_Handler>
    }
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	2000008c 	.word	0x2000008c
 8001800:	40013800 	.word	0x40013800

08001804 <MX_USART2_UART_Init>:

/**
  * @brief  Инициализация USART2 (отладочный вывод)
  */
static void MX_USART2_UART_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 800180a:	4a12      	ldr	r2, [pc, #72]	; (8001854 <MX_USART2_UART_Init+0x50>)
 800180c:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 8001810:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001814:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001816:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 800181c:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001822:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001828:	4b09      	ldr	r3, [pc, #36]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 800182a:	220c      	movs	r2, #12
 800182c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	4b08      	ldr	r3, [pc, #32]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <MX_USART2_UART_Init+0x4c>)
 800183c:	f004 ff08 	bl	8006650 <HAL_UART_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 8001846:	f000 f883 	bl	8001950 <Error_Handler>
    }
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200000d0 	.word	0x200000d0
 8001854:	40004400 	.word	0x40004400

08001858 <MX_ADC1_Init>:

/**
  * @brief  Инициализация ADC1 (измерение 24В и VREFINT)
  */
static void MX_ADC1_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]

    hadc1.Instance = ADC1;
 8001868:	4b18      	ldr	r3, [pc, #96]	; (80018cc <MX_ADC1_Init+0x74>)
 800186a:	4a19      	ldr	r2, [pc, #100]	; (80018d0 <MX_ADC1_Init+0x78>)
 800186c:	601a      	str	r2, [r3, #0]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800186e:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_ADC1_Init+0x74>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001874:	4b15      	ldr	r3, [pc, #84]	; (80018cc <MX_ADC1_Init+0x74>)
 8001876:	2200      	movs	r2, #0
 8001878:	731a      	strb	r2, [r3, #12]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800187a:	4b14      	ldr	r3, [pc, #80]	; (80018cc <MX_ADC1_Init+0x74>)
 800187c:	2200      	movs	r2, #0
 800187e:	751a      	strb	r2, [r3, #20]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <MX_ADC1_Init+0x74>)
 8001882:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001886:	61da      	str	r2, [r3, #28]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001888:	4b10      	ldr	r3, [pc, #64]	; (80018cc <MX_ADC1_Init+0x74>)
 800188a:	2200      	movs	r2, #0
 800188c:	605a      	str	r2, [r3, #4]
    hadc1.Init.NbrOfConversion = 1;
 800188e:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_ADC1_Init+0x74>)
 8001890:	2201      	movs	r2, #1
 8001892:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001894:	480d      	ldr	r0, [pc, #52]	; (80018cc <MX_ADC1_Init+0x74>)
 8001896:	f001 fec5 	bl	8003624 <HAL_ADC_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_ADC1_Init+0x4c>
    {
        Error_Handler();
 80018a0:	f000 f856 	bl	8001950 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80018a8:	2301      	movs	r3, #1
 80018aa:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80018ac:	2307      	movs	r3, #7
 80018ae:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	4619      	mov	r1, r3
 80018b4:	4805      	ldr	r0, [pc, #20]	; (80018cc <MX_ADC1_Init+0x74>)
 80018b6:	f002 fa4f 	bl	8003d58 <HAL_ADC_ConfigChannel>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_ADC1_Init+0x6c>
    {
        Error_Handler();
 80018c0:	f000 f846 	bl	8001950 <Error_Handler>
    }
}
 80018c4:	bf00      	nop
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000114 	.word	0x20000114
 80018d0:	40012400 	.word	0x40012400

080018d4 <MX_ADC2_Init>:

/**
  * @brief  Инициализация ADC2 (измерение 12В и 5В)
  */
static void MX_ADC2_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 80018da:	1d3b      	adds	r3, r7, #4
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]

    hadc2.Instance = ADC2;
 80018e4:	4b18      	ldr	r3, [pc, #96]	; (8001948 <MX_ADC2_Init+0x74>)
 80018e6:	4a19      	ldr	r2, [pc, #100]	; (800194c <MX_ADC2_Init+0x78>)
 80018e8:	601a      	str	r2, [r3, #0]
    hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018ea:	4b17      	ldr	r3, [pc, #92]	; (8001948 <MX_ADC2_Init+0x74>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
    hadc2.Init.ContinuousConvMode = DISABLE;
 80018f0:	4b15      	ldr	r3, [pc, #84]	; (8001948 <MX_ADC2_Init+0x74>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	731a      	strb	r2, [r3, #12]
    hadc2.Init.DiscontinuousConvMode = DISABLE;
 80018f6:	4b14      	ldr	r3, [pc, #80]	; (8001948 <MX_ADC2_Init+0x74>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	751a      	strb	r2, [r3, #20]
    hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018fc:	4b12      	ldr	r3, [pc, #72]	; (8001948 <MX_ADC2_Init+0x74>)
 80018fe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001902:	61da      	str	r2, [r3, #28]
    hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001904:	4b10      	ldr	r3, [pc, #64]	; (8001948 <MX_ADC2_Init+0x74>)
 8001906:	2200      	movs	r2, #0
 8001908:	605a      	str	r2, [r3, #4]
    hadc2.Init.NbrOfConversion = 1;
 800190a:	4b0f      	ldr	r3, [pc, #60]	; (8001948 <MX_ADC2_Init+0x74>)
 800190c:	2201      	movs	r2, #1
 800190e:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001910:	480d      	ldr	r0, [pc, #52]	; (8001948 <MX_ADC2_Init+0x74>)
 8001912:	f001 fe87 	bl	8003624 <HAL_ADC_Init>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_ADC2_Init+0x4c>
    {
        Error_Handler();
 800191c:	f000 f818 	bl	8001950 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_1;
 8001920:	2301      	movs	r3, #1
 8001922:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001924:	2301      	movs	r3, #1
 8001926:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001928:	2307      	movs	r3, #7
 800192a:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	4619      	mov	r1, r3
 8001930:	4805      	ldr	r0, [pc, #20]	; (8001948 <MX_ADC2_Init+0x74>)
 8001932:	f002 fa11 	bl	8003d58 <HAL_ADC_ConfigChannel>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_ADC2_Init+0x6c>
    {
        Error_Handler();
 800193c:	f000 f808 	bl	8001950 <Error_Handler>
    }
}
 8001940:	bf00      	nop
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20000144 	.word	0x20000144
 800194c:	40012800 	.word	0x40012800

08001950 <Error_Handler>:
/**
  * @brief  Обработчик критических ошибок
  * @details Мигание красным светодиодом при невозможности продолжения работы
  */
void Error_Handler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001954:	b672      	cpsid	i
}
 8001956:	bf00      	nop
    __disable_irq();
    while (1)
    {
        HAL_GPIO_TogglePin(GPIOB, LED_RED_PIN);
 8001958:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800195c:	4803      	ldr	r0, [pc, #12]	; (800196c <Error_Handler+0x1c>)
 800195e:	f002 ff9f 	bl	80048a0 <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 8001962:	20c8      	movs	r0, #200	; 0xc8
 8001964:	f001 fe3a 	bl	80035dc <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOB, LED_RED_PIN);
 8001968:	e7f6      	b.n	8001958 <Error_Handler+0x8>
 800196a:	bf00      	nop
 800196c:	40010c00 	.word	0x40010c00

08001970 <modbus_uint32_to_str>:
/* Внешние переменные -----------------------------------------------------*/
extern UART_HandleTypeDef huart1;

/* Вспомогательная функция для преобразования числа в строку в modbus.c */
static void modbus_uint32_to_str(uint32_t value, char* buffer)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	; 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
    if (value == 0) {
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d107      	bne.n	8001990 <modbus_uint32_to_str+0x20>
        buffer[0] = '0';
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	2230      	movs	r2, #48	; 0x30
 8001984:	701a      	strb	r2, [r3, #0]
        buffer[1] = '\0';
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	3301      	adds	r3, #1
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
 800198e:	e03d      	b.n	8001a0c <modbus_uint32_to_str+0x9c>
        return;
    }

    char temp[16];
    int i = 0;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]

    while (value > 0 && i < 15) {
 8001994:	e019      	b.n	80019ca <modbus_uint32_to_str+0x5a>
        temp[i++] = (value % 10) + '0';
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	4b1e      	ldr	r3, [pc, #120]	; (8001a14 <modbus_uint32_to_str+0xa4>)
 800199a:	fba3 2301 	umull	r2, r3, r3, r1
 800199e:	08da      	lsrs	r2, r3, #3
 80019a0:	4613      	mov	r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	4413      	add	r3, r2
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	1aca      	subs	r2, r1, r3
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	1c59      	adds	r1, r3, #1
 80019b0:	61f9      	str	r1, [r7, #28]
 80019b2:	3230      	adds	r2, #48	; 0x30
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	3320      	adds	r3, #32
 80019b8:	443b      	add	r3, r7
 80019ba:	f803 2c18 	strb.w	r2, [r3, #-24]
        value /= 10;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a14      	ldr	r2, [pc, #80]	; (8001a14 <modbus_uint32_to_str+0xa4>)
 80019c2:	fba2 2303 	umull	r2, r3, r2, r3
 80019c6:	08db      	lsrs	r3, r3, #3
 80019c8:	607b      	str	r3, [r7, #4]
    while (value > 0 && i < 15) {
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d002      	beq.n	80019d6 <modbus_uint32_to_str+0x66>
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	2b0e      	cmp	r3, #14
 80019d4:	dddf      	ble.n	8001996 <modbus_uint32_to_str+0x26>
    }

    for (int j = 0; j < i; j++) {
 80019d6:	2300      	movs	r3, #0
 80019d8:	61bb      	str	r3, [r7, #24]
 80019da:	e00e      	b.n	80019fa <modbus_uint32_to_str+0x8a>
        buffer[j] = temp[i - j - 1];
 80019dc:	69fa      	ldr	r2, [r7, #28]
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	1e5a      	subs	r2, r3, #1
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	6839      	ldr	r1, [r7, #0]
 80019e8:	440b      	add	r3, r1
 80019ea:	3220      	adds	r2, #32
 80019ec:	443a      	add	r2, r7
 80019ee:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80019f2:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < i; j++) {
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	3301      	adds	r3, #1
 80019f8:	61bb      	str	r3, [r7, #24]
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	dbec      	blt.n	80019dc <modbus_uint32_to_str+0x6c>
    }
    buffer[i] = '\0';
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	4413      	add	r3, r2
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
}
 8001a0c:	3724      	adds	r7, #36	; 0x24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr
 8001a14:	cccccccd 	.word	0xcccccccd

08001a18 <ModBus_CRC16>:

/* Функции для работы с CRC16 ---------------------------------------------*/
uint16_t ModBus_CRC16(const uint8_t *data, uint16_t length)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	807b      	strh	r3, [r7, #2]
    uint16_t crc = MODBUS_CRC_INIT;
 8001a24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a28:	81fb      	strh	r3, [r7, #14]
    uint8_t bit;

    while(length--) {
 8001a2a:	e01f      	b.n	8001a6c <ModBus_CRC16+0x54>
        crc ^= *data++;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	1c5a      	adds	r2, r3, #1
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	89fb      	ldrh	r3, [r7, #14]
 8001a38:	4053      	eors	r3, r2
 8001a3a:	81fb      	strh	r3, [r7, #14]

        for(bit = 0; bit < 8; bit++) {
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	737b      	strb	r3, [r7, #13]
 8001a40:	e011      	b.n	8001a66 <ModBus_CRC16+0x4e>
            if(crc & 0x0001) {
 8001a42:	89fb      	ldrh	r3, [r7, #14]
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d006      	beq.n	8001a5a <ModBus_CRC16+0x42>
                crc = (crc >> 1) ^ 0xA001;
 8001a4c:	89fb      	ldrh	r3, [r7, #14]
 8001a4e:	085b      	lsrs	r3, r3, #1
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <ModBus_CRC16+0x6c>)
 8001a54:	4053      	eors	r3, r2
 8001a56:	81fb      	strh	r3, [r7, #14]
 8001a58:	e002      	b.n	8001a60 <ModBus_CRC16+0x48>
            } else {
                crc >>= 1;
 8001a5a:	89fb      	ldrh	r3, [r7, #14]
 8001a5c:	085b      	lsrs	r3, r3, #1
 8001a5e:	81fb      	strh	r3, [r7, #14]
        for(bit = 0; bit < 8; bit++) {
 8001a60:	7b7b      	ldrb	r3, [r7, #13]
 8001a62:	3301      	adds	r3, #1
 8001a64:	737b      	strb	r3, [r7, #13]
 8001a66:	7b7b      	ldrb	r3, [r7, #13]
 8001a68:	2b07      	cmp	r3, #7
 8001a6a:	d9ea      	bls.n	8001a42 <ModBus_CRC16+0x2a>
    while(length--) {
 8001a6c:	887b      	ldrh	r3, [r7, #2]
 8001a6e:	1e5a      	subs	r2, r3, #1
 8001a70:	807a      	strh	r2, [r7, #2]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1da      	bne.n	8001a2c <ModBus_CRC16+0x14>
            }
        }
    }

    return crc;
 8001a76:	89fb      	ldrh	r3, [r7, #14]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc80      	pop	{r7}
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	ffffa001 	.word	0xffffa001

08001a88 <ModBus_SendException>:

/* Отправка исключения ----------------------------------------------------*/
static void ModBus_SendException(uint8_t function, uint8_t exception_code)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	460a      	mov	r2, r1
 8001a92:	71fb      	strb	r3, [r7, #7]
 8001a94:	4613      	mov	r3, r2
 8001a96:	71bb      	strb	r3, [r7, #6]
    uint8_t response[5];
    uint16_t crc;

    response[0] = modbus.device_address;
 8001a98:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <ModBus_SendException+0x68>)
 8001a9a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8001a9e:	723b      	strb	r3, [r7, #8]
    response[1] = function | 0x80;
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	727b      	strb	r3, [r7, #9]
    response[2] = exception_code;
 8001aaa:	79bb      	ldrb	r3, [r7, #6]
 8001aac:	72bb      	strb	r3, [r7, #10]

    crc = ModBus_CRC16(response, 3);
 8001aae:	f107 0308 	add.w	r3, r7, #8
 8001ab2:	2103      	movs	r1, #3
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff ffaf 	bl	8001a18 <ModBus_CRC16>
 8001aba:	4603      	mov	r3, r0
 8001abc:	81fb      	strh	r3, [r7, #14]
    response[3] = crc & 0xFF;
 8001abe:	89fb      	ldrh	r3, [r7, #14]
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	72fb      	strb	r3, [r7, #11]
    response[4] = (crc >> 8) & 0xFF;
 8001ac4:	89fb      	ldrh	r3, [r7, #14]
 8001ac6:	0a1b      	lsrs	r3, r3, #8
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	733b      	strb	r3, [r7, #12]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, 5);
 8001ace:	f107 0308 	add.w	r3, r7, #8
 8001ad2:	2105      	movs	r1, #5
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f001 f98f 	bl	8002df8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, 5, 200);
 8001ada:	f107 0108 	add.w	r1, r7, #8
 8001ade:	23c8      	movs	r3, #200	; 0xc8
 8001ae0:	2205      	movs	r2, #5
 8001ae2:	4804      	ldr	r0, [pc, #16]	; (8001af4 <ModBus_SendException+0x6c>)
 8001ae4:	f004 fe01 	bl	80066ea <HAL_UART_Transmit>
}
 8001ae8:	bf00      	nop
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	200001a8 	.word	0x200001a8
 8001af4:	2000008c 	.word	0x2000008c

08001af8 <FloatToRegisters>:

/* Преобразование float в два регистра ------------------------------------*/
static void FloatToRegisters(float value, uint16_t *reg_high, uint16_t *reg_low)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b087      	sub	sp, #28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
    union {
        float f;
        uint32_t u32;
    } converter;

    converter.f = value;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	617b      	str	r3, [r7, #20]
    *reg_high = (converter.u32 >> 16) & 0xFFFF;
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	0c1b      	lsrs	r3, r3, #16
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	801a      	strh	r2, [r3, #0]
    *reg_low = converter.u32 & 0xFFFF;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	801a      	strh	r2, [r3, #0]
}
 8001b1a:	bf00      	nop
 8001b1c:	371c      	adds	r7, #28
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <ModBus_ReadHoldingRegisters>:

/* Чтение holding регистров (функция 0x03) --------------------------------*/
static void ModBus_ReadHoldingRegisters(uint16_t start_addr, uint16_t reg_count)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b0c6      	sub	sp, #280	; 0x118
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b30:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001b34:	801a      	strh	r2, [r3, #0]
 8001b36:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b3a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b3e:	460a      	mov	r2, r1
 8001b40:	801a      	strh	r2, [r3, #0]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 8001b42:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b46:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001b4a:	881b      	ldrh	r3, [r3, #0]
 8001b4c:	2b1f      	cmp	r3, #31
 8001b4e:	d904      	bls.n	8001b5a <ModBus_ReadHoldingRegisters+0x36>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001b50:	2102      	movs	r1, #2
 8001b52:	2003      	movs	r0, #3
 8001b54:	f7ff ff98 	bl	8001a88 <ModBus_SendException>
        return;
 8001b58:	e0cd      	b.n	8001cf6 <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (reg_count == 0 || reg_count > 125) {
 8001b5a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b5e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b62:	881b      	ldrh	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d006      	beq.n	8001b76 <ModBus_ReadHoldingRegisters+0x52>
 8001b68:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b6c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	2b7d      	cmp	r3, #125	; 0x7d
 8001b74:	d904      	bls.n	8001b80 <ModBus_ReadHoldingRegisters+0x5c>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001b76:	2103      	movs	r1, #3
 8001b78:	2003      	movs	r0, #3
 8001b7a:	f7ff ff85 	bl	8001a88 <ModBus_SendException>
        return;
 8001b7e:	e0ba      	b.n	8001cf6 <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 8001b80:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b84:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001b88:	881a      	ldrh	r2, [r3, #0]
 8001b8a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b8e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	4413      	add	r3, r2
 8001b96:	2b20      	cmp	r3, #32
 8001b98:	dd04      	ble.n	8001ba4 <ModBus_ReadHoldingRegisters+0x80>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001b9a:	2102      	movs	r1, #2
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f7ff ff73 	bl	8001a88 <ModBus_SendException>
        return;
 8001ba2:	e0a8      	b.n	8001cf6 <ModBus_ReadHoldingRegisters+0x1d2>
    }

    uint8_t response[256];
    uint16_t index = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 8001baa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001bae:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 8001bba:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b4e      	ldr	r3, [pc, #312]	; (8001d00 <ModBus_ReadHoldingRegisters+0x1dc>)
 8001bc8:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8001bcc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001bd0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001bd4:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_HOLDING_REGISTERS;
 8001bd6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001be0:	461a      	mov	r2, r3
 8001be2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001be6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001bea:	2103      	movs	r1, #3
 8001bec:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 8001bee:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8001bfe:	b2d9      	uxtb	r1, r3
 8001c00:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c04:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c08:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001c10:	e02f      	b.n	8001c72 <ModBus_ReadHoldingRegisters+0x14e>
        uint16_t reg_value = modbus.holding_regs[start_addr + i];
 8001c12:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c16:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001c1a:	881a      	ldrh	r2, [r3, #0]
 8001c1c:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001c20:	4413      	add	r3, r2
 8001c22:	4a37      	ldr	r2, [pc, #220]	; (8001d00 <ModBus_ReadHoldingRegisters+0x1dc>)
 8001c24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c28:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8001c2c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001c30:	0a1b      	lsrs	r3, r3, #8
 8001c32:	b299      	uxth	r1, r3
 8001c34:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c38:	1c5a      	adds	r2, r3, #1
 8001c3a:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001c3e:	461a      	mov	r2, r3
 8001c40:	b2c9      	uxtb	r1, r1
 8001c42:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c46:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c4a:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8001c4c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c50:	1c5a      	adds	r2, r3, #1
 8001c52:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001c56:	461a      	mov	r2, r3
 8001c58:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001c5c:	b2d9      	uxtb	r1, r3
 8001c5e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c62:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c66:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 8001c68:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001c72:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c76:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001c7a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8001c7e:	881b      	ldrh	r3, [r3, #0]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d3c6      	bcc.n	8001c12 <ModBus_ReadHoldingRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 8001c84:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001c88:	f107 030c 	add.w	r3, r7, #12
 8001c8c:	4611      	mov	r1, r2
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff fec2 	bl	8001a18 <ModBus_CRC16>
 8001c94:	4603      	mov	r3, r0
 8001c96:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 8001c9a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c9e:	1c5a      	adds	r2, r3, #1
 8001ca0:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001caa:	b2d9      	uxtb	r1, r3
 8001cac:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001cb0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001cb4:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 8001cb6:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001cba:	0a1b      	lsrs	r3, r3, #8
 8001cbc:	b299      	uxth	r1, r3
 8001cbe:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001cc2:	1c5a      	adds	r2, r3, #1
 8001cc4:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001cc8:	461a      	mov	r2, r3
 8001cca:	b2c9      	uxtb	r1, r1
 8001ccc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001cd0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001cd4:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8001cd6:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001cda:	f107 030c 	add.w	r3, r7, #12
 8001cde:	4611      	mov	r1, r2
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f001 f889 	bl	8002df8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8001ce6:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001cea:	f107 010c 	add.w	r1, r7, #12
 8001cee:	23c8      	movs	r3, #200	; 0xc8
 8001cf0:	4804      	ldr	r0, [pc, #16]	; (8001d04 <ModBus_ReadHoldingRegisters+0x1e0>)
 8001cf2:	f004 fcfa 	bl	80066ea <HAL_UART_Transmit>
}
 8001cf6:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200001a8 	.word	0x200001a8
 8001d04:	2000008c 	.word	0x2000008c

08001d08 <ModBus_ReadInputRegisters>:

/* Чтение input регистров (функция 0x04) ---------------------------------*/
static void ModBus_ReadInputRegisters(uint16_t start_addr, uint16_t reg_count)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b0c6      	sub	sp, #280	; 0x118
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4602      	mov	r2, r0
 8001d10:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d14:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001d18:	801a      	strh	r2, [r3, #0]
 8001d1a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d1e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d22:	460a      	mov	r2, r1
 8001d24:	801a      	strh	r2, [r3, #0]
    if (start_addr >= REG_INPUT_REG_COUNT) {
 8001d26:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d2a:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	2b11      	cmp	r3, #17
 8001d32:	d904      	bls.n	8001d3e <ModBus_ReadInputRegisters+0x36>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001d34:	2102      	movs	r1, #2
 8001d36:	2004      	movs	r0, #4
 8001d38:	f7ff fea6 	bl	8001a88 <ModBus_SendException>
        return;
 8001d3c:	e0ce      	b.n	8001edc <ModBus_ReadInputRegisters+0x1d4>
    }

    if (reg_count == 0 || reg_count > 125) {
 8001d3e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d42:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d46:	881b      	ldrh	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d006      	beq.n	8001d5a <ModBus_ReadInputRegisters+0x52>
 8001d4c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d50:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	2b7d      	cmp	r3, #125	; 0x7d
 8001d58:	d904      	bls.n	8001d64 <ModBus_ReadInputRegisters+0x5c>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001d5a:	2103      	movs	r1, #3
 8001d5c:	2004      	movs	r0, #4
 8001d5e:	f7ff fe93 	bl	8001a88 <ModBus_SendException>
        return;
 8001d62:	e0bb      	b.n	8001edc <ModBus_ReadInputRegisters+0x1d4>
    }

    if (start_addr + reg_count > REG_INPUT_REG_COUNT) {
 8001d64:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d68:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001d6c:	881a      	ldrh	r2, [r3, #0]
 8001d6e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d72:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	4413      	add	r3, r2
 8001d7a:	2b12      	cmp	r3, #18
 8001d7c:	dd04      	ble.n	8001d88 <ModBus_ReadInputRegisters+0x80>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001d7e:	2102      	movs	r1, #2
 8001d80:	2004      	movs	r0, #4
 8001d82:	f7ff fe81 	bl	8001a88 <ModBus_SendException>
        return;
 8001d86:	e0a9      	b.n	8001edc <ModBus_ReadInputRegisters+0x1d4>
    }

    uint8_t response[256];
    uint16_t index = 0;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 8001d8e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d92:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 8001d9e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b4e      	ldr	r3, [pc, #312]	; (8001ee4 <ModBus_ReadInputRegisters+0x1dc>)
 8001dac:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8001db0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001db4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001db8:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_INPUT_REGISTERS;
 8001dba:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001dbe:	1c5a      	adds	r2, r3, #1
 8001dc0:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001dca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001dce:	2104      	movs	r1, #4
 8001dd0:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 8001dd2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001dd6:	1c5a      	adds	r2, r3, #1
 8001dd8:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001ddc:	461a      	mov	r2, r3
 8001dde:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8001de2:	b2d9      	uxtb	r1, r3
 8001de4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001de8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001dec:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 8001dee:	2300      	movs	r3, #0
 8001df0:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001df4:	e030      	b.n	8001e58 <ModBus_ReadInputRegisters+0x150>
        uint16_t reg_value = modbus.input_regs[start_addr + i];
 8001df6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001dfa:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001dfe:	881a      	ldrh	r2, [r3, #0]
 8001e00:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001e04:	4413      	add	r3, r2
 8001e06:	4a37      	ldr	r2, [pc, #220]	; (8001ee4 <ModBus_ReadInputRegisters+0x1dc>)
 8001e08:	3320      	adds	r3, #32
 8001e0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e0e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8001e12:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001e16:	0a1b      	lsrs	r3, r3, #8
 8001e18:	b299      	uxth	r1, r3
 8001e1a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001e24:	461a      	mov	r2, r3
 8001e26:	b2c9      	uxtb	r1, r1
 8001e28:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e2c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e30:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8001e32:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e36:	1c5a      	adds	r2, r3, #1
 8001e38:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001e42:	b2d9      	uxtb	r1, r3
 8001e44:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e48:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e4c:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 8001e4e:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001e52:	3301      	adds	r3, #1
 8001e54:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001e58:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e5c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001e60:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d3c5      	bcc.n	8001df6 <ModBus_ReadInputRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 8001e6a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001e6e:	f107 030c 	add.w	r3, r7, #12
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fdcf 	bl	8001a18 <ModBus_CRC16>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 8001e80:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e84:	1c5a      	adds	r2, r3, #1
 8001e86:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001e90:	b2d9      	uxtb	r1, r3
 8001e92:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e96:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e9a:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 8001e9c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001ea0:	0a1b      	lsrs	r3, r3, #8
 8001ea2:	b299      	uxth	r1, r3
 8001ea4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001eae:	461a      	mov	r2, r3
 8001eb0:	b2c9      	uxtb	r1, r1
 8001eb2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001eb6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001eba:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8001ebc:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001ec0:	f107 030c 	add.w	r3, r7, #12
 8001ec4:	4611      	mov	r1, r2
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 ff96 	bl	8002df8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8001ecc:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001ed0:	f107 010c 	add.w	r1, r7, #12
 8001ed4:	23c8      	movs	r3, #200	; 0xc8
 8001ed6:	4804      	ldr	r0, [pc, #16]	; (8001ee8 <ModBus_ReadInputRegisters+0x1e0>)
 8001ed8:	f004 fc07 	bl	80066ea <HAL_UART_Transmit>
}
 8001edc:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	200001a8 	.word	0x200001a8
 8001ee8:	2000008c 	.word	0x2000008c

08001eec <ModBus_WriteSingleRegister>:

/* Запись одного регистра (функция 0x06) ----------------------------------*/
static void ModBus_WriteSingleRegister(uint16_t reg_addr, uint16_t value)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08a      	sub	sp, #40	; 0x28
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	460a      	mov	r2, r1
 8001ef6:	80fb      	strh	r3, [r7, #6]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	80bb      	strh	r3, [r7, #4]
    if (reg_addr >= HOLD_HOLDING_REG_COUNT) {
 8001efc:	88fb      	ldrh	r3, [r7, #6]
 8001efe:	2b1f      	cmp	r3, #31
 8001f00:	d904      	bls.n	8001f0c <ModBus_WriteSingleRegister+0x20>
        ModBus_SendException(0x06, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001f02:	2102      	movs	r1, #2
 8001f04:	2006      	movs	r0, #6
 8001f06:	f7ff fdbf 	bl	8001a88 <ModBus_SendException>
 8001f0a:	e093      	b.n	8002034 <ModBus_WriteSingleRegister+0x148>
        return;
    }

    // Записываем значение в регистр
    modbus.holding_regs[reg_addr] = value;
 8001f0c:	88fb      	ldrh	r3, [r7, #6]
 8001f0e:	494b      	ldr	r1, [pc, #300]	; (800203c <ModBus_WriteSingleRegister+0x150>)
 8001f10:	88ba      	ldrh	r2, [r7, #4]
 8001f12:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Если изменился адрес устройства, обновляем его
    if (reg_addr == HOLD_DEVICE_ADDR) {
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d122      	bne.n	8001f62 <ModBus_WriteSingleRegister+0x76>
        uint8_t new_addr = (uint8_t)(value & 0xFF);
 8001f1c:	88bb      	ldrh	r3, [r7, #4]
 8001f1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (new_addr >= 1 && new_addr <= 247) {
 8001f22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d01b      	beq.n	8001f62 <ModBus_WriteSingleRegister+0x76>
 8001f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f2e:	2bf7      	cmp	r3, #247	; 0xf7
 8001f30:	d817      	bhi.n	8001f62 <ModBus_WriteSingleRegister+0x76>
            modbus.device_address = new_addr;
 8001f32:	4a42      	ldr	r2, [pc, #264]	; (800203c <ModBus_WriteSingleRegister+0x150>)
 8001f34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f38:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
            char num_str[10];
            USART2_Print("[MODBUS] Device address changed to ");
 8001f3c:	4840      	ldr	r0, [pc, #256]	; (8002040 <ModBus_WriteSingleRegister+0x154>)
 8001f3e:	f000 fe11 	bl	8002b64 <USART2_Print>
            modbus_uint32_to_str(new_addr, num_str);
 8001f42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f46:	f107 020c 	add.w	r2, r7, #12
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fd0f 	bl	8001970 <modbus_uint32_to_str>
            USART2_Print(num_str);
 8001f52:	f107 030c 	add.w	r3, r7, #12
 8001f56:	4618      	mov	r0, r3
 8001f58:	f000 fe04 	bl	8002b64 <USART2_Print>
            USART2_Print("\r\n");
 8001f5c:	4839      	ldr	r0, [pc, #228]	; (8002044 <ModBus_WriteSingleRegister+0x158>)
 8001f5e:	f000 fe01 	bl	8002b64 <USART2_Print>
        }
    }
    
    // Отправляем ответ (эхо запроса)
    uint8_t response[8];
    uint16_t index = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 8001f66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f68:	1c5a      	adds	r2, r3, #1
 8001f6a:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4b33      	ldr	r3, [pc, #204]	; (800203c <ModBus_WriteSingleRegister+0x150>)
 8001f70:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8001f74:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001f78:	443b      	add	r3, r7
 8001f7a:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = MODBUS_WRITE_SINGLE_REGISTER;
 8001f7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001f84:	3328      	adds	r3, #40	; 0x28
 8001f86:	443b      	add	r3, r7
 8001f88:	2206      	movs	r2, #6
 8001f8a:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (reg_addr >> 8) & 0xFF;
 8001f8e:	88fb      	ldrh	r3, [r7, #6]
 8001f90:	0a1b      	lsrs	r3, r3, #8
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f96:	1c59      	adds	r1, r3, #1
 8001f98:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001f9a:	b2d2      	uxtb	r2, r2
 8001f9c:	3328      	adds	r3, #40	; 0x28
 8001f9e:	443b      	add	r3, r7
 8001fa0:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = reg_addr & 0xFF;
 8001fa4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001faa:	88fa      	ldrh	r2, [r7, #6]
 8001fac:	b2d2      	uxtb	r2, r2
 8001fae:	3328      	adds	r3, #40	; 0x28
 8001fb0:	443b      	add	r3, r7
 8001fb2:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (value >> 8) & 0xFF;
 8001fb6:	88bb      	ldrh	r3, [r7, #4]
 8001fb8:	0a1b      	lsrs	r3, r3, #8
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fbe:	1c59      	adds	r1, r3, #1
 8001fc0:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	3328      	adds	r3, #40	; 0x28
 8001fc6:	443b      	add	r3, r7
 8001fc8:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = value & 0xFF;
 8001fcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001fd2:	88ba      	ldrh	r2, [r7, #4]
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	3328      	adds	r3, #40	; 0x28
 8001fd8:	443b      	add	r3, r7
 8001fda:	f803 2c10 	strb.w	r2, [r3, #-16]

    uint16_t crc = ModBus_CRC16(response, index);
 8001fde:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001fe0:	f107 0318 	add.w	r3, r7, #24
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fd16 	bl	8001a18 <ModBus_CRC16>
 8001fec:	4603      	mov	r3, r0
 8001fee:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 8001ff0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001ff6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	3328      	adds	r3, #40	; 0x28
 8001ffc:	443b      	add	r3, r7
 8001ffe:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (crc >> 8) & 0xFF;
 8002002:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002004:	0a1b      	lsrs	r3, r3, #8
 8002006:	b29a      	uxth	r2, r3
 8002008:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800200a:	1c59      	adds	r1, r3, #1
 800200c:	84b9      	strh	r1, [r7, #36]	; 0x24
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	3328      	adds	r3, #40	; 0x28
 8002012:	443b      	add	r3, r7
 8002014:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8002018:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800201a:	f107 0318 	add.w	r3, r7, #24
 800201e:	4611      	mov	r1, r2
 8002020:	4618      	mov	r0, r3
 8002022:	f000 fee9 	bl	8002df8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8002026:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002028:	f107 0118 	add.w	r1, r7, #24
 800202c:	23c8      	movs	r3, #200	; 0xc8
 800202e:	4806      	ldr	r0, [pc, #24]	; (8002048 <ModBus_WriteSingleRegister+0x15c>)
 8002030:	f004 fb5b 	bl	80066ea <HAL_UART_Transmit>
}
 8002034:	3728      	adds	r7, #40	; 0x28
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200001a8 	.word	0x200001a8
 8002040:	0800758c 	.word	0x0800758c
 8002044:	080075b0 	.word	0x080075b0
 8002048:	2000008c 	.word	0x2000008c

0800204c <ModBus_WriteMultipleRegisters>:

/* Запись нескольких регистров (функция 0x10) -----------------------------*/
static void ModBus_WriteMultipleRegisters(uint16_t start_addr, uint16_t reg_count, uint8_t *data)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	; 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	603a      	str	r2, [r7, #0]
 8002056:	80fb      	strh	r3, [r7, #6]
 8002058:	460b      	mov	r3, r1
 800205a:	80bb      	strh	r3, [r7, #4]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 800205c:	88fb      	ldrh	r3, [r7, #6]
 800205e:	2b1f      	cmp	r3, #31
 8002060:	d904      	bls.n	800206c <ModBus_WriteMultipleRegisters+0x20>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8002062:	2102      	movs	r1, #2
 8002064:	2010      	movs	r0, #16
 8002066:	f7ff fd0f 	bl	8001a88 <ModBus_SendException>
        return;
 800206a:	e0c3      	b.n	80021f4 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (reg_count == 0 || reg_count > 123) {
 800206c:	88bb      	ldrh	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <ModBus_WriteMultipleRegisters+0x2c>
 8002072:	88bb      	ldrh	r3, [r7, #4]
 8002074:	2b7b      	cmp	r3, #123	; 0x7b
 8002076:	d904      	bls.n	8002082 <ModBus_WriteMultipleRegisters+0x36>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002078:	2103      	movs	r1, #3
 800207a:	2010      	movs	r0, #16
 800207c:	f7ff fd04 	bl	8001a88 <ModBus_SendException>
        return;
 8002080:	e0b8      	b.n	80021f4 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 8002082:	88fa      	ldrh	r2, [r7, #6]
 8002084:	88bb      	ldrh	r3, [r7, #4]
 8002086:	4413      	add	r3, r2
 8002088:	2b20      	cmp	r3, #32
 800208a:	dd04      	ble.n	8002096 <ModBus_WriteMultipleRegisters+0x4a>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800208c:	2102      	movs	r1, #2
 800208e:	2010      	movs	r0, #16
 8002090:	f7ff fcfa 	bl	8001a88 <ModBus_SendException>
        return;
 8002094:	e0ae      	b.n	80021f4 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    // Записываем данные в регистры
    for(uint16_t i = 0; i < reg_count; i++) {
 8002096:	2300      	movs	r3, #0
 8002098:	84fb      	strh	r3, [r7, #38]	; 0x26
 800209a:	e03e      	b.n	800211a <ModBus_WriteMultipleRegisters+0xce>
        uint16_t value = (data[i*2] << 8) | data[i*2 + 1];
 800209c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	461a      	mov	r2, r3
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	4413      	add	r3, r2
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	b21a      	sxth	r2, r3
 80020ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	3301      	adds	r3, #1
 80020b2:	6839      	ldr	r1, [r7, #0]
 80020b4:	440b      	add	r3, r1
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	4313      	orrs	r3, r2
 80020bc:	b21b      	sxth	r3, r3
 80020be:	843b      	strh	r3, [r7, #32]
        modbus.holding_regs[start_addr + i] = value;
 80020c0:	88fa      	ldrh	r2, [r7, #6]
 80020c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80020c4:	4413      	add	r3, r2
 80020c6:	494d      	ldr	r1, [pc, #308]	; (80021fc <ModBus_WriteMultipleRegisters+0x1b0>)
 80020c8:	8c3a      	ldrh	r2, [r7, #32]
 80020ca:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

        // Если изменился адрес устройства (регистр 0), обновляем его
        if ((start_addr + i) == HOLD_DEVICE_ADDR) {
 80020ce:	88fa      	ldrh	r2, [r7, #6]
 80020d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80020d2:	4413      	add	r3, r2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d11d      	bne.n	8002114 <ModBus_WriteMultipleRegisters+0xc8>
            uint8_t new_addr = (uint8_t)(value & 0xFF);
 80020d8:	8c3b      	ldrh	r3, [r7, #32]
 80020da:	77fb      	strb	r3, [r7, #31]
            if (new_addr >= 1 && new_addr <= 247) {
 80020dc:	7ffb      	ldrb	r3, [r7, #31]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d018      	beq.n	8002114 <ModBus_WriteMultipleRegisters+0xc8>
 80020e2:	7ffb      	ldrb	r3, [r7, #31]
 80020e4:	2bf7      	cmp	r3, #247	; 0xf7
 80020e6:	d815      	bhi.n	8002114 <ModBus_WriteMultipleRegisters+0xc8>
                modbus.device_address = new_addr;
 80020e8:	4a44      	ldr	r2, [pc, #272]	; (80021fc <ModBus_WriteMultipleRegisters+0x1b0>)
 80020ea:	7ffb      	ldrb	r3, [r7, #31]
 80020ec:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
                char num_str[10];
                USART2_Print("[MODBUS] Device address changed to ");
 80020f0:	4843      	ldr	r0, [pc, #268]	; (8002200 <ModBus_WriteMultipleRegisters+0x1b4>)
 80020f2:	f000 fd37 	bl	8002b64 <USART2_Print>
                modbus_uint32_to_str(new_addr, num_str);
 80020f6:	7ffb      	ldrb	r3, [r7, #31]
 80020f8:	f107 0208 	add.w	r2, r7, #8
 80020fc:	4611      	mov	r1, r2
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff fc36 	bl	8001970 <modbus_uint32_to_str>
                USART2_Print(num_str);
 8002104:	f107 0308 	add.w	r3, r7, #8
 8002108:	4618      	mov	r0, r3
 800210a:	f000 fd2b 	bl	8002b64 <USART2_Print>
                USART2_Print("\r\n");
 800210e:	483d      	ldr	r0, [pc, #244]	; (8002204 <ModBus_WriteMultipleRegisters+0x1b8>)
 8002110:	f000 fd28 	bl	8002b64 <USART2_Print>
    for(uint16_t i = 0; i < reg_count; i++) {
 8002114:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002116:	3301      	adds	r3, #1
 8002118:	84fb      	strh	r3, [r7, #38]	; 0x26
 800211a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800211c:	88bb      	ldrh	r3, [r7, #4]
 800211e:	429a      	cmp	r2, r3
 8002120:	d3bc      	bcc.n	800209c <ModBus_WriteMultipleRegisters+0x50>
        }
    }

    // Отправляем ответ
    uint8_t response[8];
    uint16_t index = 0;
 8002122:	2300      	movs	r3, #0
 8002124:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 8002126:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002128:	1c5a      	adds	r2, r3, #1
 800212a:	84ba      	strh	r2, [r7, #36]	; 0x24
 800212c:	4619      	mov	r1, r3
 800212e:	4b33      	ldr	r3, [pc, #204]	; (80021fc <ModBus_WriteMultipleRegisters+0x1b0>)
 8002130:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8002134:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8002138:	443b      	add	r3, r7
 800213a:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = MODBUS_WRITE_MULTIPLE_REGISTERS;
 800213e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002140:	1c5a      	adds	r2, r3, #1
 8002142:	84ba      	strh	r2, [r7, #36]	; 0x24
 8002144:	3328      	adds	r3, #40	; 0x28
 8002146:	443b      	add	r3, r7
 8002148:	2210      	movs	r2, #16
 800214a:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (start_addr >> 8) & 0xFF;
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	0a1b      	lsrs	r3, r3, #8
 8002152:	b29a      	uxth	r2, r3
 8002154:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002156:	1c59      	adds	r1, r3, #1
 8002158:	84b9      	strh	r1, [r7, #36]	; 0x24
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	3328      	adds	r3, #40	; 0x28
 800215e:	443b      	add	r3, r7
 8002160:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = start_addr & 0xFF;
 8002164:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	84ba      	strh	r2, [r7, #36]	; 0x24
 800216a:	88fa      	ldrh	r2, [r7, #6]
 800216c:	b2d2      	uxtb	r2, r2
 800216e:	3328      	adds	r3, #40	; 0x28
 8002170:	443b      	add	r3, r7
 8002172:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (reg_count >> 8) & 0xFF;
 8002176:	88bb      	ldrh	r3, [r7, #4]
 8002178:	0a1b      	lsrs	r3, r3, #8
 800217a:	b29a      	uxth	r2, r3
 800217c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800217e:	1c59      	adds	r1, r3, #1
 8002180:	84b9      	strh	r1, [r7, #36]	; 0x24
 8002182:	b2d2      	uxtb	r2, r2
 8002184:	3328      	adds	r3, #40	; 0x28
 8002186:	443b      	add	r3, r7
 8002188:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = reg_count & 0xFF;
 800218c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800218e:	1c5a      	adds	r2, r3, #1
 8002190:	84ba      	strh	r2, [r7, #36]	; 0x24
 8002192:	88ba      	ldrh	r2, [r7, #4]
 8002194:	b2d2      	uxtb	r2, r2
 8002196:	3328      	adds	r3, #40	; 0x28
 8002198:	443b      	add	r3, r7
 800219a:	f803 2c14 	strb.w	r2, [r3, #-20]

    uint16_t crc = ModBus_CRC16(response, index);
 800219e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	4611      	mov	r1, r2
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff fc36 	bl	8001a18 <ModBus_CRC16>
 80021ac:	4603      	mov	r3, r0
 80021ae:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 80021b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021b2:	1c5a      	adds	r2, r3, #1
 80021b4:	84ba      	strh	r2, [r7, #36]	; 0x24
 80021b6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80021b8:	b2d2      	uxtb	r2, r2
 80021ba:	3328      	adds	r3, #40	; 0x28
 80021bc:	443b      	add	r3, r7
 80021be:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (crc >> 8) & 0xFF;
 80021c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80021c4:	0a1b      	lsrs	r3, r3, #8
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021ca:	1c59      	adds	r1, r3, #1
 80021cc:	84b9      	strh	r1, [r7, #36]	; 0x24
 80021ce:	b2d2      	uxtb	r2, r2
 80021d0:	3328      	adds	r3, #40	; 0x28
 80021d2:	443b      	add	r3, r7
 80021d4:	f803 2c14 	strb.w	r2, [r3, #-20]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 80021d8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	4611      	mov	r1, r2
 80021e0:	4618      	mov	r0, r3
 80021e2:	f000 fe09 	bl	8002df8 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 80021e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80021e8:	f107 0114 	add.w	r1, r7, #20
 80021ec:	23c8      	movs	r3, #200	; 0xc8
 80021ee:	4806      	ldr	r0, [pc, #24]	; (8002208 <ModBus_WriteMultipleRegisters+0x1bc>)
 80021f0:	f004 fa7b 	bl	80066ea <HAL_UART_Transmit>
}
 80021f4:	3728      	adds	r7, #40	; 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	200001a8 	.word	0x200001a8
 8002200:	0800758c 	.word	0x0800758c
 8002204:	080075b0 	.word	0x080075b0
 8002208:	2000008c 	.word	0x2000008c

0800220c <ModBus_ProcessFrame>:

/* Обработка принятого фрейма ---------------------------------------------*/
static void ModBus_ProcessFrame(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
    if (modbus.rx_index < 4) {
 8002212:	4ba4      	ldr	r3, [pc, #656]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002214:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002218:	2b03      	cmp	r3, #3
 800221a:	d807      	bhi.n	800222c <ModBus_ProcessFrame+0x20>
        USART2_Print("[MODBUS] Frame too short, ignoring\r\n");
 800221c:	48a2      	ldr	r0, [pc, #648]	; (80024a8 <ModBus_ProcessFrame+0x29c>)
 800221e:	f000 fca1 	bl	8002b64 <USART2_Print>
        modbus.rx_index = 0;
 8002222:	4ba0      	ldr	r3, [pc, #640]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002224:	2200      	movs	r2, #0
 8002226:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 800222a:	e138      	b.n	800249e <ModBus_ProcessFrame+0x292>
    }

    // Проверяем CRC
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 800222c:	4b9d      	ldr	r3, [pc, #628]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800222e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002232:	3b01      	subs	r3, #1
 8002234:	4a9b      	ldr	r2, [pc, #620]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002236:	4413      	add	r3, r2
 8002238:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 800223c:	021b      	lsls	r3, r3, #8
 800223e:	b21a      	sxth	r2, r3
                           modbus.rx_buffer[modbus.rx_index - 2];
 8002240:	4b98      	ldr	r3, [pc, #608]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002242:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002246:	3b02      	subs	r3, #2
 8002248:	4996      	ldr	r1, [pc, #600]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800224a:	440b      	add	r3, r1
 800224c:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002250:	b21b      	sxth	r3, r3
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 8002252:	4313      	orrs	r3, r2
 8002254:	b21b      	sxth	r3, r3
 8002256:	82fb      	strh	r3, [r7, #22]
    uint16_t calculated_crc = ModBus_CRC16(modbus.rx_buffer, modbus.rx_index - 2);
 8002258:	4b92      	ldr	r3, [pc, #584]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800225a:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800225e:	3b02      	subs	r3, #2
 8002260:	b29b      	uxth	r3, r3
 8002262:	4619      	mov	r1, r3
 8002264:	4891      	ldr	r0, [pc, #580]	; (80024ac <ModBus_ProcessFrame+0x2a0>)
 8002266:	f7ff fbd7 	bl	8001a18 <ModBus_CRC16>
 800226a:	4603      	mov	r3, r0
 800226c:	82bb      	strh	r3, [r7, #20]

    if (received_crc != calculated_crc) {
 800226e:	8afa      	ldrh	r2, [r7, #22]
 8002270:	8abb      	ldrh	r3, [r7, #20]
 8002272:	429a      	cmp	r2, r3
 8002274:	d010      	beq.n	8002298 <ModBus_ProcessFrame+0x8c>
        ModBus_DebugFrame(modbus.rx_buffer, modbus.rx_index, "RX CRC ERROR");
 8002276:	4b8b      	ldr	r3, [pc, #556]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002278:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800227c:	4a8c      	ldr	r2, [pc, #560]	; (80024b0 <ModBus_ProcessFrame+0x2a4>)
 800227e:	4619      	mov	r1, r3
 8002280:	488a      	ldr	r0, [pc, #552]	; (80024ac <ModBus_ProcessFrame+0x2a0>)
 8002282:	f000 fe4b 	bl	8002f1c <ModBus_DebugFrame>
        modbus.rx_index = 0;
 8002286:	4b87      	ldr	r3, [pc, #540]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002288:	2200      	movs	r2, #0
 800228a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        modbus.rx_error = 1;
 800228e:	4b85      	ldr	r3, [pc, #532]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002290:	2201      	movs	r2, #1
 8002292:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        return;
 8002296:	e102      	b.n	800249e <ModBus_ProcessFrame+0x292>
    }

    // Проверяем адрес устройства
    uint8_t device_addr = modbus.rx_buffer[0];
 8002298:	4b82      	ldr	r3, [pc, #520]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800229a:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 800229e:	74fb      	strb	r3, [r7, #19]
    if (device_addr != modbus.device_address && device_addr != 0) {
 80022a0:	4b80      	ldr	r3, [pc, #512]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80022a2:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80022a6:	7cfa      	ldrb	r2, [r7, #19]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d007      	beq.n	80022bc <ModBus_ProcessFrame+0xb0>
 80022ac:	7cfb      	ldrb	r3, [r7, #19]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d004      	beq.n	80022bc <ModBus_ProcessFrame+0xb0>
        modbus.rx_index = 0;
 80022b2:	4b7c      	ldr	r3, [pc, #496]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 80022ba:	e0f0      	b.n	800249e <ModBus_ProcessFrame+0x292>
    }

    // Выводим принятую команду в формате как в QModMaster
    USART2_PrintModBusCommand(modbus.rx_buffer, modbus.rx_index);
 80022bc:	4b79      	ldr	r3, [pc, #484]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80022be:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80022c2:	4619      	mov	r1, r3
 80022c4:	4879      	ldr	r0, [pc, #484]	; (80024ac <ModBus_ProcessFrame+0x2a0>)
 80022c6:	f000 fd05 	bl	8002cd4 <USART2_PrintModBusCommand>

    // Обработка в зависимости от функции
    switch(modbus.rx_buffer[1]) {
 80022ca:	4b76      	ldr	r3, [pc, #472]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80022cc:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 80022d0:	3b03      	subs	r3, #3
 80022d2:	2b0d      	cmp	r3, #13
 80022d4:	f200 80c8 	bhi.w	8002468 <ModBus_ProcessFrame+0x25c>
 80022d8:	a201      	add	r2, pc, #4	; (adr r2, 80022e0 <ModBus_ProcessFrame+0xd4>)
 80022da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022de:	bf00      	nop
 80022e0:	08002319 	.word	0x08002319
 80022e4:	08002363 	.word	0x08002363
 80022e8:	08002469 	.word	0x08002469
 80022ec:	080023ad 	.word	0x080023ad
 80022f0:	08002469 	.word	0x08002469
 80022f4:	08002469 	.word	0x08002469
 80022f8:	08002469 	.word	0x08002469
 80022fc:	08002469 	.word	0x08002469
 8002300:	08002469 	.word	0x08002469
 8002304:	08002469 	.word	0x08002469
 8002308:	08002469 	.word	0x08002469
 800230c:	08002469 	.word	0x08002469
 8002310:	08002469 	.word	0x08002469
 8002314:	080023f5 	.word	0x080023f5
        case MODBUS_READ_HOLDING_REGISTERS:
            if (modbus.rx_index >= 8) {
 8002318:	4b62      	ldr	r3, [pc, #392]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800231a:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800231e:	2b07      	cmp	r3, #7
 8002320:	f240 80aa 	bls.w	8002478 <ModBus_ProcessFrame+0x26c>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 8002324:	4b5f      	ldr	r3, [pc, #380]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002326:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	b21a      	sxth	r2, r3
 800232e:	4b5d      	ldr	r3, [pc, #372]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002330:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002334:	b21b      	sxth	r3, r3
 8002336:	4313      	orrs	r3, r2
 8002338:	b21b      	sxth	r3, r3
 800233a:	807b      	strh	r3, [r7, #2]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 800233c:	4b59      	ldr	r3, [pc, #356]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800233e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002342:	021b      	lsls	r3, r3, #8
 8002344:	b21a      	sxth	r2, r3
 8002346:	4b57      	ldr	r3, [pc, #348]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002348:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 800234c:	b21b      	sxth	r3, r3
 800234e:	4313      	orrs	r3, r2
 8002350:	b21b      	sxth	r3, r3
 8002352:	803b      	strh	r3, [r7, #0]
                ModBus_ReadHoldingRegisters(start_addr, reg_count);
 8002354:	883a      	ldrh	r2, [r7, #0]
 8002356:	887b      	ldrh	r3, [r7, #2]
 8002358:	4611      	mov	r1, r2
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff fbe2 	bl	8001b24 <ModBus_ReadHoldingRegisters>
            }
            break;
 8002360:	e08a      	b.n	8002478 <ModBus_ProcessFrame+0x26c>

        case MODBUS_READ_INPUT_REGISTERS:
            if (modbus.rx_index >= 8) {
 8002362:	4b50      	ldr	r3, [pc, #320]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002364:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002368:	2b07      	cmp	r3, #7
 800236a:	f240 8087 	bls.w	800247c <ModBus_ProcessFrame+0x270>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 800236e:	4b4d      	ldr	r3, [pc, #308]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002370:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	b21a      	sxth	r2, r3
 8002378:	4b4a      	ldr	r3, [pc, #296]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800237a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800237e:	b21b      	sxth	r3, r3
 8002380:	4313      	orrs	r3, r2
 8002382:	b21b      	sxth	r3, r3
 8002384:	80fb      	strh	r3, [r7, #6]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 8002386:	4b47      	ldr	r3, [pc, #284]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002388:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800238c:	021b      	lsls	r3, r3, #8
 800238e:	b21a      	sxth	r2, r3
 8002390:	4b44      	ldr	r3, [pc, #272]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002392:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8002396:	b21b      	sxth	r3, r3
 8002398:	4313      	orrs	r3, r2
 800239a:	b21b      	sxth	r3, r3
 800239c:	80bb      	strh	r3, [r7, #4]
                ModBus_ReadInputRegisters(start_addr, reg_count);
 800239e:	88ba      	ldrh	r2, [r7, #4]
 80023a0:	88fb      	ldrh	r3, [r7, #6]
 80023a2:	4611      	mov	r1, r2
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fcaf 	bl	8001d08 <ModBus_ReadInputRegisters>
            }
            break;
 80023aa:	e067      	b.n	800247c <ModBus_ProcessFrame+0x270>

        case MODBUS_WRITE_SINGLE_REGISTER:
            if (modbus.rx_index >= 8) {
 80023ac:	4b3d      	ldr	r3, [pc, #244]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80023ae:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80023b2:	2b07      	cmp	r3, #7
 80023b4:	d964      	bls.n	8002480 <ModBus_ProcessFrame+0x274>
                uint16_t reg_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 80023b6:	4b3b      	ldr	r3, [pc, #236]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80023b8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80023bc:	021b      	lsls	r3, r3, #8
 80023be:	b21a      	sxth	r2, r3
 80023c0:	4b38      	ldr	r3, [pc, #224]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80023c2:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80023c6:	b21b      	sxth	r3, r3
 80023c8:	4313      	orrs	r3, r2
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	817b      	strh	r3, [r7, #10]
                uint16_t reg_value = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 80023ce:	4b35      	ldr	r3, [pc, #212]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80023d0:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80023d4:	021b      	lsls	r3, r3, #8
 80023d6:	b21a      	sxth	r2, r3
 80023d8:	4b32      	ldr	r3, [pc, #200]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80023da:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80023de:	b21b      	sxth	r3, r3
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b21b      	sxth	r3, r3
 80023e4:	813b      	strh	r3, [r7, #8]
                ModBus_WriteSingleRegister(reg_addr, reg_value);
 80023e6:	893a      	ldrh	r2, [r7, #8]
 80023e8:	897b      	ldrh	r3, [r7, #10]
 80023ea:	4611      	mov	r1, r2
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff fd7d 	bl	8001eec <ModBus_WriteSingleRegister>
            }
            break;
 80023f2:	e045      	b.n	8002480 <ModBus_ProcessFrame+0x274>

        case MODBUS_WRITE_MULTIPLE_REGISTERS:
            if (modbus.rx_index >= 9) {
 80023f4:	4b2b      	ldr	r3, [pc, #172]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 80023f6:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80023fa:	2b08      	cmp	r3, #8
 80023fc:	d942      	bls.n	8002484 <ModBus_ProcessFrame+0x278>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 80023fe:	4b29      	ldr	r3, [pc, #164]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002400:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002404:	021b      	lsls	r3, r3, #8
 8002406:	b21a      	sxth	r2, r3
 8002408:	4b26      	ldr	r3, [pc, #152]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800240a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800240e:	b21b      	sxth	r3, r3
 8002410:	4313      	orrs	r3, r2
 8002412:	b21b      	sxth	r3, r3
 8002414:	823b      	strh	r3, [r7, #16]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 8002416:	4b23      	ldr	r3, [pc, #140]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002418:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	b21a      	sxth	r2, r3
 8002420:	4b20      	ldr	r3, [pc, #128]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002422:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8002426:	b21b      	sxth	r3, r3
 8002428:	4313      	orrs	r3, r2
 800242a:	b21b      	sxth	r3, r3
 800242c:	81fb      	strh	r3, [r7, #14]
                uint8_t byte_count = modbus.rx_buffer[6];
 800242e:	4b1d      	ldr	r3, [pc, #116]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002430:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002434:	737b      	strb	r3, [r7, #13]

                // Проверяем соответствие количества байт
                if (byte_count == reg_count * 2 &&
 8002436:	7b7a      	ldrb	r2, [r7, #13]
 8002438:	89fb      	ldrh	r3, [r7, #14]
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	429a      	cmp	r2, r3
 800243e:	d10e      	bne.n	800245e <ModBus_ProcessFrame+0x252>
                    modbus.rx_index == 7 + byte_count + 2) { // +2 для CRC
 8002440:	4b18      	ldr	r3, [pc, #96]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002442:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002446:	461a      	mov	r2, r3
 8002448:	7b7b      	ldrb	r3, [r7, #13]
 800244a:	3309      	adds	r3, #9
                if (byte_count == reg_count * 2 &&
 800244c:	429a      	cmp	r2, r3
 800244e:	d106      	bne.n	800245e <ModBus_ProcessFrame+0x252>
                    ModBus_WriteMultipleRegisters(start_addr, reg_count,
 8002450:	89f9      	ldrh	r1, [r7, #14]
 8002452:	8a3b      	ldrh	r3, [r7, #16]
 8002454:	4a17      	ldr	r2, [pc, #92]	; (80024b4 <ModBus_ProcessFrame+0x2a8>)
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fdf8 	bl	800204c <ModBus_WriteMultipleRegisters>
                                                 &modbus.rx_buffer[7]);
                } else {
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
                }
            }
            break;
 800245c:	e012      	b.n	8002484 <ModBus_ProcessFrame+0x278>
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800245e:	2103      	movs	r1, #3
 8002460:	2010      	movs	r0, #16
 8002462:	f7ff fb11 	bl	8001a88 <ModBus_SendException>
            break;
 8002466:	e00d      	b.n	8002484 <ModBus_ProcessFrame+0x278>

        default:
            ModBus_SendException(modbus.rx_buffer[1], MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8002468:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 800246a:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 800246e:	2101      	movs	r1, #1
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff fb09 	bl	8001a88 <ModBus_SendException>
            break;
 8002476:	e006      	b.n	8002486 <ModBus_ProcessFrame+0x27a>
            break;
 8002478:	bf00      	nop
 800247a:	e004      	b.n	8002486 <ModBus_ProcessFrame+0x27a>
            break;
 800247c:	bf00      	nop
 800247e:	e002      	b.n	8002486 <ModBus_ProcessFrame+0x27a>
            break;
 8002480:	bf00      	nop
 8002482:	e000      	b.n	8002486 <ModBus_ProcessFrame+0x27a>
            break;
 8002484:	bf00      	nop
    }

    modbus.rx_index = 0;
 8002486:	4b07      	ldr	r3, [pc, #28]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002488:	2200      	movs	r2, #0
 800248a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    modbus.rx_complete = 0;
 800248e:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 8002496:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <ModBus_ProcessFrame+0x298>)
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
}
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	200001a8 	.word	0x200001a8
 80024a8:	080075b4 	.word	0x080075b4
 80024ac:	20000216 	.word	0x20000216
 80024b0:	080075dc 	.word	0x080075dc
 80024b4:	2000021d 	.word	0x2000021d

080024b8 <ModBus_Init>:

/* Инициализация ModBus ---------------------------------------------------*/
void ModBus_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
    // Инициализация ModBus структуры
    memset(&modbus, 0, sizeof(modbus));
 80024be:	f44f 7220 	mov.w	r2, #640	; 0x280
 80024c2:	2100      	movs	r1, #0
 80024c4:	4847      	ldr	r0, [pc, #284]	; (80025e4 <ModBus_Init+0x12c>)
 80024c6:	f004 fe1f 	bl	8007108 <memset>
    modbus.device_address = MODBUS_DEFAULT_ADDRESS;
 80024ca:	4b46      	ldr	r3, [pc, #280]	; (80025e4 <ModBus_Init+0x12c>)
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    modbus.rx_active = 1;
 80024d2:	4b44      	ldr	r3, [pc, #272]	; (80025e4 <ModBus_Init+0x12c>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
    modbus.rx_complete = 0;
 80024da:	4b42      	ldr	r3, [pc, #264]	; (80025e4 <ModBus_Init+0x12c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 80024e2:	4b40      	ldr	r3, [pc, #256]	; (80025e4 <ModBus_Init+0x12c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
    modbus.rx_byte_count = 0;
 80024ea:	4b3e      	ldr	r3, [pc, #248]	; (80025e4 <ModBus_Init+0x12c>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
    modbus.last_byte_time = HAL_GetTick();
 80024f2:	f001 f869 	bl	80035c8 <HAL_GetTick>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4a3a      	ldr	r2, [pc, #232]	; (80025e4 <ModBus_Init+0x12c>)
 80024fa:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Инициализация holding регистров нулями
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	e007      	b.n	8002514 <ModBus_Init+0x5c>
        modbus.holding_regs[i] = 0;
 8002504:	4a37      	ldr	r2, [pc, #220]	; (80025e4 <ModBus_Init+0x12c>)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2100      	movs	r1, #0
 800250a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	3301      	adds	r3, #1
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b1f      	cmp	r3, #31
 8002518:	ddf4      	ble.n	8002504 <ModBus_Init+0x4c>
    }

    // Установка начальных значений регистров
    modbus.holding_regs[HOLD_DEVICE_ADDR] = MODBUS_DEFAULT_ADDRESS;
 800251a:	4b32      	ldr	r3, [pc, #200]	; (80025e4 <ModBus_Init+0x12c>)
 800251c:	2201      	movs	r2, #1
 800251e:	801a      	strh	r2, [r3, #0]
    modbus.holding_regs[HOLD_BAUDRATE] = MODBUS_BAUDRATE;
 8002520:	4b30      	ldr	r3, [pc, #192]	; (80025e4 <ModBus_Init+0x12c>)
 8002522:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002526:	805a      	strh	r2, [r3, #2]
    modbus.holding_regs[HOLD_PARITY] = 0;
 8002528:	4b2e      	ldr	r3, [pc, #184]	; (80025e4 <ModBus_Init+0x12c>)
 800252a:	2200      	movs	r2, #0
 800252c:	809a      	strh	r2, [r3, #4]
    modbus.holding_regs[HOLD_STOP_BITS] = 1;
 800252e:	4b2d      	ldr	r3, [pc, #180]	; (80025e4 <ModBus_Init+0x12c>)
 8002530:	2201      	movs	r2, #1
 8002532:	80da      	strh	r2, [r3, #6]

    // Настройка начальных значений input регистров
    FloatToRegisters(3.3f, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 8002534:	4a2c      	ldr	r2, [pc, #176]	; (80025e8 <ModBus_Init+0x130>)
 8002536:	492d      	ldr	r1, [pc, #180]	; (80025ec <ModBus_Init+0x134>)
 8002538:	482d      	ldr	r0, [pc, #180]	; (80025f0 <ModBus_Init+0x138>)
 800253a:	f7ff fadd 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(24.0f, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 800253e:	4a2d      	ldr	r2, [pc, #180]	; (80025f4 <ModBus_Init+0x13c>)
 8002540:	492d      	ldr	r1, [pc, #180]	; (80025f8 <ModBus_Init+0x140>)
 8002542:	482e      	ldr	r0, [pc, #184]	; (80025fc <ModBus_Init+0x144>)
 8002544:	f7ff fad8 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(12.0f, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 8002548:	4a2d      	ldr	r2, [pc, #180]	; (8002600 <ModBus_Init+0x148>)
 800254a:	492e      	ldr	r1, [pc, #184]	; (8002604 <ModBus_Init+0x14c>)
 800254c:	482e      	ldr	r0, [pc, #184]	; (8002608 <ModBus_Init+0x150>)
 800254e:	f7ff fad3 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(5.0f, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 8002552:	4a2e      	ldr	r2, [pc, #184]	; (800260c <ModBus_Init+0x154>)
 8002554:	492e      	ldr	r1, [pc, #184]	; (8002610 <ModBus_Init+0x158>)
 8002556:	482f      	ldr	r0, [pc, #188]	; (8002614 <ModBus_Init+0x15c>)
 8002558:	f7ff face 	bl	8001af8 <FloatToRegisters>

    // Установка значений по умолчанию для измерений
    modbus.input_regs[REG_STATUS] = 0;
 800255c:	4b21      	ldr	r3, [pc, #132]	; (80025e4 <ModBus_Init+0x12c>)
 800255e:	2200      	movs	r2, #0
 8002560:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = 0;
 8002564:	4b1f      	ldr	r3, [pc, #124]	; (80025e4 <ModBus_Init+0x12c>)
 8002566:	2200      	movs	r2, #0
 8002568:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    modbus.input_regs[REG_TIMESTAMP_HIGH] = 0;
 800256c:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <ModBus_Init+0x12c>)
 800256e:	2200      	movs	r2, #0
 8002570:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = 0;
 8002574:	4b1b      	ldr	r3, [pc, #108]	; (80025e4 <ModBus_Init+0x12c>)
 8002576:	2200      	movs	r2, #0
 8002578:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

    // Запуск приема по прерыванию
    HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 800257c:	2201      	movs	r2, #1
 800257e:	4926      	ldr	r1, [pc, #152]	; (8002618 <ModBus_Init+0x160>)
 8002580:	4826      	ldr	r0, [pc, #152]	; (800261c <ModBus_Init+0x164>)
 8002582:	f004 f944 	bl	800680e <HAL_UART_Receive_IT>

    USART2_Print("[MODBUS] ModBus initialized\r\n");
 8002586:	4826      	ldr	r0, [pc, #152]	; (8002620 <ModBus_Init+0x168>)
 8002588:	f000 faec 	bl	8002b64 <USART2_Print>
    USART2_Print("[MODBUS] Address: ");
 800258c:	4825      	ldr	r0, [pc, #148]	; (8002624 <ModBus_Init+0x16c>)
 800258e:	f000 fae9 	bl	8002b64 <USART2_Print>
    char num_str[10];
    modbus_uint32_to_str(MODBUS_DEFAULT_ADDRESS, num_str);
 8002592:	463b      	mov	r3, r7
 8002594:	4619      	mov	r1, r3
 8002596:	2001      	movs	r0, #1
 8002598:	f7ff f9ea 	bl	8001970 <modbus_uint32_to_str>
    USART2_Print(num_str);
 800259c:	463b      	mov	r3, r7
 800259e:	4618      	mov	r0, r3
 80025a0:	f000 fae0 	bl	8002b64 <USART2_Print>
    USART2_Print(", Baudrate: ");
 80025a4:	4820      	ldr	r0, [pc, #128]	; (8002628 <ModBus_Init+0x170>)
 80025a6:	f000 fadd 	bl	8002b64 <USART2_Print>
    modbus_uint32_to_str(MODBUS_BAUDRATE, num_str);
 80025aa:	463b      	mov	r3, r7
 80025ac:	4619      	mov	r1, r3
 80025ae:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80025b2:	f7ff f9dd 	bl	8001970 <modbus_uint32_to_str>
    USART2_Print(num_str);
 80025b6:	463b      	mov	r3, r7
 80025b8:	4618      	mov	r0, r3
 80025ba:	f000 fad3 	bl	8002b64 <USART2_Print>
    USART2_Print(", Holding registers: ");
 80025be:	481b      	ldr	r0, [pc, #108]	; (800262c <ModBus_Init+0x174>)
 80025c0:	f000 fad0 	bl	8002b64 <USART2_Print>
    modbus_uint32_to_str(HOLD_HOLDING_REG_COUNT, num_str);
 80025c4:	463b      	mov	r3, r7
 80025c6:	4619      	mov	r1, r3
 80025c8:	2020      	movs	r0, #32
 80025ca:	f7ff f9d1 	bl	8001970 <modbus_uint32_to_str>
    USART2_Print(num_str);
 80025ce:	463b      	mov	r3, r7
 80025d0:	4618      	mov	r0, r3
 80025d2:	f000 fac7 	bl	8002b64 <USART2_Print>
    USART2_Print("\r\n");
 80025d6:	4816      	ldr	r0, [pc, #88]	; (8002630 <ModBus_Init+0x178>)
 80025d8:	f000 fac4 	bl	8002b64 <USART2_Print>
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	200001a8 	.word	0x200001a8
 80025e8:	200001ea 	.word	0x200001ea
 80025ec:	200001e8 	.word	0x200001e8
 80025f0:	40533333 	.word	0x40533333
 80025f4:	200001ee 	.word	0x200001ee
 80025f8:	200001ec 	.word	0x200001ec
 80025fc:	41c00000 	.word	0x41c00000
 8002600:	200001f2 	.word	0x200001f2
 8002604:	200001f0 	.word	0x200001f0
 8002608:	41400000 	.word	0x41400000
 800260c:	200001f6 	.word	0x200001f6
 8002610:	200001f4 	.word	0x200001f4
 8002614:	40a00000 	.word	0x40a00000
 8002618:	20000316 	.word	0x20000316
 800261c:	2000008c 	.word	0x2000008c
 8002620:	080075ec 	.word	0x080075ec
 8002624:	0800760c 	.word	0x0800760c
 8002628:	08007620 	.word	0x08007620
 800262c:	08007630 	.word	0x08007630
 8002630:	080075b0 	.word	0x080075b0

08002634 <ModBus_RxCallback>:

/* Callback приема данных UART --------------------------------------------*/
void ModBus_RxCallback(UART_HandleTypeDef *huart)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a08      	ldr	r2, [pc, #32]	; (8002664 <ModBus_RxCallback+0x30>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d10a      	bne.n	800265c <ModBus_RxCallback+0x28>
        // Вызываем обработку принятого байта
        ModBus_RxByte(modbus.rx_byte);
 8002646:	4b08      	ldr	r3, [pc, #32]	; (8002668 <ModBus_RxCallback+0x34>)
 8002648:	f893 316e 	ldrb.w	r3, [r3, #366]	; 0x16e
 800264c:	4618      	mov	r0, r3
 800264e:	f000 f811 	bl	8002674 <ModBus_RxByte>

        // Запускаем прием следующего байта
        HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 8002652:	2201      	movs	r2, #1
 8002654:	4905      	ldr	r1, [pc, #20]	; (800266c <ModBus_RxCallback+0x38>)
 8002656:	4806      	ldr	r0, [pc, #24]	; (8002670 <ModBus_RxCallback+0x3c>)
 8002658:	f004 f8d9 	bl	800680e <HAL_UART_Receive_IT>
    }
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40013800 	.word	0x40013800
 8002668:	200001a8 	.word	0x200001a8
 800266c:	20000316 	.word	0x20000316
 8002670:	2000008c 	.word	0x2000008c

08002674 <ModBus_RxByte>:

/* Прием одного байта данных ---------------------------------------------*/
void ModBus_RxByte(uint8_t byte)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	4603      	mov	r3, r0
 800267c:	71fb      	strb	r3, [r7, #7]
    uint32_t current_time = HAL_GetTick();
 800267e:	f000 ffa3 	bl	80035c8 <HAL_GetTick>
 8002682:	60f8      	str	r0, [r7, #12]

    // Проверяем межкадровый интервал (3.5 символа при 9600 бод ~ 4 мс)
    if (current_time - modbus.last_byte_time > MODBUS_INTER_FRAME_TIMEOUT_MS) {
 8002684:	4b22      	ldr	r3, [pc, #136]	; (8002710 <ModBus_RxByte+0x9c>)
 8002686:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b0a      	cmp	r3, #10
 8002690:	d903      	bls.n	800269a <ModBus_RxByte+0x26>
        // Новый фрейм, сбрасываем буфер
        modbus.rx_index = 0;
 8002692:	4b1f      	ldr	r3, [pc, #124]	; (8002710 <ModBus_RxByte+0x9c>)
 8002694:	2200      	movs	r2, #0
 8002696:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
    modbus.last_byte_time = current_time;
 800269a:	4a1d      	ldr	r2, [pc, #116]	; (8002710 <ModBus_RxByte+0x9c>)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Проверяем, что прием активен и есть место в буфере
    if (modbus.rx_active && modbus.rx_index < MODBUS_BUFFER_SIZE) {
 80026a2:	4b1b      	ldr	r3, [pc, #108]	; (8002710 <ModBus_RxByte+0x9c>)
 80026a4:	f893 316f 	ldrb.w	r3, [r3, #367]	; 0x16f
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d023      	beq.n	80026f4 <ModBus_RxByte+0x80>
 80026ac:	4b18      	ldr	r3, [pc, #96]	; (8002710 <ModBus_RxByte+0x9c>)
 80026ae:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80026b2:	2bff      	cmp	r3, #255	; 0xff
 80026b4:	d81e      	bhi.n	80026f4 <ModBus_RxByte+0x80>
        // Сохраняем принятый байт
        modbus.rx_buffer[modbus.rx_index] = byte;
 80026b6:	4b16      	ldr	r3, [pc, #88]	; (8002710 <ModBus_RxByte+0x9c>)
 80026b8:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80026bc:	461a      	mov	r2, r3
 80026be:	4b14      	ldr	r3, [pc, #80]	; (8002710 <ModBus_RxByte+0x9c>)
 80026c0:	4413      	add	r3, r2
 80026c2:	79fa      	ldrb	r2, [r7, #7]
 80026c4:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
        modbus.rx_index++;
 80026c8:	4b11      	ldr	r3, [pc, #68]	; (8002710 <ModBus_RxByte+0x9c>)
 80026ca:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80026ce:	3301      	adds	r3, #1
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	4b0f      	ldr	r3, [pc, #60]	; (8002710 <ModBus_RxByte+0x9c>)
 80026d4:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

        // Если индекс превысил размер буфера, сбрасываем
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 80026d8:	4b0d      	ldr	r3, [pc, #52]	; (8002710 <ModBus_RxByte+0x9c>)
 80026da:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80026de:	2bff      	cmp	r3, #255	; 0xff
 80026e0:	d911      	bls.n	8002706 <ModBus_RxByte+0x92>
            modbus.rx_index = 0;
 80026e2:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <ModBus_RxByte+0x9c>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
            modbus.rx_error = 1;
 80026ea:	4b09      	ldr	r3, [pc, #36]	; (8002710 <ModBus_RxByte+0x9c>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 80026f2:	e008      	b.n	8002706 <ModBus_RxByte+0x92>
        }
    } else {
        // Переполнение буфера
        modbus.rx_error = 1;
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <ModBus_RxByte+0x9c>)
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        modbus.rx_index = 0;
 80026fc:	4b04      	ldr	r3, [pc, #16]	; (8002710 <ModBus_RxByte+0x9c>)
 80026fe:	2200      	movs	r2, #0
 8002700:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	200001a8 	.word	0x200001a8

08002714 <ModBus_Process>:

/* Обработка ModBus (вызывать в цикле) -----------------------------------*/
void ModBus_Process(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
    static uint32_t last_process_time = 0;
    uint32_t current_time = HAL_GetTick();
 800271a:	f000 ff55 	bl	80035c8 <HAL_GetTick>
 800271e:	6078      	str	r0, [r7, #4]

    // Обработка не чаще чем раз в 10 мс
    if (current_time - last_process_time < 10) {
 8002720:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <ModBus_Process+0x44>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b09      	cmp	r3, #9
 800272a:	d911      	bls.n	8002750 <ModBus_Process+0x3c>
        return;
    }
    last_process_time = current_time;
 800272c:	4a0a      	ldr	r2, [pc, #40]	; (8002758 <ModBus_Process+0x44>)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6013      	str	r3, [r2, #0]

    // Если принят хотя бы 1 байт и прошло время таймаута, обрабатываем фрейм
    if (modbus.rx_index > 0 && (current_time - modbus.last_byte_time > MODBUS_RESPONSE_TIMEOUT_MS)) {
 8002732:	4b0a      	ldr	r3, [pc, #40]	; (800275c <ModBus_Process+0x48>)
 8002734:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00a      	beq.n	8002752 <ModBus_Process+0x3e>
 800273c:	4b07      	ldr	r3, [pc, #28]	; (800275c <ModBus_Process+0x48>)
 800273e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2bc8      	cmp	r3, #200	; 0xc8
 8002748:	d903      	bls.n	8002752 <ModBus_Process+0x3e>
        // Принудительная обработка фрейма
        ModBus_ProcessFrame();
 800274a:	f7ff fd5f 	bl	800220c <ModBus_ProcessFrame>
 800274e:	e000      	b.n	8002752 <ModBus_Process+0x3e>
        return;
 8002750:	bf00      	nop
    }
}
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000428 	.word	0x20000428
 800275c:	200001a8 	.word	0x200001a8

08002760 <ModBus_UpdateVoltages>:

/* Обновление данных напряжений -------------------------------------------*/
void ModBus_UpdateVoltages(float vdda, float v24, float v12, float v5)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	603b      	str	r3, [r7, #0]
    FloatToRegisters(vdda, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 800276e:	4a0c      	ldr	r2, [pc, #48]	; (80027a0 <ModBus_UpdateVoltages+0x40>)
 8002770:	490c      	ldr	r1, [pc, #48]	; (80027a4 <ModBus_UpdateVoltages+0x44>)
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f7ff f9c0 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(v24, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 8002778:	4a0b      	ldr	r2, [pc, #44]	; (80027a8 <ModBus_UpdateVoltages+0x48>)
 800277a:	490c      	ldr	r1, [pc, #48]	; (80027ac <ModBus_UpdateVoltages+0x4c>)
 800277c:	68b8      	ldr	r0, [r7, #8]
 800277e:	f7ff f9bb 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(v12, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 8002782:	4a0b      	ldr	r2, [pc, #44]	; (80027b0 <ModBus_UpdateVoltages+0x50>)
 8002784:	490b      	ldr	r1, [pc, #44]	; (80027b4 <ModBus_UpdateVoltages+0x54>)
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff f9b6 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(v5, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 800278c:	4a0a      	ldr	r2, [pc, #40]	; (80027b8 <ModBus_UpdateVoltages+0x58>)
 800278e:	490b      	ldr	r1, [pc, #44]	; (80027bc <ModBus_UpdateVoltages+0x5c>)
 8002790:	6838      	ldr	r0, [r7, #0]
 8002792:	f7ff f9b1 	bl	8001af8 <FloatToRegisters>
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	200001ea 	.word	0x200001ea
 80027a4:	200001e8 	.word	0x200001e8
 80027a8:	200001ee 	.word	0x200001ee
 80027ac:	200001ec 	.word	0x200001ec
 80027b0:	200001f2 	.word	0x200001f2
 80027b4:	200001f0 	.word	0x200001f0
 80027b8:	200001f6 	.word	0x200001f6
 80027bc:	200001f4 	.word	0x200001f4

080027c0 <ModBus_UpdateMeasurements>:

/* Обновление данных измерений --------------------------------------------*/
void ModBus_UpdateMeasurements(float p1, float p2, float freq, uint8_t status)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
 80027cc:	70fb      	strb	r3, [r7, #3]
    static uint16_t counter = 0;

    FloatToRegisters(p1, &modbus.input_regs[REG_PERIOD1_HIGH], &modbus.input_regs[REG_PERIOD1_LOW]);
 80027ce:	4a17      	ldr	r2, [pc, #92]	; (800282c <ModBus_UpdateMeasurements+0x6c>)
 80027d0:	4917      	ldr	r1, [pc, #92]	; (8002830 <ModBus_UpdateMeasurements+0x70>)
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f7ff f990 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(p2, &modbus.input_regs[REG_PERIOD2_HIGH], &modbus.input_regs[REG_PERIOD2_LOW]);
 80027d8:	4a16      	ldr	r2, [pc, #88]	; (8002834 <ModBus_UpdateMeasurements+0x74>)
 80027da:	4917      	ldr	r1, [pc, #92]	; (8002838 <ModBus_UpdateMeasurements+0x78>)
 80027dc:	68b8      	ldr	r0, [r7, #8]
 80027de:	f7ff f98b 	bl	8001af8 <FloatToRegisters>
    FloatToRegisters(freq, &modbus.input_regs[REG_FREQ_HIGH], &modbus.input_regs[REG_FREQ_LOW]);
 80027e2:	4a16      	ldr	r2, [pc, #88]	; (800283c <ModBus_UpdateMeasurements+0x7c>)
 80027e4:	4916      	ldr	r1, [pc, #88]	; (8002840 <ModBus_UpdateMeasurements+0x80>)
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7ff f986 	bl	8001af8 <FloatToRegisters>

    modbus.input_regs[REG_STATUS] = status;
 80027ec:	78fb      	ldrb	r3, [r7, #3]
 80027ee:	b29a      	uxth	r2, r3
 80027f0:	4b14      	ldr	r3, [pc, #80]	; (8002844 <ModBus_UpdateMeasurements+0x84>)
 80027f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = counter++;
 80027f6:	4b14      	ldr	r3, [pc, #80]	; (8002848 <ModBus_UpdateMeasurements+0x88>)
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	1c5a      	adds	r2, r3, #1
 80027fc:	b291      	uxth	r1, r2
 80027fe:	4a12      	ldr	r2, [pc, #72]	; (8002848 <ModBus_UpdateMeasurements+0x88>)
 8002800:	8011      	strh	r1, [r2, #0]
 8002802:	4a10      	ldr	r2, [pc, #64]	; (8002844 <ModBus_UpdateMeasurements+0x84>)
 8002804:	f8a2 305e 	strh.w	r3, [r2, #94]	; 0x5e
    if (counter > 65535) counter = 0;

    uint32_t timestamp = HAL_GetTick();
 8002808:	f000 fede 	bl	80035c8 <HAL_GetTick>
 800280c:	6178      	str	r0, [r7, #20]
    modbus.input_regs[REG_TIMESTAMP_HIGH] = (timestamp >> 16) & 0xFFFF;
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	0c1b      	lsrs	r3, r3, #16
 8002812:	b29a      	uxth	r2, r3
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <ModBus_UpdateMeasurements+0x84>)
 8002816:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = timestamp & 0xFFFF;
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	b29a      	uxth	r2, r3
 800281e:	4b09      	ldr	r3, [pc, #36]	; (8002844 <ModBus_UpdateMeasurements+0x84>)
 8002820:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
}
 8002824:	bf00      	nop
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	200001fa 	.word	0x200001fa
 8002830:	200001f8 	.word	0x200001f8
 8002834:	200001fe 	.word	0x200001fe
 8002838:	200001fc 	.word	0x200001fc
 800283c:	20000202 	.word	0x20000202
 8002840:	20000200 	.word	0x20000200
 8002844:	200001a8 	.word	0x200001a8
 8002848:	2000042c 	.word	0x2000042c

0800284c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002852:	4b15      	ldr	r3, [pc, #84]	; (80028a8 <HAL_MspInit+0x5c>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	4a14      	ldr	r2, [pc, #80]	; (80028a8 <HAL_MspInit+0x5c>)
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	6193      	str	r3, [r2, #24]
 800285e:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <HAL_MspInit+0x5c>)
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800286a:	4b0f      	ldr	r3, [pc, #60]	; (80028a8 <HAL_MspInit+0x5c>)
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	4a0e      	ldr	r2, [pc, #56]	; (80028a8 <HAL_MspInit+0x5c>)
 8002870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002874:	61d3      	str	r3, [r2, #28]
 8002876:	4b0c      	ldr	r3, [pc, #48]	; (80028a8 <HAL_MspInit+0x5c>)
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287e:	607b      	str	r3, [r7, #4]
 8002880:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002882:	4b0a      	ldr	r3, [pc, #40]	; (80028ac <HAL_MspInit+0x60>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_MspInit+0x60>)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800289e:	bf00      	nop
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40010000 	.word	0x40010000

080028b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b08a      	sub	sp, #40	; 0x28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b8:	f107 0318 	add.w	r3, r7, #24
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	605a      	str	r2, [r3, #4]
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a28      	ldr	r2, [pc, #160]	; (800296c <HAL_ADC_MspInit+0xbc>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d122      	bne.n	8002916 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028d0:	4b27      	ldr	r3, [pc, #156]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	4a26      	ldr	r2, [pc, #152]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 80028d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028da:	6193      	str	r3, [r2, #24]
 80028dc:	4b24      	ldr	r3, [pc, #144]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e8:	4b21      	ldr	r3, [pc, #132]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	4a20      	ldr	r2, [pc, #128]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 80028ee:	f043 0304 	orr.w	r3, r3, #4
 80028f2:	6193      	str	r3, [r2, #24]
 80028f4:	4b1e      	ldr	r3, [pc, #120]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	f003 0304 	and.w	r3, r3, #4
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Read_24V_Pin;
 8002900:	2301      	movs	r3, #1
 8002902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002904:	2303      	movs	r3, #3
 8002906:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Read_24V_GPIO_Port, &GPIO_InitStruct);
 8002908:	f107 0318 	add.w	r3, r7, #24
 800290c:	4619      	mov	r1, r3
 800290e:	4819      	ldr	r0, [pc, #100]	; (8002974 <HAL_ADC_MspInit+0xc4>)
 8002910:	f001 fe2a 	bl	8004568 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002914:	e026      	b.n	8002964 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a17      	ldr	r2, [pc, #92]	; (8002978 <HAL_ADC_MspInit+0xc8>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d121      	bne.n	8002964 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002920:	4b13      	ldr	r3, [pc, #76]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	4a12      	ldr	r2, [pc, #72]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 8002926:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800292a:	6193      	str	r3, [r2, #24]
 800292c:	4b10      	ldr	r3, [pc, #64]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002938:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	4a0c      	ldr	r2, [pc, #48]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 800293e:	f043 0304 	orr.w	r3, r3, #4
 8002942:	6193      	str	r3, [r2, #24]
 8002944:	4b0a      	ldr	r3, [pc, #40]	; (8002970 <HAL_ADC_MspInit+0xc0>)
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Read_12V_Pin|Read_5V_Pin;
 8002950:	2322      	movs	r3, #34	; 0x22
 8002952:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002954:	2303      	movs	r3, #3
 8002956:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002958:	f107 0318 	add.w	r3, r7, #24
 800295c:	4619      	mov	r1, r3
 800295e:	4805      	ldr	r0, [pc, #20]	; (8002974 <HAL_ADC_MspInit+0xc4>)
 8002960:	f001 fe02 	bl	8004568 <HAL_GPIO_Init>
}
 8002964:	bf00      	nop
 8002966:	3728      	adds	r7, #40	; 0x28
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40012400 	.word	0x40012400
 8002970:	40021000 	.word	0x40021000
 8002974:	40010800 	.word	0x40010800
 8002978:	40012800 	.word	0x40012800

0800297c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08a      	sub	sp, #40	; 0x28
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002984:	f107 0318 	add.w	r3, r7, #24
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	605a      	str	r2, [r3, #4]
 800298e:	609a      	str	r2, [r3, #8]
 8002990:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a37      	ldr	r2, [pc, #220]	; (8002a74 <HAL_UART_MspInit+0xf8>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d132      	bne.n	8002a02 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800299c:	4b36      	ldr	r3, [pc, #216]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	4a35      	ldr	r2, [pc, #212]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 80029a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a6:	6193      	str	r3, [r2, #24]
 80029a8:	4b33      	ldr	r3, [pc, #204]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b4:	4b30      	ldr	r3, [pc, #192]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	4a2f      	ldr	r2, [pc, #188]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 80029ba:	f043 0304 	orr.w	r3, r3, #4
 80029be:	6193      	str	r3, [r2, #24]
 80029c0:	4b2d      	ldr	r3, [pc, #180]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d2:	2302      	movs	r3, #2
 80029d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029d6:	2303      	movs	r3, #3
 80029d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029da:	f107 0318 	add.w	r3, r7, #24
 80029de:	4619      	mov	r1, r3
 80029e0:	4826      	ldr	r0, [pc, #152]	; (8002a7c <HAL_UART_MspInit+0x100>)
 80029e2:	f001 fdc1 	bl	8004568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80029e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80029ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f4:	f107 0318 	add.w	r3, r7, #24
 80029f8:	4619      	mov	r1, r3
 80029fa:	4820      	ldr	r0, [pc, #128]	; (8002a7c <HAL_UART_MspInit+0x100>)
 80029fc:	f001 fdb4 	bl	8004568 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a00:	e034      	b.n	8002a6c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a1e      	ldr	r2, [pc, #120]	; (8002a80 <HAL_UART_MspInit+0x104>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d12f      	bne.n	8002a6c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a0c:	4b1a      	ldr	r3, [pc, #104]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	4a19      	ldr	r2, [pc, #100]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 8002a12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a16:	61d3      	str	r3, [r2, #28]
 8002a18:	4b17      	ldr	r3, [pc, #92]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a24:	4b14      	ldr	r3, [pc, #80]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	4a13      	ldr	r2, [pc, #76]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 8002a2a:	f043 0304 	orr.w	r3, r3, #4
 8002a2e:	6193      	str	r3, [r2, #24]
 8002a30:	4b11      	ldr	r3, [pc, #68]	; (8002a78 <HAL_UART_MspInit+0xfc>)
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a40:	2302      	movs	r3, #2
 8002a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a44:	2303      	movs	r3, #3
 8002a46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a48:	f107 0318 	add.w	r3, r7, #24
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	480b      	ldr	r0, [pc, #44]	; (8002a7c <HAL_UART_MspInit+0x100>)
 8002a50:	f001 fd8a 	bl	8004568 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a54:	2308      	movs	r3, #8
 8002a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a60:	f107 0318 	add.w	r3, r7, #24
 8002a64:	4619      	mov	r1, r3
 8002a66:	4805      	ldr	r0, [pc, #20]	; (8002a7c <HAL_UART_MspInit+0x100>)
 8002a68:	f001 fd7e 	bl	8004568 <HAL_GPIO_Init>
}
 8002a6c:	bf00      	nop
 8002a6e:	3728      	adds	r7, #40	; 0x28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40013800 	.word	0x40013800
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40010800 	.word	0x40010800
 8002a80:	40004400 	.word	0x40004400

08002a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  while (1)
 8002a88:	e7fe      	b.n	8002a88 <NMI_Handler+0x4>

08002a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a8e:	e7fe      	b.n	8002a8e <HardFault_Handler+0x4>

08002a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a94:	e7fe      	b.n	8002a94 <MemManage_Handler+0x4>

08002a96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a96:	b480      	push	{r7}
 8002a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a9a:	e7fe      	b.n	8002a9a <BusFault_Handler+0x4>

08002a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aa0:	e7fe      	b.n	8002aa0 <UsageFault_Handler+0x4>

08002aa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr

08002aae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aba:	b480      	push	{r7}
 8002abc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bc80      	pop	{r7}
 8002ac4:	4770      	bx	lr

08002ac6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aca:	f000 fd6b 	bl	80035a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <TIM3_IRQHandler>:
/**
  * @brief This function handles TIM3 global interrupt (CLIK input capture).
  *        ABSOLUTELY MINIMAL CODE - ONLY 4 OPERATIONS!
  */
void TIM3_IRQHandler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* ПРОВЕРКА ФЛАГА ЗАХВАТА */
  if (TIM3->SR & TIM_SR_CC4IF) {
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <TIM3_IRQHandler+0x34>)
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	f003 0310 	and.w	r3, r3, #16
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00c      	beq.n	8002afe <TIM3_IRQHandler+0x2a>
      /* 1. Сразу сохраняем значение захвата */
      tof_capture_value = TIM3->CCR4;
 8002ae4:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <TIM3_IRQHandler+0x34>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	4a08      	ldr	r2, [pc, #32]	; (8002b0c <TIM3_IRQHandler+0x38>)
 8002aea:	6013      	str	r3, [r2, #0]

      /* 2. Останавливаем таймер */
      TIM3->CR1 = 0;
 8002aec:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <TIM3_IRQHandler+0x34>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]

      /* 3. Устанавливаем флаг завершения измерения */
      tof_measurement_done = 1;
 8002af2:	4b07      	ldr	r3, [pc, #28]	; (8002b10 <TIM3_IRQHandler+0x3c>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]

      /* 4. Сбрасываем флаг прерывания */
      TIM3->SR = 0;
 8002af8:	4b03      	ldr	r3, [pc, #12]	; (8002b08 <TIM3_IRQHandler+0x34>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002afe:	bf00      	nop
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40000400 	.word	0x40000400
 8002b0c:	20000174 	.word	0x20000174
 8002b10:	20000178 	.word	0x20000178

08002b14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b18:	4802      	ldr	r0, [pc, #8]	; (8002b24 <USART1_IRQHandler+0x10>)
 8002b1a:	f003 fea9 	bl	8006870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	2000008c 	.word	0x2000008c

08002b28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b2c:	4802      	ldr	r0, [pc, #8]	; (8002b38 <USART2_IRQHandler+0x10>)
 8002b2e:	f003 fe9f 	bl	8006870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b32:	bf00      	nop
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	200000d0 	.word	0x200000d0

08002b3c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b40:	4803      	ldr	r0, [pc, #12]	; (8002b50 <ADC1_2_IRQHandler+0x14>)
 8002b42:	f001 f833 	bl	8003bac <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002b46:	4803      	ldr	r0, [pc, #12]	; (8002b54 <ADC1_2_IRQHandler+0x18>)
 8002b48:	f001 f830 	bl	8003bac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002b4c:	bf00      	nop
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	20000114 	.word	0x20000114
 8002b54:	20000144 	.word	0x20000144

08002b58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr

08002b64 <USART2_Print>:

/**
  * @brief  Вывод строки через USART2
  */
void USART2_Print(const char* str)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
    if (str == NULL) return;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00a      	beq.n	8002b88 <USART2_Print+0x24>
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), 100);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7fd faea 	bl	800014c <strlen>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	2364      	movs	r3, #100	; 0x64
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	4803      	ldr	r0, [pc, #12]	; (8002b90 <USART2_Print+0x2c>)
 8002b82:	f003 fdb2 	bl	80066ea <HAL_UART_Transmit>
 8002b86:	e000      	b.n	8002b8a <USART2_Print+0x26>
    if (str == NULL) return;
 8002b88:	bf00      	nop
}
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	200000d0 	.word	0x200000d0

08002b94 <USART2_PrintNum>:

/**
  * @brief  Вывод числа через USART2
  */
void USART2_PrintNum(uint32_t num)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b088      	sub	sp, #32
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
    /* Преобразование числа в строку */
    if (num == 0) {
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d103      	bne.n	8002baa <USART2_PrintNum+0x16>
        USART2_Print("0");
 8002ba2:	481e      	ldr	r0, [pc, #120]	; (8002c1c <USART2_PrintNum+0x88>)
 8002ba4:	f7ff ffde 	bl	8002b64 <USART2_Print>
 8002ba8:	e035      	b.n	8002c16 <USART2_PrintNum+0x82>
        return;
    }
    
    char temp[16];
    int i = 0;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61fb      	str	r3, [r7, #28]
    
    while (num > 0 && i < 15) {
 8002bae:	e019      	b.n	8002be4 <USART2_PrintNum+0x50>
        temp[i++] = (num % 10) + '0';
 8002bb0:	6879      	ldr	r1, [r7, #4]
 8002bb2:	4b1b      	ldr	r3, [pc, #108]	; (8002c20 <USART2_PrintNum+0x8c>)
 8002bb4:	fba3 2301 	umull	r2, r3, r3, r1
 8002bb8:	08da      	lsrs	r2, r3, #3
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	1aca      	subs	r2, r1, r3
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	1c59      	adds	r1, r3, #1
 8002bca:	61f9      	str	r1, [r7, #28]
 8002bcc:	3230      	adds	r2, #48	; 0x30
 8002bce:	b2d2      	uxtb	r2, r2
 8002bd0:	3320      	adds	r3, #32
 8002bd2:	443b      	add	r3, r7
 8002bd4:	f803 2c18 	strb.w	r2, [r3, #-24]
        num /= 10;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a11      	ldr	r2, [pc, #68]	; (8002c20 <USART2_PrintNum+0x8c>)
 8002bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002be0:	08db      	lsrs	r3, r3, #3
 8002be2:	607b      	str	r3, [r7, #4]
    while (num > 0 && i < 15) {
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <USART2_PrintNum+0x5c>
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	2b0e      	cmp	r3, #14
 8002bee:	dddf      	ble.n	8002bb0 <USART2_PrintNum+0x1c>
    }
    
    /* Вывод в обратном порядке */
    for (int j = i - 1; j >= 0; j--) {
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	61bb      	str	r3, [r7, #24]
 8002bf6:	e00b      	b.n	8002c10 <USART2_PrintNum+0x7c>
        HAL_UART_Transmit(&huart2, (uint8_t*)&temp[j], 1, 100);
 8002bf8:	f107 0208 	add.w	r2, r7, #8
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	18d1      	adds	r1, r2, r3
 8002c00:	2364      	movs	r3, #100	; 0x64
 8002c02:	2201      	movs	r2, #1
 8002c04:	4807      	ldr	r0, [pc, #28]	; (8002c24 <USART2_PrintNum+0x90>)
 8002c06:	f003 fd70 	bl	80066ea <HAL_UART_Transmit>
    for (int j = i - 1; j >= 0; j--) {
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	61bb      	str	r3, [r7, #24]
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	daf0      	bge.n	8002bf8 <USART2_PrintNum+0x64>
    }
}
 8002c16:	3720      	adds	r7, #32
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	08007648 	.word	0x08007648
 8002c20:	cccccccd 	.word	0xcccccccd
 8002c24:	200000d0 	.word	0x200000d0

08002c28 <USART2_PrintHexByte>:

/**
  * @brief  Вывод одного байта в hex формате на USART2
  */
void USART2_PrintHexByte(uint8_t byte)
{
 8002c28:	b5b0      	push	{r4, r5, r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	71fb      	strb	r3, [r7, #7]
    const char hex_chars[] = "0123456789ABCDEF";
 8002c32:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <USART2_PrintHexByte+0x58>)
 8002c34:	f107 040c 	add.w	r4, r7, #12
 8002c38:	461d      	mov	r5, r3
 8002c3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c3e:	682b      	ldr	r3, [r5, #0]
 8002c40:	7023      	strb	r3, [r4, #0]
    str_buffer[0] = hex_chars[(byte >> 4) & 0x0F];
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	091b      	lsrs	r3, r3, #4
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	f003 030f 	and.w	r3, r3, #15
 8002c4c:	3320      	adds	r3, #32
 8002c4e:	443b      	add	r3, r7
 8002c50:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002c54:	4b0b      	ldr	r3, [pc, #44]	; (8002c84 <USART2_PrintHexByte+0x5c>)
 8002c56:	701a      	strb	r2, [r3, #0]
    str_buffer[1] = hex_chars[byte & 0x0F];
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	3320      	adds	r3, #32
 8002c60:	443b      	add	r3, r7
 8002c62:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002c66:	4b07      	ldr	r3, [pc, #28]	; (8002c84 <USART2_PrintHexByte+0x5c>)
 8002c68:	705a      	strb	r2, [r3, #1]
    str_buffer[2] = '\0';
 8002c6a:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <USART2_PrintHexByte+0x5c>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	709a      	strb	r2, [r3, #2]
    USART2_Print(str_buffer);
 8002c70:	4804      	ldr	r0, [pc, #16]	; (8002c84 <USART2_PrintHexByte+0x5c>)
 8002c72:	f7ff ff77 	bl	8002b64 <USART2_Print>
}
 8002c76:	bf00      	nop
 8002c78:	3720      	adds	r7, #32
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bdb0      	pop	{r4, r5, r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	0800764c 	.word	0x0800764c
 8002c84:	20000430 	.word	0x20000430

08002c88 <USART2_PrintHexBuffer>:

/**
  * @brief  Вывод буфера в hex формате на USART2
  */
void USART2_PrintHexBuffer(const uint8_t* buffer, uint16_t length)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < length; i++) {
 8002c94:	2300      	movs	r3, #0
 8002c96:	81fb      	strh	r3, [r7, #14]
 8002c98:	e011      	b.n	8002cbe <USART2_PrintHexBuffer+0x36>
        USART2_PrintHexByte(buffer[i]);
 8002c9a:	89fb      	ldrh	r3, [r7, #14]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff ffc0 	bl	8002c28 <USART2_PrintHexByte>
        if (i < length - 1) {
 8002ca8:	89fa      	ldrh	r2, [r7, #14]
 8002caa:	887b      	ldrh	r3, [r7, #2]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	da02      	bge.n	8002cb8 <USART2_PrintHexBuffer+0x30>
            USART2_Print(" ");
 8002cb2:	4807      	ldr	r0, [pc, #28]	; (8002cd0 <USART2_PrintHexBuffer+0x48>)
 8002cb4:	f7ff ff56 	bl	8002b64 <USART2_Print>
    for (uint16_t i = 0; i < length; i++) {
 8002cb8:	89fb      	ldrh	r3, [r7, #14]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	81fb      	strh	r3, [r7, #14]
 8002cbe:	89fa      	ldrh	r2, [r7, #14]
 8002cc0:	887b      	ldrh	r3, [r7, #2]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d3e9      	bcc.n	8002c9a <USART2_PrintHexBuffer+0x12>
        }
    }
}
 8002cc6:	bf00      	nop
 8002cc8:	bf00      	nop
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	08007660 	.word	0x08007660

08002cd4 <USART2_PrintModBusCommand>:

/**
  * @brief  Вывод ModBus команды в формате QModMaster на USART2
  */
void USART2_PrintModBusCommand(const uint8_t* data, uint16_t length)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 8002ce0:	887b      	ldrh	r3, [r7, #2]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d072      	beq.n	8002dcc <USART2_PrintModBusCommand+0xf8>

    USART2_Print("Sys > ");
 8002ce6:	483b      	ldr	r0, [pc, #236]	; (8002dd4 <USART2_PrintModBusCommand+0x100>)
 8002ce8:	f7ff ff3c 	bl	8002b64 <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 8002cec:	f000 fc6c 	bl	80035c8 <HAL_GetTick>
 8002cf0:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	4a38      	ldr	r2, [pc, #224]	; (8002dd8 <USART2_PrintModBusCommand+0x104>)
 8002cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfa:	0d5b      	lsrs	r3, r3, #21
 8002cfc:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 8002cfe:	69fa      	ldr	r2, [r7, #28]
 8002d00:	4b35      	ldr	r3, [pc, #212]	; (8002dd8 <USART2_PrintModBusCommand+0x104>)
 8002d02:	fba3 1302 	umull	r1, r3, r3, r2
 8002d06:	0d5b      	lsrs	r3, r3, #21
 8002d08:	4934      	ldr	r1, [pc, #208]	; (8002ddc <USART2_PrintModBusCommand+0x108>)
 8002d0a:	fb01 f303 	mul.w	r3, r1, r3
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	4a33      	ldr	r2, [pc, #204]	; (8002de0 <USART2_PrintModBusCommand+0x10c>)
 8002d12:	fba2 2303 	umull	r2, r3, r2, r3
 8002d16:	0b9b      	lsrs	r3, r3, #14
 8002d18:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 8002d1a:	69fa      	ldr	r2, [r7, #28]
 8002d1c:	4b30      	ldr	r3, [pc, #192]	; (8002de0 <USART2_PrintModBusCommand+0x10c>)
 8002d1e:	fba3 1302 	umull	r1, r3, r3, r2
 8002d22:	0b9b      	lsrs	r3, r3, #14
 8002d24:	f64e 2160 	movw	r1, #60000	; 0xea60
 8002d28:	fb01 f303 	mul.w	r3, r1, r3
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	4a2d      	ldr	r2, [pc, #180]	; (8002de4 <USART2_PrintModBusCommand+0x110>)
 8002d30:	fba2 2303 	umull	r2, r3, r2, r3
 8002d34:	099b      	lsrs	r3, r3, #6
 8002d36:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	4a2a      	ldr	r2, [pc, #168]	; (8002de4 <USART2_PrintModBusCommand+0x110>)
 8002d3c:	fba2 1203 	umull	r1, r2, r2, r3
 8002d40:	0992      	lsrs	r2, r2, #6
 8002d42:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d46:	fb01 f202 	mul.w	r2, r1, r2
 8002d4a:	1a9b      	subs	r3, r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	2b09      	cmp	r3, #9
 8002d52:	d802      	bhi.n	8002d5a <USART2_PrintModBusCommand+0x86>
 8002d54:	4824      	ldr	r0, [pc, #144]	; (8002de8 <USART2_PrintModBusCommand+0x114>)
 8002d56:	f7ff ff05 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(hours);
 8002d5a:	69b8      	ldr	r0, [r7, #24]
 8002d5c:	f7ff ff1a 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(":");
 8002d60:	4822      	ldr	r0, [pc, #136]	; (8002dec <USART2_PrintModBusCommand+0x118>)
 8002d62:	f7ff feff 	bl	8002b64 <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	2b09      	cmp	r3, #9
 8002d6a:	d802      	bhi.n	8002d72 <USART2_PrintModBusCommand+0x9e>
 8002d6c:	481e      	ldr	r0, [pc, #120]	; (8002de8 <USART2_PrintModBusCommand+0x114>)
 8002d6e:	f7ff fef9 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(mins);
 8002d72:	6978      	ldr	r0, [r7, #20]
 8002d74:	f7ff ff0e 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(":");
 8002d78:	481c      	ldr	r0, [pc, #112]	; (8002dec <USART2_PrintModBusCommand+0x118>)
 8002d7a:	f7ff fef3 	bl	8002b64 <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2b09      	cmp	r3, #9
 8002d82:	d802      	bhi.n	8002d8a <USART2_PrintModBusCommand+0xb6>
 8002d84:	4818      	ldr	r0, [pc, #96]	; (8002de8 <USART2_PrintModBusCommand+0x114>)
 8002d86:	f7ff feed 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(secs);
 8002d8a:	6938      	ldr	r0, [r7, #16]
 8002d8c:	f7ff ff02 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(":");
 8002d90:	4816      	ldr	r0, [pc, #88]	; (8002dec <USART2_PrintModBusCommand+0x118>)
 8002d92:	f7ff fee7 	bl	8002b64 <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2b63      	cmp	r3, #99	; 0x63
 8002d9a:	d802      	bhi.n	8002da2 <USART2_PrintModBusCommand+0xce>
 8002d9c:	4812      	ldr	r0, [pc, #72]	; (8002de8 <USART2_PrintModBusCommand+0x114>)
 8002d9e:	f7ff fee1 	bl	8002b64 <USART2_Print>
    if (ms < 10) USART2_Print("0");
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2b09      	cmp	r3, #9
 8002da6:	d802      	bhi.n	8002dae <USART2_PrintModBusCommand+0xda>
 8002da8:	480f      	ldr	r0, [pc, #60]	; (8002de8 <USART2_PrintModBusCommand+0x114>)
 8002daa:	f7ff fedb 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(ms);
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f7ff fef0 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(" - ");
 8002db4:	480e      	ldr	r0, [pc, #56]	; (8002df0 <USART2_PrintModBusCommand+0x11c>)
 8002db6:	f7ff fed5 	bl	8002b64 <USART2_Print>

    /* Выводим данные команды */
    USART2_PrintHexBuffer(data, length);
 8002dba:	887b      	ldrh	r3, [r7, #2]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7ff ff62 	bl	8002c88 <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 8002dc4:	480b      	ldr	r0, [pc, #44]	; (8002df4 <USART2_PrintModBusCommand+0x120>)
 8002dc6:	f7ff fecd 	bl	8002b64 <USART2_Print>
 8002dca:	e000      	b.n	8002dce <USART2_PrintModBusCommand+0xfa>
    if (length == 0) return;
 8002dcc:	bf00      	nop
}
 8002dce:	3720      	adds	r7, #32
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	08007664 	.word	0x08007664
 8002dd8:	95217cb1 	.word	0x95217cb1
 8002ddc:	0036ee80 	.word	0x0036ee80
 8002de0:	45e7b273 	.word	0x45e7b273
 8002de4:	10624dd3 	.word	0x10624dd3
 8002de8:	08007648 	.word	0x08007648
 8002dec:	0800766c 	.word	0x0800766c
 8002df0:	08007670 	.word	0x08007670
 8002df4:	08007674 	.word	0x08007674

08002df8 <USART2_PrintModBusResponse>:

/**
  * @brief  Вывод ModBus ответа на USART2
  */
void USART2_PrintModBusResponse(const uint8_t* data, uint16_t length)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b088      	sub	sp, #32
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	460b      	mov	r3, r1
 8002e02:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 8002e04:	887b      	ldrh	r3, [r7, #2]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d072      	beq.n	8002ef0 <USART2_PrintModBusResponse+0xf8>

    USART2_Print("[RTU]>Tx > ");
 8002e0a:	483b      	ldr	r0, [pc, #236]	; (8002ef8 <USART2_PrintModBusResponse+0x100>)
 8002e0c:	f7ff feaa 	bl	8002b64 <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 8002e10:	f000 fbda 	bl	80035c8 <HAL_GetTick>
 8002e14:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	4a38      	ldr	r2, [pc, #224]	; (8002efc <USART2_PrintModBusResponse+0x104>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	0d5b      	lsrs	r3, r3, #21
 8002e20:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 8002e22:	69fa      	ldr	r2, [r7, #28]
 8002e24:	4b35      	ldr	r3, [pc, #212]	; (8002efc <USART2_PrintModBusResponse+0x104>)
 8002e26:	fba3 1302 	umull	r1, r3, r3, r2
 8002e2a:	0d5b      	lsrs	r3, r3, #21
 8002e2c:	4934      	ldr	r1, [pc, #208]	; (8002f00 <USART2_PrintModBusResponse+0x108>)
 8002e2e:	fb01 f303 	mul.w	r3, r1, r3
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	4a33      	ldr	r2, [pc, #204]	; (8002f04 <USART2_PrintModBusResponse+0x10c>)
 8002e36:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3a:	0b9b      	lsrs	r3, r3, #14
 8002e3c:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 8002e3e:	69fa      	ldr	r2, [r7, #28]
 8002e40:	4b30      	ldr	r3, [pc, #192]	; (8002f04 <USART2_PrintModBusResponse+0x10c>)
 8002e42:	fba3 1302 	umull	r1, r3, r3, r2
 8002e46:	0b9b      	lsrs	r3, r3, #14
 8002e48:	f64e 2160 	movw	r1, #60000	; 0xea60
 8002e4c:	fb01 f303 	mul.w	r3, r1, r3
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	4a2d      	ldr	r2, [pc, #180]	; (8002f08 <USART2_PrintModBusResponse+0x110>)
 8002e54:	fba2 2303 	umull	r2, r3, r2, r3
 8002e58:	099b      	lsrs	r3, r3, #6
 8002e5a:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	4a2a      	ldr	r2, [pc, #168]	; (8002f08 <USART2_PrintModBusResponse+0x110>)
 8002e60:	fba2 1203 	umull	r1, r2, r2, r3
 8002e64:	0992      	lsrs	r2, r2, #6
 8002e66:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002e6a:	fb01 f202 	mul.w	r2, r1, r2
 8002e6e:	1a9b      	subs	r3, r3, r2
 8002e70:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	2b09      	cmp	r3, #9
 8002e76:	d802      	bhi.n	8002e7e <USART2_PrintModBusResponse+0x86>
 8002e78:	4824      	ldr	r0, [pc, #144]	; (8002f0c <USART2_PrintModBusResponse+0x114>)
 8002e7a:	f7ff fe73 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(hours);
 8002e7e:	69b8      	ldr	r0, [r7, #24]
 8002e80:	f7ff fe88 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(":");
 8002e84:	4822      	ldr	r0, [pc, #136]	; (8002f10 <USART2_PrintModBusResponse+0x118>)
 8002e86:	f7ff fe6d 	bl	8002b64 <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b09      	cmp	r3, #9
 8002e8e:	d802      	bhi.n	8002e96 <USART2_PrintModBusResponse+0x9e>
 8002e90:	481e      	ldr	r0, [pc, #120]	; (8002f0c <USART2_PrintModBusResponse+0x114>)
 8002e92:	f7ff fe67 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(mins);
 8002e96:	6978      	ldr	r0, [r7, #20]
 8002e98:	f7ff fe7c 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(":");
 8002e9c:	481c      	ldr	r0, [pc, #112]	; (8002f10 <USART2_PrintModBusResponse+0x118>)
 8002e9e:	f7ff fe61 	bl	8002b64 <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	2b09      	cmp	r3, #9
 8002ea6:	d802      	bhi.n	8002eae <USART2_PrintModBusResponse+0xb6>
 8002ea8:	4818      	ldr	r0, [pc, #96]	; (8002f0c <USART2_PrintModBusResponse+0x114>)
 8002eaa:	f7ff fe5b 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(secs);
 8002eae:	6938      	ldr	r0, [r7, #16]
 8002eb0:	f7ff fe70 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(":");
 8002eb4:	4816      	ldr	r0, [pc, #88]	; (8002f10 <USART2_PrintModBusResponse+0x118>)
 8002eb6:	f7ff fe55 	bl	8002b64 <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2b63      	cmp	r3, #99	; 0x63
 8002ebe:	d802      	bhi.n	8002ec6 <USART2_PrintModBusResponse+0xce>
 8002ec0:	4812      	ldr	r0, [pc, #72]	; (8002f0c <USART2_PrintModBusResponse+0x114>)
 8002ec2:	f7ff fe4f 	bl	8002b64 <USART2_Print>
    if (ms < 10) USART2_Print("0");
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2b09      	cmp	r3, #9
 8002eca:	d802      	bhi.n	8002ed2 <USART2_PrintModBusResponse+0xda>
 8002ecc:	480f      	ldr	r0, [pc, #60]	; (8002f0c <USART2_PrintModBusResponse+0x114>)
 8002ece:	f7ff fe49 	bl	8002b64 <USART2_Print>
    USART2_PrintNum(ms);
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f7ff fe5e 	bl	8002b94 <USART2_PrintNum>
    USART2_Print(" - ");
 8002ed8:	480e      	ldr	r0, [pc, #56]	; (8002f14 <USART2_PrintModBusResponse+0x11c>)
 8002eda:	f7ff fe43 	bl	8002b64 <USART2_Print>

    /* Выводим данные ответа */
    USART2_PrintHexBuffer(data, length);
 8002ede:	887b      	ldrh	r3, [r7, #2]
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff fed0 	bl	8002c88 <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 8002ee8:	480b      	ldr	r0, [pc, #44]	; (8002f18 <USART2_PrintModBusResponse+0x120>)
 8002eea:	f7ff fe3b 	bl	8002b64 <USART2_Print>
 8002eee:	e000      	b.n	8002ef2 <USART2_PrintModBusResponse+0xfa>
    if (length == 0) return;
 8002ef0:	bf00      	nop
}
 8002ef2:	3720      	adds	r7, #32
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	08007678 	.word	0x08007678
 8002efc:	95217cb1 	.word	0x95217cb1
 8002f00:	0036ee80 	.word	0x0036ee80
 8002f04:	45e7b273 	.word	0x45e7b273
 8002f08:	10624dd3 	.word	0x10624dd3
 8002f0c:	08007648 	.word	0x08007648
 8002f10:	0800766c 	.word	0x0800766c
 8002f14:	08007670 	.word	0x08007670
 8002f18:	08007674 	.word	0x08007674

08002f1c <ModBus_DebugFrame>:

/**
  * @brief  Вывод ModBus фрейма в детальном формате
  */
void ModBus_DebugFrame(const uint8_t* frame, uint16_t length, const char* prefix)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08a      	sub	sp, #40	; 0x28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	460b      	mov	r3, r1
 8002f26:	607a      	str	r2, [r7, #4]
 8002f28:	817b      	strh	r3, [r7, #10]
    if (length == 0) return;
 8002f2a:	897b      	ldrh	r3, [r7, #10]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 81d4 	beq.w	80032da <ModBus_DebugFrame+0x3be>

    USART2_Print("[MODBUS] ");
 8002f32:	48b0      	ldr	r0, [pc, #704]	; (80031f4 <ModBus_DebugFrame+0x2d8>)
 8002f34:	f7ff fe16 	bl	8002b64 <USART2_Print>
    USART2_Print(prefix);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f7ff fe13 	bl	8002b64 <USART2_Print>
    USART2_Print(": ");
 8002f3e:	48ae      	ldr	r0, [pc, #696]	; (80031f8 <ModBus_DebugFrame+0x2dc>)
 8002f40:	f7ff fe10 	bl	8002b64 <USART2_Print>

    /* Вывод hex */
    for(uint16_t i = 0; i < length; i++) {
 8002f44:	2300      	movs	r3, #0
 8002f46:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002f48:	e00c      	b.n	8002f64 <ModBus_DebugFrame+0x48>
        USART2_PrintHexByte(frame[i]);
 8002f4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	4413      	add	r3, r2
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fe68 	bl	8002c28 <USART2_PrintHexByte>
        USART2_Print(" ");
 8002f58:	48a8      	ldr	r0, [pc, #672]	; (80031fc <ModBus_DebugFrame+0x2e0>)
 8002f5a:	f7ff fe03 	bl	8002b64 <USART2_Print>
    for(uint16_t i = 0; i < length; i++) {
 8002f5e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002f60:	3301      	adds	r3, #1
 8002f62:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002f64:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002f66:	897b      	ldrh	r3, [r7, #10]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d3ee      	bcc.n	8002f4a <ModBus_DebugFrame+0x2e>
    }

    USART2_Print(" | ");
 8002f6c:	48a4      	ldr	r0, [pc, #656]	; (8003200 <ModBus_DebugFrame+0x2e4>)
 8002f6e:	f7ff fdf9 	bl	8002b64 <USART2_Print>

    /* Парсинг фрейма */
    if (length >= 3) {
 8002f72:	897b      	ldrh	r3, [r7, #10]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	f240 8179 	bls.w	800326c <ModBus_DebugFrame+0x350>
        uint8_t addr = frame[0];
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        uint8_t func = frame[1];
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	785b      	ldrb	r3, [r3, #1]
 8002f86:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

        USART2_Print("Addr=");
 8002f8a:	489e      	ldr	r0, [pc, #632]	; (8003204 <ModBus_DebugFrame+0x2e8>)
 8002f8c:	f7ff fdea 	bl	8002b64 <USART2_Print>
        USART2_PrintNum(addr);
 8002f90:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff fdfd 	bl	8002b94 <USART2_PrintNum>
        USART2_Print(" Func=");
 8002f9a:	489b      	ldr	r0, [pc, #620]	; (8003208 <ModBus_DebugFrame+0x2ec>)
 8002f9c:	f7ff fde2 	bl	8002b64 <USART2_Print>
        USART2_PrintHexByte(func);
 8002fa0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff fe3f 	bl	8002c28 <USART2_PrintHexByte>

        switch(func) {
 8002faa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fae:	2b10      	cmp	r3, #16
 8002fb0:	dc4a      	bgt.n	8003048 <ModBus_DebugFrame+0x12c>
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	da24      	bge.n	8003000 <ModBus_DebugFrame+0xe4>
 8002fb6:	e155      	b.n	8003264 <ModBus_DebugFrame+0x348>
 8002fb8:	3b83      	subs	r3, #131	; 0x83
 8002fba:	2b0d      	cmp	r3, #13
 8002fbc:	f200 8152 	bhi.w	8003264 <ModBus_DebugFrame+0x348>
 8002fc0:	a201      	add	r2, pc, #4	; (adr r2, 8002fc8 <ModBus_DebugFrame+0xac>)
 8002fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc6:	bf00      	nop
 8002fc8:	080031c1 	.word	0x080031c1
 8002fcc:	080031db 	.word	0x080031db
 8002fd0:	08003265 	.word	0x08003265
 8002fd4:	08003231 	.word	0x08003231
 8002fd8:	08003265 	.word	0x08003265
 8002fdc:	08003265 	.word	0x08003265
 8002fe0:	08003265 	.word	0x08003265
 8002fe4:	08003265 	.word	0x08003265
 8002fe8:	08003265 	.word	0x08003265
 8002fec:	08003265 	.word	0x08003265
 8002ff0:	08003265 	.word	0x08003265
 8002ff4:	08003265 	.word	0x08003265
 8002ff8:	08003265 	.word	0x08003265
 8002ffc:	0800324b 	.word	0x0800324b
 8003000:	3b03      	subs	r3, #3
 8003002:	2b0d      	cmp	r3, #13
 8003004:	f200 812e 	bhi.w	8003264 <ModBus_DebugFrame+0x348>
 8003008:	a201      	add	r2, pc, #4	; (adr r2, 8003010 <ModBus_DebugFrame+0xf4>)
 800300a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300e:	bf00      	nop
 8003010:	08003055 	.word	0x08003055
 8003014:	080030ab 	.word	0x080030ab
 8003018:	08003265 	.word	0x08003265
 800301c:	08003101 	.word	0x08003101
 8003020:	08003265 	.word	0x08003265
 8003024:	08003265 	.word	0x08003265
 8003028:	08003265 	.word	0x08003265
 800302c:	08003265 	.word	0x08003265
 8003030:	08003265 	.word	0x08003265
 8003034:	08003265 	.word	0x08003265
 8003038:	08003265 	.word	0x08003265
 800303c:	08003265 	.word	0x08003265
 8003040:	08003265 	.word	0x08003265
 8003044:	08003157 	.word	0x08003157
 8003048:	2b90      	cmp	r3, #144	; 0x90
 800304a:	f300 810b 	bgt.w	8003264 <ModBus_DebugFrame+0x348>
 800304e:	2b83      	cmp	r3, #131	; 0x83
 8003050:	dab2      	bge.n	8002fb8 <ModBus_DebugFrame+0x9c>
 8003052:	e107      	b.n	8003264 <ModBus_DebugFrame+0x348>
            case 0x03: /* Read Holding Registers */
                if (length >= 8) {
 8003054:	897b      	ldrh	r3, [r7, #10]
 8003056:	2b07      	cmp	r3, #7
 8003058:	f240 810a 	bls.w	8003270 <ModBus_DebugFrame+0x354>
                    uint16_t start = (frame[2] << 8) | frame[3];
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	3302      	adds	r3, #2
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	b21a      	sxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	3303      	adds	r3, #3
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	b21b      	sxth	r3, r3
 800306e:	4313      	orrs	r3, r2
 8003070:	b21b      	sxth	r3, r3
 8003072:	82bb      	strh	r3, [r7, #20]
                    uint16_t count = (frame[4] << 8) | frame[5];
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	3304      	adds	r3, #4
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	021b      	lsls	r3, r3, #8
 800307c:	b21a      	sxth	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	3305      	adds	r3, #5
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	b21b      	sxth	r3, r3
 8003086:	4313      	orrs	r3, r2
 8003088:	b21b      	sxth	r3, r3
 800308a:	827b      	strh	r3, [r7, #18]
                    USART2_Print(" ReadHold Start=");
 800308c:	485f      	ldr	r0, [pc, #380]	; (800320c <ModBus_DebugFrame+0x2f0>)
 800308e:	f7ff fd69 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(start);
 8003092:	8abb      	ldrh	r3, [r7, #20]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff fd7d 	bl	8002b94 <USART2_PrintNum>
                    USART2_Print(" Count=");
 800309a:	485d      	ldr	r0, [pc, #372]	; (8003210 <ModBus_DebugFrame+0x2f4>)
 800309c:	f7ff fd62 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(count);
 80030a0:	8a7b      	ldrh	r3, [r7, #18]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fd76 	bl	8002b94 <USART2_PrintNum>
                }
                break;
 80030a8:	e0e2      	b.n	8003270 <ModBus_DebugFrame+0x354>

            case 0x04: /* Read Input Registers */
                if (length >= 8) {
 80030aa:	897b      	ldrh	r3, [r7, #10]
 80030ac:	2b07      	cmp	r3, #7
 80030ae:	f240 80e1 	bls.w	8003274 <ModBus_DebugFrame+0x358>
                    uint16_t start = (frame[2] << 8) | frame[3];
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	3302      	adds	r3, #2
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	021b      	lsls	r3, r3, #8
 80030ba:	b21a      	sxth	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	3303      	adds	r3, #3
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	b21b      	sxth	r3, r3
 80030c4:	4313      	orrs	r3, r2
 80030c6:	b21b      	sxth	r3, r3
 80030c8:	833b      	strh	r3, [r7, #24]
                    uint16_t count = (frame[4] << 8) | frame[5];
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	3304      	adds	r3, #4
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	b21a      	sxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	3305      	adds	r3, #5
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	b21b      	sxth	r3, r3
 80030dc:	4313      	orrs	r3, r2
 80030de:	b21b      	sxth	r3, r3
 80030e0:	82fb      	strh	r3, [r7, #22]
                    USART2_Print(" ReadInput Start=");
 80030e2:	484c      	ldr	r0, [pc, #304]	; (8003214 <ModBus_DebugFrame+0x2f8>)
 80030e4:	f7ff fd3e 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(start);
 80030e8:	8b3b      	ldrh	r3, [r7, #24]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fd52 	bl	8002b94 <USART2_PrintNum>
                    USART2_Print(" Count=");
 80030f0:	4847      	ldr	r0, [pc, #284]	; (8003210 <ModBus_DebugFrame+0x2f4>)
 80030f2:	f7ff fd37 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(count);
 80030f6:	8afb      	ldrh	r3, [r7, #22]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff fd4b 	bl	8002b94 <USART2_PrintNum>
                }
                break;
 80030fe:	e0b9      	b.n	8003274 <ModBus_DebugFrame+0x358>

            case 0x06: /* Write Single Register */
                if (length >= 8) {
 8003100:	897b      	ldrh	r3, [r7, #10]
 8003102:	2b07      	cmp	r3, #7
 8003104:	f240 80b8 	bls.w	8003278 <ModBus_DebugFrame+0x35c>
                    uint16_t reg = (frame[2] << 8) | frame[3];
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	3302      	adds	r3, #2
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	021b      	lsls	r3, r3, #8
 8003110:	b21a      	sxth	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	3303      	adds	r3, #3
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	b21b      	sxth	r3, r3
 800311a:	4313      	orrs	r3, r2
 800311c:	b21b      	sxth	r3, r3
 800311e:	83bb      	strh	r3, [r7, #28]
                    uint16_t value = (frame[4] << 8) | frame[5];
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	3304      	adds	r3, #4
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	021b      	lsls	r3, r3, #8
 8003128:	b21a      	sxth	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	3305      	adds	r3, #5
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	b21b      	sxth	r3, r3
 8003132:	4313      	orrs	r3, r2
 8003134:	b21b      	sxth	r3, r3
 8003136:	837b      	strh	r3, [r7, #26]
                    USART2_Print(" WriteSingle Reg=");
 8003138:	4837      	ldr	r0, [pc, #220]	; (8003218 <ModBus_DebugFrame+0x2fc>)
 800313a:	f7ff fd13 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(reg);
 800313e:	8bbb      	ldrh	r3, [r7, #28]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fd27 	bl	8002b94 <USART2_PrintNum>
                    USART2_Print(" Value=");
 8003146:	4835      	ldr	r0, [pc, #212]	; (800321c <ModBus_DebugFrame+0x300>)
 8003148:	f7ff fd0c 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(value);
 800314c:	8b7b      	ldrh	r3, [r7, #26]
 800314e:	4618      	mov	r0, r3
 8003150:	f7ff fd20 	bl	8002b94 <USART2_PrintNum>
                }
                break;
 8003154:	e090      	b.n	8003278 <ModBus_DebugFrame+0x35c>

            case 0x10: /* Write Multiple Registers */
                if (length >= 9) {
 8003156:	897b      	ldrh	r3, [r7, #10]
 8003158:	2b08      	cmp	r3, #8
 800315a:	f240 808f 	bls.w	800327c <ModBus_DebugFrame+0x360>
                    uint16_t start = (frame[2] << 8) | frame[3];
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	3302      	adds	r3, #2
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	021b      	lsls	r3, r3, #8
 8003166:	b21a      	sxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	3303      	adds	r3, #3
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	b21b      	sxth	r3, r3
 8003170:	4313      	orrs	r3, r2
 8003172:	b21b      	sxth	r3, r3
 8003174:	847b      	strh	r3, [r7, #34]	; 0x22
                    uint16_t count = (frame[4] << 8) | frame[5];
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	3304      	adds	r3, #4
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	021b      	lsls	r3, r3, #8
 800317e:	b21a      	sxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	3305      	adds	r3, #5
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	b21b      	sxth	r3, r3
 8003188:	4313      	orrs	r3, r2
 800318a:	b21b      	sxth	r3, r3
 800318c:	843b      	strh	r3, [r7, #32]
                    uint8_t byte_count = frame[6];
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	799b      	ldrb	r3, [r3, #6]
 8003192:	77fb      	strb	r3, [r7, #31]
                    USART2_Print(" WriteMulti Start=");
 8003194:	4822      	ldr	r0, [pc, #136]	; (8003220 <ModBus_DebugFrame+0x304>)
 8003196:	f7ff fce5 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(start);
 800319a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff fcf9 	bl	8002b94 <USART2_PrintNum>
                    USART2_Print(" Count=");
 80031a2:	481b      	ldr	r0, [pc, #108]	; (8003210 <ModBus_DebugFrame+0x2f4>)
 80031a4:	f7ff fcde 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(count);
 80031a8:	8c3b      	ldrh	r3, [r7, #32]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff fcf2 	bl	8002b94 <USART2_PrintNum>
                    USART2_Print(" Bytes=");
 80031b0:	481c      	ldr	r0, [pc, #112]	; (8003224 <ModBus_DebugFrame+0x308>)
 80031b2:	f7ff fcd7 	bl	8002b64 <USART2_Print>
                    USART2_PrintNum(byte_count);
 80031b6:	7ffb      	ldrb	r3, [r7, #31]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff fceb 	bl	8002b94 <USART2_PrintNum>
                }
                break;
 80031be:	e05d      	b.n	800327c <ModBus_DebugFrame+0x360>

            case 0x83: /* Exception for 0x03 */
                USART2_Print(" Exception(0x03) Code=");
 80031c0:	4819      	ldr	r0, [pc, #100]	; (8003228 <ModBus_DebugFrame+0x30c>)
 80031c2:	f7ff fccf 	bl	8002b64 <USART2_Print>
                if (length >= 3) {
 80031c6:	897b      	ldrh	r3, [r7, #10]
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d959      	bls.n	8003280 <ModBus_DebugFrame+0x364>
                    USART2_PrintHexByte(frame[2]);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	3302      	adds	r3, #2
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff fd28 	bl	8002c28 <USART2_PrintHexByte>
                }
                break;
 80031d8:	e052      	b.n	8003280 <ModBus_DebugFrame+0x364>

            case 0x84: /* Exception for 0x04 */
                USART2_Print(" Exception(0x04) Code=");
 80031da:	4814      	ldr	r0, [pc, #80]	; (800322c <ModBus_DebugFrame+0x310>)
 80031dc:	f7ff fcc2 	bl	8002b64 <USART2_Print>
                if (length >= 3) {
 80031e0:	897b      	ldrh	r3, [r7, #10]
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d94e      	bls.n	8003284 <ModBus_DebugFrame+0x368>
                    USART2_PrintHexByte(frame[2]);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	3302      	adds	r3, #2
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff fd1b 	bl	8002c28 <USART2_PrintHexByte>
                }
                break;
 80031f2:	e047      	b.n	8003284 <ModBus_DebugFrame+0x368>
 80031f4:	08007684 	.word	0x08007684
 80031f8:	08007690 	.word	0x08007690
 80031fc:	08007660 	.word	0x08007660
 8003200:	08007694 	.word	0x08007694
 8003204:	08007698 	.word	0x08007698
 8003208:	080076a0 	.word	0x080076a0
 800320c:	080076a8 	.word	0x080076a8
 8003210:	080076bc 	.word	0x080076bc
 8003214:	080076c4 	.word	0x080076c4
 8003218:	080076d8 	.word	0x080076d8
 800321c:	080076ec 	.word	0x080076ec
 8003220:	080076f4 	.word	0x080076f4
 8003224:	08007708 	.word	0x08007708
 8003228:	08007710 	.word	0x08007710
 800322c:	08007728 	.word	0x08007728

            case 0x86: /* Exception for 0x06 */
                USART2_Print(" Exception(0x06) Code=");
 8003230:	482c      	ldr	r0, [pc, #176]	; (80032e4 <ModBus_DebugFrame+0x3c8>)
 8003232:	f7ff fc97 	bl	8002b64 <USART2_Print>
                if (length >= 3) {
 8003236:	897b      	ldrh	r3, [r7, #10]
 8003238:	2b02      	cmp	r3, #2
 800323a:	d925      	bls.n	8003288 <ModBus_DebugFrame+0x36c>
                    USART2_PrintHexByte(frame[2]);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	3302      	adds	r3, #2
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fcf0 	bl	8002c28 <USART2_PrintHexByte>
                }
                break;
 8003248:	e01e      	b.n	8003288 <ModBus_DebugFrame+0x36c>

            case 0x90: /* Exception for 0x10 */
                USART2_Print(" Exception(0x10) Code=");
 800324a:	4827      	ldr	r0, [pc, #156]	; (80032e8 <ModBus_DebugFrame+0x3cc>)
 800324c:	f7ff fc8a 	bl	8002b64 <USART2_Print>
                if (length >= 3) {
 8003250:	897b      	ldrh	r3, [r7, #10]
 8003252:	2b02      	cmp	r3, #2
 8003254:	d91a      	bls.n	800328c <ModBus_DebugFrame+0x370>
                    USART2_PrintHexByte(frame[2]);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	3302      	adds	r3, #2
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fce3 	bl	8002c28 <USART2_PrintHexByte>
                }
                break;
 8003262:	e013      	b.n	800328c <ModBus_DebugFrame+0x370>

            default:
                USART2_Print(" Unknown function");
 8003264:	4821      	ldr	r0, [pc, #132]	; (80032ec <ModBus_DebugFrame+0x3d0>)
 8003266:	f7ff fc7d 	bl	8002b64 <USART2_Print>
                break;
 800326a:	e010      	b.n	800328e <ModBus_DebugFrame+0x372>
        }
    }
 800326c:	bf00      	nop
 800326e:	e00e      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 8003270:	bf00      	nop
 8003272:	e00c      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 8003274:	bf00      	nop
 8003276:	e00a      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 8003278:	bf00      	nop
 800327a:	e008      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 800327c:	bf00      	nop
 800327e:	e006      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 8003280:	bf00      	nop
 8003282:	e004      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 8003284:	bf00      	nop
 8003286:	e002      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 8003288:	bf00      	nop
 800328a:	e000      	b.n	800328e <ModBus_DebugFrame+0x372>
                break;
 800328c:	bf00      	nop

    /* Проверка CRC */
    if (length >= 2) {
 800328e:	897b      	ldrh	r3, [r7, #10]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d91e      	bls.n	80032d2 <ModBus_DebugFrame+0x3b6>
        uint16_t recv_crc = (frame[length-1] << 8) | frame[length-2];
 8003294:	897b      	ldrh	r3, [r7, #10]
 8003296:	3b01      	subs	r3, #1
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	4413      	add	r3, r2
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	021b      	lsls	r3, r3, #8
 80032a0:	b21a      	sxth	r2, r3
 80032a2:	897b      	ldrh	r3, [r7, #10]
 80032a4:	3b02      	subs	r3, #2
 80032a6:	68f9      	ldr	r1, [r7, #12]
 80032a8:	440b      	add	r3, r1
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	b21b      	sxth	r3, r3
 80032ae:	4313      	orrs	r3, r2
 80032b0:	b21b      	sxth	r3, r3
 80032b2:	823b      	strh	r3, [r7, #16]
        USART2_Print(" CRC=");
 80032b4:	480e      	ldr	r0, [pc, #56]	; (80032f0 <ModBus_DebugFrame+0x3d4>)
 80032b6:	f7ff fc55 	bl	8002b64 <USART2_Print>
        USART2_PrintHexByte((recv_crc >> 8) & 0xFF);
 80032ba:	8a3b      	ldrh	r3, [r7, #16]
 80032bc:	0a1b      	lsrs	r3, r3, #8
 80032be:	b29b      	uxth	r3, r3
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff fcb0 	bl	8002c28 <USART2_PrintHexByte>
        USART2_PrintHexByte(recv_crc & 0xFF);
 80032c8:	8a3b      	ldrh	r3, [r7, #16]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff fcab 	bl	8002c28 <USART2_PrintHexByte>
    }

    USART2_Print("\r\n");
 80032d2:	4808      	ldr	r0, [pc, #32]	; (80032f4 <ModBus_DebugFrame+0x3d8>)
 80032d4:	f7ff fc46 	bl	8002b64 <USART2_Print>
 80032d8:	e000      	b.n	80032dc <ModBus_DebugFrame+0x3c0>
    if (length == 0) return;
 80032da:	bf00      	nop
}
 80032dc:	3728      	adds	r7, #40	; 0x28
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	08007740 	.word	0x08007740
 80032e8:	08007758 	.word	0x08007758
 80032ec:	08007770 	.word	0x08007770
 80032f0:	08007784 	.word	0x08007784
 80032f4:	08007674 	.word	0x08007674

080032f8 <float_to_str>:

/**
  * @brief  Преобразование float в строку
  */
void float_to_str(float value, char* buffer, int decimals)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b094      	sub	sp, #80	; 0x50
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
    int offset = 0;
 8003304:	2300      	movs	r3, #0
 8003306:	64fb      	str	r3, [r7, #76]	; 0x4c
    char temp_buffer[32];

    if (value < 0) {
 8003308:	f04f 0100 	mov.w	r1, #0
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f7fd f9d1 	bl	80006b4 <__aeabi_fcmplt>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d007      	beq.n	8003328 <float_to_str+0x30>
        temp_buffer[0] = '-';
 8003318:	232d      	movs	r3, #45	; 0x2d
 800331a:	743b      	strb	r3, [r7, #16]
        value = -value;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003322:	60fb      	str	r3, [r7, #12]
        offset = 1;
 8003324:	2301      	movs	r3, #1
 8003326:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    int int_part = (int)value;
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f7fd f9eb 	bl	8000704 <__aeabi_f2iz>
 800332e:	4603      	mov	r3, r0
 8003330:	64bb      	str	r3, [r7, #72]	; 0x48
    float frac_part = value - (float)int_part;
 8003332:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003334:	f7fc ffcc 	bl	80002d0 <__aeabi_i2f>
 8003338:	4603      	mov	r3, r0
 800333a:	4619      	mov	r1, r3
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f7fc ff11 	bl	8000164 <__aeabi_fsub>
 8003342:	4603      	mov	r3, r0
 8003344:	647b      	str	r3, [r7, #68]	; 0x44

    /* Преобразуем целую часть */
    if (int_part == 0) {
 8003346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003348:	2b00      	cmp	r3, #0
 800334a:	d109      	bne.n	8003360 <float_to_str+0x68>
        temp_buffer[offset] = '0';
 800334c:	f107 0210 	add.w	r2, r7, #16
 8003350:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003352:	4413      	add	r3, r2
 8003354:	2230      	movs	r2, #48	; 0x30
 8003356:	701a      	strb	r2, [r3, #0]
        offset += 1;
 8003358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800335a:	3301      	adds	r3, #1
 800335c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800335e:	e061      	b.n	8003424 <float_to_str+0x12c>
    } else {
        int i = 0;
 8003360:	2300      	movs	r3, #0
 8003362:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 8003364:	e020      	b.n	80033a8 <float_to_str+0xb0>
            temp_buffer[offset + i] = (int_part % 10) + '0';
 8003366:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003368:	4b56      	ldr	r3, [pc, #344]	; (80034c4 <float_to_str+0x1cc>)
 800336a:	fb83 1302 	smull	r1, r3, r3, r2
 800336e:	1099      	asrs	r1, r3, #2
 8003370:	17d3      	asrs	r3, r2, #31
 8003372:	1ac9      	subs	r1, r1, r3
 8003374:	460b      	mov	r3, r1
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	1ad1      	subs	r1, r2, r3
 800337e:	b2ca      	uxtb	r2, r1
 8003380:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003382:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003384:	440b      	add	r3, r1
 8003386:	3230      	adds	r2, #48	; 0x30
 8003388:	b2d2      	uxtb	r2, r2
 800338a:	3350      	adds	r3, #80	; 0x50
 800338c:	443b      	add	r3, r7
 800338e:	f803 2c40 	strb.w	r2, [r3, #-64]
            int_part /= 10;
 8003392:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003394:	4a4b      	ldr	r2, [pc, #300]	; (80034c4 <float_to_str+0x1cc>)
 8003396:	fb82 1203 	smull	r1, r2, r2, r3
 800339a:	1092      	asrs	r2, r2, #2
 800339c:	17db      	asrs	r3, r3, #31
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	64bb      	str	r3, [r7, #72]	; 0x48
            i++;
 80033a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a4:	3301      	adds	r3, #1
 80033a6:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 80033a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	dd02      	ble.n	80033b4 <float_to_str+0xbc>
 80033ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033b0:	2b0e      	cmp	r3, #14
 80033b2:	ddd8      	ble.n	8003366 <float_to_str+0x6e>
        }
        
        /* Переворачиваем цифры */
        for (int j = 0; j < i/2; j++) {
 80033b4:	2300      	movs	r3, #0
 80033b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033b8:	e028      	b.n	800340c <float_to_str+0x114>
            char temp = temp_buffer[offset + j];
 80033ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033be:	4413      	add	r3, r2
 80033c0:	3350      	adds	r3, #80	; 0x50
 80033c2:	443b      	add	r3, r7
 80033c4:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80033c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            temp_buffer[offset + j] = temp_buffer[offset + i - j - 1];
 80033cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033d0:	441a      	add	r2, r3
 80033d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	1e5a      	subs	r2, r3, #1
 80033d8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80033da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033dc:	440b      	add	r3, r1
 80033de:	3250      	adds	r2, #80	; 0x50
 80033e0:	443a      	add	r2, r7
 80033e2:	f812 2c40 	ldrb.w	r2, [r2, #-64]
 80033e6:	3350      	adds	r3, #80	; 0x50
 80033e8:	443b      	add	r3, r7
 80033ea:	f803 2c40 	strb.w	r2, [r3, #-64]
            temp_buffer[offset + i - j - 1] = temp;
 80033ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033f2:	441a      	add	r2, r3
 80033f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	3350      	adds	r3, #80	; 0x50
 80033fc:	443b      	add	r3, r7
 80033fe:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8003402:	f803 2c40 	strb.w	r2, [r3, #-64]
        for (int j = 0; j < i/2; j++) {
 8003406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003408:	3301      	adds	r3, #1
 800340a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800340c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800340e:	0fda      	lsrs	r2, r3, #31
 8003410:	4413      	add	r3, r2
 8003412:	105b      	asrs	r3, r3, #1
 8003414:	461a      	mov	r2, r3
 8003416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003418:	4293      	cmp	r3, r2
 800341a:	dbce      	blt.n	80033ba <float_to_str+0xc2>
        }
        offset += i;
 800341c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800341e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003420:	4413      	add	r3, r2
 8003422:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    /* Добавляем дробную часть */
    if (decimals > 0) {
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	dd3b      	ble.n	80034a2 <float_to_str+0x1aa>
        temp_buffer[offset] = '.';
 800342a:	f107 0210 	add.w	r2, r7, #16
 800342e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003430:	4413      	add	r3, r2
 8003432:	222e      	movs	r2, #46	; 0x2e
 8003434:	701a      	strb	r2, [r3, #0]
        offset++;
 8003436:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003438:	3301      	adds	r3, #1
 800343a:	64fb      	str	r3, [r7, #76]	; 0x4c
        
        for (int i = 0; i < decimals; i++) {
 800343c:	2300      	movs	r3, #0
 800343e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003440:	e022      	b.n	8003488 <float_to_str+0x190>
            frac_part *= 10.0f;
 8003442:	4921      	ldr	r1, [pc, #132]	; (80034c8 <float_to_str+0x1d0>)
 8003444:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003446:	f7fc ff97 	bl	8000378 <__aeabi_fmul>
 800344a:	4603      	mov	r3, r0
 800344c:	647b      	str	r3, [r7, #68]	; 0x44
            int digit = (int)frac_part;
 800344e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003450:	f7fd f958 	bl	8000704 <__aeabi_f2iz>
 8003454:	4603      	mov	r3, r0
 8003456:	633b      	str	r3, [r7, #48]	; 0x30
            temp_buffer[offset + i] = digit + '0';
 8003458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345a:	b2da      	uxtb	r2, r3
 800345c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800345e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003460:	440b      	add	r3, r1
 8003462:	3230      	adds	r2, #48	; 0x30
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	3350      	adds	r3, #80	; 0x50
 8003468:	443b      	add	r3, r7
 800346a:	f803 2c40 	strb.w	r2, [r3, #-64]
            frac_part -= (float)digit;
 800346e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003470:	f7fc ff2e 	bl	80002d0 <__aeabi_i2f>
 8003474:	4603      	mov	r3, r0
 8003476:	4619      	mov	r1, r3
 8003478:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800347a:	f7fc fe73 	bl	8000164 <__aeabi_fsub>
 800347e:	4603      	mov	r3, r0
 8003480:	647b      	str	r3, [r7, #68]	; 0x44
        for (int i = 0; i < decimals; i++) {
 8003482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003484:	3301      	adds	r3, #1
 8003486:	63bb      	str	r3, [r7, #56]	; 0x38
 8003488:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	429a      	cmp	r2, r3
 800348e:	dbd8      	blt.n	8003442 <float_to_str+0x14a>
        }
        temp_buffer[offset + decimals] = '\0';
 8003490:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4413      	add	r3, r2
 8003496:	3350      	adds	r3, #80	; 0x50
 8003498:	443b      	add	r3, r7
 800349a:	2200      	movs	r2, #0
 800349c:	f803 2c40 	strb.w	r2, [r3, #-64]
 80034a0:	e005      	b.n	80034ae <float_to_str+0x1b6>
    } else {
        temp_buffer[offset] = '\0';
 80034a2:	f107 0210 	add.w	r2, r7, #16
 80034a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034a8:	4413      	add	r3, r2
 80034aa:	2200      	movs	r2, #0
 80034ac:	701a      	strb	r2, [r3, #0]
    }

    /* Копируем в выходной буфер */
    strcpy(buffer, temp_buffer);
 80034ae:	f107 0310 	add.w	r3, r7, #16
 80034b2:	4619      	mov	r1, r3
 80034b4:	68b8      	ldr	r0, [r7, #8]
 80034b6:	f003 fe2f 	bl	8007118 <strcpy>
 80034ba:	bf00      	nop
 80034bc:	3750      	adds	r7, #80	; 0x50
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	66666667 	.word	0x66666667
 80034c8:	41200000 	.word	0x41200000

080034cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034cc:	480c      	ldr	r0, [pc, #48]	; (8003500 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034ce:	490d      	ldr	r1, [pc, #52]	; (8003504 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034d0:	4a0d      	ldr	r2, [pc, #52]	; (8003508 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034d4:	e002      	b.n	80034dc <LoopCopyDataInit>

080034d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034da:	3304      	adds	r3, #4

080034dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034e0:	d3f9      	bcc.n	80034d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034e2:	4a0a      	ldr	r2, [pc, #40]	; (800350c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034e4:	4c0a      	ldr	r4, [pc, #40]	; (8003510 <LoopFillZerobss+0x22>)
  movs r3, #0
 80034e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034e8:	e001      	b.n	80034ee <LoopFillZerobss>

080034ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034ec:	3204      	adds	r2, #4

080034ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034f0:	d3fb      	bcc.n	80034ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80034f2:	f7ff fb31 	bl	8002b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80034f6:	f003 fde3 	bl	80070c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034fa:	f7fd facd 	bl	8000a98 <main>
  bx lr
 80034fe:	4770      	bx	lr
  ldr r0, =_sdata
 8003500:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003504:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8003508:	080077cc 	.word	0x080077cc
  ldr r2, =_sbss
 800350c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8003510:	20000454 	.word	0x20000454

08003514 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003514:	e7fe      	b.n	8003514 <CAN1_RX1_IRQHandler>
	...

08003518 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800351c:	4b08      	ldr	r3, [pc, #32]	; (8003540 <HAL_Init+0x28>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a07      	ldr	r2, [pc, #28]	; (8003540 <HAL_Init+0x28>)
 8003522:	f043 0310 	orr.w	r3, r3, #16
 8003526:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003528:	2003      	movs	r0, #3
 800352a:	f000 ff2b 	bl	8004384 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800352e:	200f      	movs	r0, #15
 8003530:	f000 f808 	bl	8003544 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003534:	f7ff f98a 	bl	800284c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	40022000 	.word	0x40022000

08003544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800354c:	4b12      	ldr	r3, [pc, #72]	; (8003598 <HAL_InitTick+0x54>)
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	4b12      	ldr	r3, [pc, #72]	; (800359c <HAL_InitTick+0x58>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	4619      	mov	r1, r3
 8003556:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800355a:	fbb3 f3f1 	udiv	r3, r3, r1
 800355e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003562:	4618      	mov	r0, r3
 8003564:	f000 ff43 	bl	80043ee <HAL_SYSTICK_Config>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e00e      	b.n	8003590 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b0f      	cmp	r3, #15
 8003576:	d80a      	bhi.n	800358e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003578:	2200      	movs	r2, #0
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	f04f 30ff 	mov.w	r0, #4294967295
 8003580:	f000 ff0b 	bl	800439a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003584:	4a06      	ldr	r2, [pc, #24]	; (80035a0 <HAL_InitTick+0x5c>)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	e000      	b.n	8003590 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
}
 8003590:	4618      	mov	r0, r3
 8003592:	3708      	adds	r7, #8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	20000010 	.word	0x20000010
 800359c:	20000018 	.word	0x20000018
 80035a0:	20000014 	.word	0x20000014

080035a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035a8:	4b05      	ldr	r3, [pc, #20]	; (80035c0 <HAL_IncTick+0x1c>)
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	461a      	mov	r2, r3
 80035ae:	4b05      	ldr	r3, [pc, #20]	; (80035c4 <HAL_IncTick+0x20>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4413      	add	r3, r2
 80035b4:	4a03      	ldr	r2, [pc, #12]	; (80035c4 <HAL_IncTick+0x20>)
 80035b6:	6013      	str	r3, [r2, #0]
}
 80035b8:	bf00      	nop
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bc80      	pop	{r7}
 80035be:	4770      	bx	lr
 80035c0:	20000018 	.word	0x20000018
 80035c4:	20000450 	.word	0x20000450

080035c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  return uwTick;
 80035cc:	4b02      	ldr	r3, [pc, #8]	; (80035d8 <HAL_GetTick+0x10>)
 80035ce:	681b      	ldr	r3, [r3, #0]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr
 80035d8:	20000450 	.word	0x20000450

080035dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035e4:	f7ff fff0 	bl	80035c8 <HAL_GetTick>
 80035e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f4:	d005      	beq.n	8003602 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035f6:	4b0a      	ldr	r3, [pc, #40]	; (8003620 <HAL_Delay+0x44>)
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4413      	add	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003602:	bf00      	nop
 8003604:	f7ff ffe0 	bl	80035c8 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	429a      	cmp	r2, r3
 8003612:	d8f7      	bhi.n	8003604 <HAL_Delay+0x28>
  {
  }
}
 8003614:	bf00      	nop
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000018 	.word	0x20000018

08003624 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800362c:	2300      	movs	r3, #0
 800362e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003638:	2300      	movs	r3, #0
 800363a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e0be      	b.n	80037c4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003650:	2b00      	cmp	r3, #0
 8003652:	d109      	bne.n	8003668 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7ff f924 	bl	80028b0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 fcc7 	bl	8003ffc <ADC_ConversionStop_Disable>
 800366e:	4603      	mov	r3, r0
 8003670:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003676:	f003 0310 	and.w	r3, r3, #16
 800367a:	2b00      	cmp	r3, #0
 800367c:	f040 8099 	bne.w	80037b2 <HAL_ADC_Init+0x18e>
 8003680:	7dfb      	ldrb	r3, [r7, #23]
 8003682:	2b00      	cmp	r3, #0
 8003684:	f040 8095 	bne.w	80037b2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003690:	f023 0302 	bic.w	r3, r3, #2
 8003694:	f043 0202 	orr.w	r2, r3, #2
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036a4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	7b1b      	ldrb	r3, [r3, #12]
 80036aa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80036ac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036bc:	d003      	beq.n	80036c6 <HAL_ADC_Init+0xa2>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d102      	bne.n	80036cc <HAL_ADC_Init+0xa8>
 80036c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036ca:	e000      	b.n	80036ce <HAL_ADC_Init+0xaa>
 80036cc:	2300      	movs	r3, #0
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	7d1b      	ldrb	r3, [r3, #20]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d119      	bne.n	8003710 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	7b1b      	ldrb	r3, [r3, #12]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d109      	bne.n	80036f8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	3b01      	subs	r3, #1
 80036ea:	035a      	lsls	r2, r3, #13
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036f4:	613b      	str	r3, [r7, #16]
 80036f6:	e00b      	b.n	8003710 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fc:	f043 0220 	orr.w	r2, r3, #32
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003708:	f043 0201 	orr.w	r2, r3, #1
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	430a      	orrs	r2, r1
 8003722:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	4b28      	ldr	r3, [pc, #160]	; (80037cc <HAL_ADC_Init+0x1a8>)
 800372c:	4013      	ands	r3, r2
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6812      	ldr	r2, [r2, #0]
 8003732:	68b9      	ldr	r1, [r7, #8]
 8003734:	430b      	orrs	r3, r1
 8003736:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003740:	d003      	beq.n	800374a <HAL_ADC_Init+0x126>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d104      	bne.n	8003754 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	3b01      	subs	r3, #1
 8003750:	051b      	lsls	r3, r3, #20
 8003752:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	430a      	orrs	r2, r1
 8003766:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	4b18      	ldr	r3, [pc, #96]	; (80037d0 <HAL_ADC_Init+0x1ac>)
 8003770:	4013      	ands	r3, r2
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	429a      	cmp	r2, r3
 8003776:	d10b      	bne.n	8003790 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003782:	f023 0303 	bic.w	r3, r3, #3
 8003786:	f043 0201 	orr.w	r2, r3, #1
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800378e:	e018      	b.n	80037c2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003794:	f023 0312 	bic.w	r3, r3, #18
 8003798:	f043 0210 	orr.w	r2, r3, #16
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037b0:	e007      	b.n	80037c2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b6:	f043 0210 	orr.w	r2, r3, #16
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80037c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	ffe1f7fd 	.word	0xffe1f7fd
 80037d0:	ff1f0efe 	.word	0xff1f0efe

080037d4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037dc:	2300      	movs	r3, #0
 80037de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_ADC_Start+0x1a>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e098      	b.n	8003920 <HAL_ADC_Start+0x14c>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 fba6 	bl	8003f48 <ADC_Enable>
 80037fc:	4603      	mov	r3, r0
 80037fe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003800:	7bfb      	ldrb	r3, [r7, #15]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f040 8087 	bne.w	8003916 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003810:	f023 0301 	bic.w	r3, r3, #1
 8003814:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a41      	ldr	r2, [pc, #260]	; (8003928 <HAL_ADC_Start+0x154>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d105      	bne.n	8003832 <HAL_ADC_Start+0x5e>
 8003826:	4b41      	ldr	r3, [pc, #260]	; (800392c <HAL_ADC_Start+0x158>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d115      	bne.n	800385e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003836:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003848:	2b00      	cmp	r3, #0
 800384a:	d026      	beq.n	800389a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003850:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003854:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800385c:	e01d      	b.n	800389a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003862:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a2f      	ldr	r2, [pc, #188]	; (800392c <HAL_ADC_Start+0x158>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d004      	beq.n	800387e <HAL_ADC_Start+0xaa>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a2b      	ldr	r2, [pc, #172]	; (8003928 <HAL_ADC_Start+0x154>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d10d      	bne.n	800389a <HAL_ADC_Start+0xc6>
 800387e:	4b2b      	ldr	r3, [pc, #172]	; (800392c <HAL_ADC_Start+0x158>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003886:	2b00      	cmp	r3, #0
 8003888:	d007      	beq.n	800389a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003892:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d006      	beq.n	80038b4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038aa:	f023 0206 	bic.w	r2, r3, #6
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80038b2:	e002      	b.n	80038ba <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f06f 0202 	mvn.w	r2, #2
 80038ca:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80038d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80038da:	d113      	bne.n	8003904 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80038e0:	4a11      	ldr	r2, [pc, #68]	; (8003928 <HAL_ADC_Start+0x154>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d105      	bne.n	80038f2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80038e6:	4b11      	ldr	r3, [pc, #68]	; (800392c <HAL_ADC_Start+0x158>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d108      	bne.n	8003904 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003900:	609a      	str	r2, [r3, #8]
 8003902:	e00c      	b.n	800391e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689a      	ldr	r2, [r3, #8]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003912:	609a      	str	r2, [r3, #8]
 8003914:	e003      	b.n	800391e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800391e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3710      	adds	r7, #16
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40012800 	.word	0x40012800
 800392c:	40012400 	.word	0x40012400

08003930 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_ADC_Stop+0x1a>
 8003946:	2302      	movs	r3, #2
 8003948:	e01a      	b.n	8003980 <HAL_ADC_Stop+0x50>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 fb52 	bl	8003ffc <ADC_ConversionStop_Disable>
 8003958:	4603      	mov	r3, r0
 800395a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d109      	bne.n	8003976 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003966:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800396a:	f023 0301 	bic.w	r3, r3, #1
 800396e:	f043 0201 	orr.w	r2, r3, #1
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800397e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b087      	sub	sp, #28
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003996:	2300      	movs	r3, #0
 8003998:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800399a:	2300      	movs	r3, #0
 800399c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800399e:	f7ff fe13 	bl	80035c8 <HAL_GetTick>
 80039a2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00b      	beq.n	80039ca <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b6:	f043 0220 	orr.w	r2, r3, #32
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e0d3      	b.n	8003b72 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d131      	bne.n	8003a3c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039de:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d12a      	bne.n	8003a3c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80039e6:	e021      	b.n	8003a2c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ee:	d01d      	beq.n	8003a2c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d007      	beq.n	8003a06 <HAL_ADC_PollForConversion+0x7e>
 80039f6:	f7ff fde7 	bl	80035c8 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d212      	bcs.n	8003a2c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10b      	bne.n	8003a2c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a18:	f043 0204 	orr.w	r2, r3, #4
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e0a2      	b.n	8003b72 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0d6      	beq.n	80039e8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003a3a:	e070      	b.n	8003b1e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003a3c:	4b4f      	ldr	r3, [pc, #316]	; (8003b7c <HAL_ADC_PollForConversion+0x1f4>)
 8003a3e:	681c      	ldr	r4, [r3, #0]
 8003a40:	2002      	movs	r0, #2
 8003a42:	f002 fd45 	bl	80064d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003a46:	4603      	mov	r3, r0
 8003a48:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6919      	ldr	r1, [r3, #16]
 8003a52:	4b4b      	ldr	r3, [pc, #300]	; (8003b80 <HAL_ADC_PollForConversion+0x1f8>)
 8003a54:	400b      	ands	r3, r1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d118      	bne.n	8003a8c <HAL_ADC_PollForConversion+0x104>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68d9      	ldr	r1, [r3, #12]
 8003a60:	4b48      	ldr	r3, [pc, #288]	; (8003b84 <HAL_ADC_PollForConversion+0x1fc>)
 8003a62:	400b      	ands	r3, r1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d111      	bne.n	8003a8c <HAL_ADC_PollForConversion+0x104>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6919      	ldr	r1, [r3, #16]
 8003a6e:	4b46      	ldr	r3, [pc, #280]	; (8003b88 <HAL_ADC_PollForConversion+0x200>)
 8003a70:	400b      	ands	r3, r1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d108      	bne.n	8003a88 <HAL_ADC_PollForConversion+0x100>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68d9      	ldr	r1, [r3, #12]
 8003a7c:	4b43      	ldr	r3, [pc, #268]	; (8003b8c <HAL_ADC_PollForConversion+0x204>)
 8003a7e:	400b      	ands	r3, r1
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_ADC_PollForConversion+0x100>
 8003a84:	2314      	movs	r3, #20
 8003a86:	e020      	b.n	8003aca <HAL_ADC_PollForConversion+0x142>
 8003a88:	2329      	movs	r3, #41	; 0x29
 8003a8a:	e01e      	b.n	8003aca <HAL_ADC_PollForConversion+0x142>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6919      	ldr	r1, [r3, #16]
 8003a92:	4b3d      	ldr	r3, [pc, #244]	; (8003b88 <HAL_ADC_PollForConversion+0x200>)
 8003a94:	400b      	ands	r3, r1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d106      	bne.n	8003aa8 <HAL_ADC_PollForConversion+0x120>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68d9      	ldr	r1, [r3, #12]
 8003aa0:	4b3a      	ldr	r3, [pc, #232]	; (8003b8c <HAL_ADC_PollForConversion+0x204>)
 8003aa2:	400b      	ands	r3, r1
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00d      	beq.n	8003ac4 <HAL_ADC_PollForConversion+0x13c>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6919      	ldr	r1, [r3, #16]
 8003aae:	4b38      	ldr	r3, [pc, #224]	; (8003b90 <HAL_ADC_PollForConversion+0x208>)
 8003ab0:	400b      	ands	r3, r1
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d108      	bne.n	8003ac8 <HAL_ADC_PollForConversion+0x140>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68d9      	ldr	r1, [r3, #12]
 8003abc:	4b34      	ldr	r3, [pc, #208]	; (8003b90 <HAL_ADC_PollForConversion+0x208>)
 8003abe:	400b      	ands	r3, r1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_ADC_PollForConversion+0x140>
 8003ac4:	2354      	movs	r3, #84	; 0x54
 8003ac6:	e000      	b.n	8003aca <HAL_ADC_PollForConversion+0x142>
 8003ac8:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003aca:	fb02 f303 	mul.w	r3, r2, r3
 8003ace:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003ad0:	e021      	b.n	8003b16 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad8:	d01a      	beq.n	8003b10 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d007      	beq.n	8003af0 <HAL_ADC_PollForConversion+0x168>
 8003ae0:	f7ff fd72 	bl	80035c8 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d20f      	bcs.n	8003b10 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d90b      	bls.n	8003b10 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afc:	f043 0204 	orr.w	r2, r3, #4
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e030      	b.n	8003b72 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	3301      	adds	r3, #1
 8003b14:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d8d9      	bhi.n	8003ad2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f06f 0212 	mvn.w	r2, #18
 8003b26:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003b3e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003b42:	d115      	bne.n	8003b70 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d111      	bne.n	8003b70 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d105      	bne.n	8003b70 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b68:	f043 0201 	orr.w	r2, r3, #1
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	371c      	adds	r7, #28
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd90      	pop	{r4, r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	20000010 	.word	0x20000010
 8003b80:	24924924 	.word	0x24924924
 8003b84:	00924924 	.word	0x00924924
 8003b88:	12492492 	.word	0x12492492
 8003b8c:	00492492 	.word	0x00492492
 8003b90:	00249249 	.word	0x00249249

08003b94 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bc80      	pop	{r7}
 8003baa:	4770      	bx	lr

08003bac <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f003 0320 	and.w	r3, r3, #32
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	d140      	bne.n	8003c44 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d139      	bne.n	8003c44 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd4:	f003 0310 	and.w	r3, r3, #16
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d105      	bne.n	8003be8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003bf2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003bf6:	d11d      	bne.n	8003c34 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d119      	bne.n	8003c34 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0220 	bic.w	r2, r2, #32
 8003c0e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d105      	bne.n	8003c34 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2c:	f043 0201 	orr.w	r2, r3, #1
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 f87c 	bl	8003d32 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f06f 0212 	mvn.w	r2, #18
 8003c42:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c4e:	2b80      	cmp	r3, #128	; 0x80
 8003c50:	d14f      	bne.n	8003cf2 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0304 	and.w	r3, r3, #4
 8003c5c:	2b04      	cmp	r3, #4
 8003c5e:	d148      	bne.n	8003cf2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c64:	f003 0310 	and.w	r3, r3, #16
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d105      	bne.n	8003c78 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c70:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003c82:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003c86:	d012      	beq.n	8003cae <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d125      	bne.n	8003ce2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003ca0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003ca4:	d11d      	bne.n	8003ce2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d119      	bne.n	8003ce2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cbc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d105      	bne.n	8003ce2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cda:	f043 0201 	orr.w	r2, r3, #1
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 fa78 	bl	80041d8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f06f 020c 	mvn.w	r2, #12
 8003cf0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cfc:	2b40      	cmp	r3, #64	; 0x40
 8003cfe:	d114      	bne.n	8003d2a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d10d      	bne.n	8003d2a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f812 	bl	8003d44 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f06f 0201 	mvn.w	r2, #1
 8003d28:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003d2a:	bf00      	nop
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bc80      	pop	{r7}
 8003d42:	4770      	bx	lr

08003d44 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bc80      	pop	{r7}
 8003d54:	4770      	bx	lr
	...

08003d58 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d62:	2300      	movs	r3, #0
 8003d64:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <HAL_ADC_ConfigChannel+0x20>
 8003d74:	2302      	movs	r3, #2
 8003d76:	e0dc      	b.n	8003f32 <HAL_ADC_ConfigChannel+0x1da>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2b06      	cmp	r3, #6
 8003d86:	d81c      	bhi.n	8003dc2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	4613      	mov	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	3b05      	subs	r3, #5
 8003d9a:	221f      	movs	r2, #31
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	4019      	ands	r1, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	6818      	ldr	r0, [r3, #0]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4413      	add	r3, r2
 8003db2:	3b05      	subs	r3, #5
 8003db4:	fa00 f203 	lsl.w	r2, r0, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	635a      	str	r2, [r3, #52]	; 0x34
 8003dc0:	e03c      	b.n	8003e3c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b0c      	cmp	r3, #12
 8003dc8:	d81c      	bhi.n	8003e04 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4413      	add	r3, r2
 8003dda:	3b23      	subs	r3, #35	; 0x23
 8003ddc:	221f      	movs	r2, #31
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	43db      	mvns	r3, r3
 8003de4:	4019      	ands	r1, r3
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	4613      	mov	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	4413      	add	r3, r2
 8003df4:	3b23      	subs	r3, #35	; 0x23
 8003df6:	fa00 f203 	lsl.w	r2, r0, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	631a      	str	r2, [r3, #48]	; 0x30
 8003e02:	e01b      	b.n	8003e3c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	4413      	add	r3, r2
 8003e14:	3b41      	subs	r3, #65	; 0x41
 8003e16:	221f      	movs	r2, #31
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	4019      	ands	r1, r3
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	6818      	ldr	r0, [r3, #0]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	4413      	add	r3, r2
 8003e2e:	3b41      	subs	r3, #65	; 0x41
 8003e30:	fa00 f203 	lsl.w	r2, r0, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b09      	cmp	r3, #9
 8003e42:	d91c      	bls.n	8003e7e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68d9      	ldr	r1, [r3, #12]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	4413      	add	r3, r2
 8003e54:	3b1e      	subs	r3, #30
 8003e56:	2207      	movs	r2, #7
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	4019      	ands	r1, r3
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	6898      	ldr	r0, [r3, #8]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	4413      	add	r3, r2
 8003e6e:	3b1e      	subs	r3, #30
 8003e70:	fa00 f203 	lsl.w	r2, r0, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	60da      	str	r2, [r3, #12]
 8003e7c:	e019      	b.n	8003eb2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	6919      	ldr	r1, [r3, #16]
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	4413      	add	r3, r2
 8003e8e:	2207      	movs	r2, #7
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	43db      	mvns	r3, r3
 8003e96:	4019      	ands	r1, r3
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	6898      	ldr	r0, [r3, #8]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	4413      	add	r3, r2
 8003ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2b10      	cmp	r3, #16
 8003eb8:	d003      	beq.n	8003ec2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003ebe:	2b11      	cmp	r3, #17
 8003ec0:	d132      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a1d      	ldr	r2, [pc, #116]	; (8003f3c <HAL_ADC_ConfigChannel+0x1e4>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d125      	bne.n	8003f18 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d126      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689a      	ldr	r2, [r3, #8]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003ee8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2b10      	cmp	r3, #16
 8003ef0:	d11a      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ef2:	4b13      	ldr	r3, [pc, #76]	; (8003f40 <HAL_ADC_ConfigChannel+0x1e8>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a13      	ldr	r2, [pc, #76]	; (8003f44 <HAL_ADC_ConfigChannel+0x1ec>)
 8003ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8003efc:	0c9a      	lsrs	r2, r3, #18
 8003efe:	4613      	mov	r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	4413      	add	r3, r2
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f08:	e002      	b.n	8003f10 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f9      	bne.n	8003f0a <HAL_ADC_ConfigChannel+0x1b2>
 8003f16:	e007      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1c:	f043 0220 	orr.w	r2, r3, #32
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3714      	adds	r7, #20
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr
 8003f3c:	40012400 	.word	0x40012400
 8003f40:	20000010 	.word	0x20000010
 8003f44:	431bde83 	.word	0x431bde83

08003f48 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003f54:	2300      	movs	r3, #0
 8003f56:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d040      	beq.n	8003fe8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f042 0201 	orr.w	r2, r2, #1
 8003f74:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003f76:	4b1f      	ldr	r3, [pc, #124]	; (8003ff4 <ADC_Enable+0xac>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a1f      	ldr	r2, [pc, #124]	; (8003ff8 <ADC_Enable+0xb0>)
 8003f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f80:	0c9b      	lsrs	r3, r3, #18
 8003f82:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003f84:	e002      	b.n	8003f8c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f9      	bne.n	8003f86 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f92:	f7ff fb19 	bl	80035c8 <HAL_GetTick>
 8003f96:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003f98:	e01f      	b.n	8003fda <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f9a:	f7ff fb15 	bl	80035c8 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d918      	bls.n	8003fda <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d011      	beq.n	8003fda <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fba:	f043 0210 	orr.w	r2, r3, #16
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc6:	f043 0201 	orr.w	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e007      	b.n	8003fea <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d1d8      	bne.n	8003f9a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	20000010 	.word	0x20000010
 8003ff8:	431bde83 	.word	0x431bde83

08003ffc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	2b01      	cmp	r3, #1
 8004014:	d12e      	bne.n	8004074 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0201 	bic.w	r2, r2, #1
 8004024:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004026:	f7ff facf 	bl	80035c8 <HAL_GetTick>
 800402a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800402c:	e01b      	b.n	8004066 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800402e:	f7ff facb 	bl	80035c8 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d914      	bls.n	8004066 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b01      	cmp	r3, #1
 8004048:	d10d      	bne.n	8004066 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404e:	f043 0210 	orr.w	r2, r3, #16
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800405a:	f043 0201 	orr.w	r2, r3, #1
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e007      	b.n	8004076 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b01      	cmp	r3, #1
 8004072:	d0dc      	beq.n	800402e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004080:	b590      	push	{r4, r7, lr}
 8004082:	b087      	sub	sp, #28
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004088:	2300      	movs	r3, #0
 800408a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004096:	2b01      	cmp	r3, #1
 8004098:	d101      	bne.n	800409e <HAL_ADCEx_Calibration_Start+0x1e>
 800409a:	2302      	movs	r3, #2
 800409c:	e095      	b.n	80041ca <HAL_ADCEx_Calibration_Start+0x14a>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff ffa8 	bl	8003ffc <ADC_ConversionStop_Disable>
 80040ac:	4603      	mov	r3, r0
 80040ae:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80040b0:	7dfb      	ldrb	r3, [r7, #23]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f040 8084 	bne.w	80041c0 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80040c0:	f023 0302 	bic.w	r3, r3, #2
 80040c4:	f043 0202 	orr.w	r2, r3, #2
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80040cc:	4b41      	ldr	r3, [pc, #260]	; (80041d4 <HAL_ADCEx_Calibration_Start+0x154>)
 80040ce:	681c      	ldr	r4, [r3, #0]
 80040d0:	2002      	movs	r0, #2
 80040d2:	f002 f9fd 	bl	80064d0 <HAL_RCCEx_GetPeriphCLKFreq>
 80040d6:	4603      	mov	r3, r0
 80040d8:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80040dc:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80040de:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80040e0:	e002      	b.n	80040e8 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	3b01      	subs	r3, #1
 80040e6:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f9      	bne.n	80040e2 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7ff ff2a 	bl	8003f48 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0208 	orr.w	r2, r2, #8
 8004102:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004104:	f7ff fa60 	bl	80035c8 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800410a:	e01b      	b.n	8004144 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800410c:	f7ff fa5c 	bl	80035c8 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b0a      	cmp	r3, #10
 8004118:	d914      	bls.n	8004144 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	2b00      	cmp	r3, #0
 8004126:	d00d      	beq.n	8004144 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412c:	f023 0312 	bic.w	r3, r3, #18
 8004130:	f043 0210 	orr.w	r2, r3, #16
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e042      	b.n	80041ca <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 0308 	and.w	r3, r3, #8
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1dc      	bne.n	800410c <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689a      	ldr	r2, [r3, #8]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f042 0204 	orr.w	r2, r2, #4
 8004160:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004162:	f7ff fa31 	bl	80035c8 <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004168:	e01b      	b.n	80041a2 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800416a:	f7ff fa2d 	bl	80035c8 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b0a      	cmp	r3, #10
 8004176:	d914      	bls.n	80041a2 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00d      	beq.n	80041a2 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800418a:	f023 0312 	bic.w	r3, r3, #18
 800418e:	f043 0210 	orr.w	r2, r3, #16
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e013      	b.n	80041ca <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1dc      	bne.n	800416a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b4:	f023 0303 	bic.w	r3, r3, #3
 80041b8:	f043 0201 	orr.w	r2, r3, #1
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	371c      	adds	r7, #28
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd90      	pop	{r4, r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20000010 	.word	0x20000010

080041d8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr
	...

080041ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041fc:	4b0c      	ldr	r3, [pc, #48]	; (8004230 <__NVIC_SetPriorityGrouping+0x44>)
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004208:	4013      	ands	r3, r2
 800420a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004214:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004218:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800421c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800421e:	4a04      	ldr	r2, [pc, #16]	; (8004230 <__NVIC_SetPriorityGrouping+0x44>)
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	60d3      	str	r3, [r2, #12]
}
 8004224:	bf00      	nop
 8004226:	3714      	adds	r7, #20
 8004228:	46bd      	mov	sp, r7
 800422a:	bc80      	pop	{r7}
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	e000ed00 	.word	0xe000ed00

08004234 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004238:	4b04      	ldr	r3, [pc, #16]	; (800424c <__NVIC_GetPriorityGrouping+0x18>)
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	0a1b      	lsrs	r3, r3, #8
 800423e:	f003 0307 	and.w	r3, r3, #7
}
 8004242:	4618      	mov	r0, r3
 8004244:	46bd      	mov	sp, r7
 8004246:	bc80      	pop	{r7}
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	e000ed00 	.word	0xe000ed00

08004250 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	4603      	mov	r3, r0
 8004258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800425a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425e:	2b00      	cmp	r3, #0
 8004260:	db0b      	blt.n	800427a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	f003 021f 	and.w	r2, r3, #31
 8004268:	4906      	ldr	r1, [pc, #24]	; (8004284 <__NVIC_EnableIRQ+0x34>)
 800426a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800426e:	095b      	lsrs	r3, r3, #5
 8004270:	2001      	movs	r0, #1
 8004272:	fa00 f202 	lsl.w	r2, r0, r2
 8004276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	bc80      	pop	{r7}
 8004282:	4770      	bx	lr
 8004284:	e000e100 	.word	0xe000e100

08004288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	4603      	mov	r3, r0
 8004290:	6039      	str	r1, [r7, #0]
 8004292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004298:	2b00      	cmp	r3, #0
 800429a:	db0a      	blt.n	80042b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	490c      	ldr	r1, [pc, #48]	; (80042d4 <__NVIC_SetPriority+0x4c>)
 80042a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a6:	0112      	lsls	r2, r2, #4
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	440b      	add	r3, r1
 80042ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042b0:	e00a      	b.n	80042c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	4908      	ldr	r1, [pc, #32]	; (80042d8 <__NVIC_SetPriority+0x50>)
 80042b8:	79fb      	ldrb	r3, [r7, #7]
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	3b04      	subs	r3, #4
 80042c0:	0112      	lsls	r2, r2, #4
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	440b      	add	r3, r1
 80042c6:	761a      	strb	r2, [r3, #24]
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bc80      	pop	{r7}
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	e000e100 	.word	0xe000e100
 80042d8:	e000ed00 	.word	0xe000ed00

080042dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042dc:	b480      	push	{r7}
 80042de:	b089      	sub	sp, #36	; 0x24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f003 0307 	and.w	r3, r3, #7
 80042ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	f1c3 0307 	rsb	r3, r3, #7
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	bf28      	it	cs
 80042fa:	2304      	movcs	r3, #4
 80042fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	3304      	adds	r3, #4
 8004302:	2b06      	cmp	r3, #6
 8004304:	d902      	bls.n	800430c <NVIC_EncodePriority+0x30>
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	3b03      	subs	r3, #3
 800430a:	e000      	b.n	800430e <NVIC_EncodePriority+0x32>
 800430c:	2300      	movs	r3, #0
 800430e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004310:	f04f 32ff 	mov.w	r2, #4294967295
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	fa02 f303 	lsl.w	r3, r2, r3
 800431a:	43da      	mvns	r2, r3
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	401a      	ands	r2, r3
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004324:	f04f 31ff 	mov.w	r1, #4294967295
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	fa01 f303 	lsl.w	r3, r1, r3
 800432e:	43d9      	mvns	r1, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004334:	4313      	orrs	r3, r2
         );
}
 8004336:	4618      	mov	r0, r3
 8004338:	3724      	adds	r7, #36	; 0x24
 800433a:	46bd      	mov	sp, r7
 800433c:	bc80      	pop	{r7}
 800433e:	4770      	bx	lr

08004340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	3b01      	subs	r3, #1
 800434c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004350:	d301      	bcc.n	8004356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004352:	2301      	movs	r3, #1
 8004354:	e00f      	b.n	8004376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004356:	4a0a      	ldr	r2, [pc, #40]	; (8004380 <SysTick_Config+0x40>)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	3b01      	subs	r3, #1
 800435c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800435e:	210f      	movs	r1, #15
 8004360:	f04f 30ff 	mov.w	r0, #4294967295
 8004364:	f7ff ff90 	bl	8004288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004368:	4b05      	ldr	r3, [pc, #20]	; (8004380 <SysTick_Config+0x40>)
 800436a:	2200      	movs	r2, #0
 800436c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800436e:	4b04      	ldr	r3, [pc, #16]	; (8004380 <SysTick_Config+0x40>)
 8004370:	2207      	movs	r2, #7
 8004372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	e000e010 	.word	0xe000e010

08004384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f7ff ff2d 	bl	80041ec <__NVIC_SetPriorityGrouping>
}
 8004392:	bf00      	nop
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800439a:	b580      	push	{r7, lr}
 800439c:	b086      	sub	sp, #24
 800439e:	af00      	add	r7, sp, #0
 80043a0:	4603      	mov	r3, r0
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	607a      	str	r2, [r7, #4]
 80043a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043ac:	f7ff ff42 	bl	8004234 <__NVIC_GetPriorityGrouping>
 80043b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	68b9      	ldr	r1, [r7, #8]
 80043b6:	6978      	ldr	r0, [r7, #20]
 80043b8:	f7ff ff90 	bl	80042dc <NVIC_EncodePriority>
 80043bc:	4602      	mov	r2, r0
 80043be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043c2:	4611      	mov	r1, r2
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff ff5f 	bl	8004288 <__NVIC_SetPriority>
}
 80043ca:	bf00      	nop
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b082      	sub	sp, #8
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	4603      	mov	r3, r0
 80043da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7ff ff35 	bl	8004250 <__NVIC_EnableIRQ>
}
 80043e6:	bf00      	nop
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b082      	sub	sp, #8
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7ff ffa2 	bl	8004340 <SysTick_Config>
 80043fc:	4603      	mov	r3, r0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004406:	b480      	push	{r7}
 8004408:	b085      	sub	sp, #20
 800440a:	af00      	add	r7, sp, #0
 800440c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004418:	2b02      	cmp	r3, #2
 800441a:	d008      	beq.n	800442e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2204      	movs	r2, #4
 8004420:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e020      	b.n	8004470 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 020e 	bic.w	r2, r2, #14
 800443c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0201 	bic.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004456:	2101      	movs	r1, #1
 8004458:	fa01 f202 	lsl.w	r2, r1, r2
 800445c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800446e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr
	...

0800447c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800448e:	2b02      	cmp	r3, #2
 8004490:	d005      	beq.n	800449e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2204      	movs	r2, #4
 8004496:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	73fb      	strb	r3, [r7, #15]
 800449c:	e051      	b.n	8004542 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 020e 	bic.w	r2, r2, #14
 80044ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 0201 	bic.w	r2, r2, #1
 80044bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a22      	ldr	r2, [pc, #136]	; (800454c <HAL_DMA_Abort_IT+0xd0>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d029      	beq.n	800451c <HAL_DMA_Abort_IT+0xa0>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a20      	ldr	r2, [pc, #128]	; (8004550 <HAL_DMA_Abort_IT+0xd4>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d022      	beq.n	8004518 <HAL_DMA_Abort_IT+0x9c>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a1f      	ldr	r2, [pc, #124]	; (8004554 <HAL_DMA_Abort_IT+0xd8>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d01a      	beq.n	8004512 <HAL_DMA_Abort_IT+0x96>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a1d      	ldr	r2, [pc, #116]	; (8004558 <HAL_DMA_Abort_IT+0xdc>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d012      	beq.n	800450c <HAL_DMA_Abort_IT+0x90>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a1c      	ldr	r2, [pc, #112]	; (800455c <HAL_DMA_Abort_IT+0xe0>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d00a      	beq.n	8004506 <HAL_DMA_Abort_IT+0x8a>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a1a      	ldr	r2, [pc, #104]	; (8004560 <HAL_DMA_Abort_IT+0xe4>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d102      	bne.n	8004500 <HAL_DMA_Abort_IT+0x84>
 80044fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80044fe:	e00e      	b.n	800451e <HAL_DMA_Abort_IT+0xa2>
 8004500:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004504:	e00b      	b.n	800451e <HAL_DMA_Abort_IT+0xa2>
 8004506:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800450a:	e008      	b.n	800451e <HAL_DMA_Abort_IT+0xa2>
 800450c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004510:	e005      	b.n	800451e <HAL_DMA_Abort_IT+0xa2>
 8004512:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004516:	e002      	b.n	800451e <HAL_DMA_Abort_IT+0xa2>
 8004518:	2310      	movs	r3, #16
 800451a:	e000      	b.n	800451e <HAL_DMA_Abort_IT+0xa2>
 800451c:	2301      	movs	r3, #1
 800451e:	4a11      	ldr	r2, [pc, #68]	; (8004564 <HAL_DMA_Abort_IT+0xe8>)
 8004520:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	4798      	blx	r3
    } 
  }
  return status;
 8004542:	7bfb      	ldrb	r3, [r7, #15]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40020008 	.word	0x40020008
 8004550:	4002001c 	.word	0x4002001c
 8004554:	40020030 	.word	0x40020030
 8004558:	40020044 	.word	0x40020044
 800455c:	40020058 	.word	0x40020058
 8004560:	4002006c 	.word	0x4002006c
 8004564:	40020000 	.word	0x40020000

08004568 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004568:	b480      	push	{r7}
 800456a:	b08b      	sub	sp, #44	; 0x2c
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004572:	2300      	movs	r3, #0
 8004574:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004576:	2300      	movs	r3, #0
 8004578:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800457a:	e169      	b.n	8004850 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800457c:	2201      	movs	r2, #1
 800457e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	69fa      	ldr	r2, [r7, #28]
 800458c:	4013      	ands	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	429a      	cmp	r2, r3
 8004596:	f040 8158 	bne.w	800484a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	4a9a      	ldr	r2, [pc, #616]	; (8004808 <HAL_GPIO_Init+0x2a0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d05e      	beq.n	8004662 <HAL_GPIO_Init+0xfa>
 80045a4:	4a98      	ldr	r2, [pc, #608]	; (8004808 <HAL_GPIO_Init+0x2a0>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d875      	bhi.n	8004696 <HAL_GPIO_Init+0x12e>
 80045aa:	4a98      	ldr	r2, [pc, #608]	; (800480c <HAL_GPIO_Init+0x2a4>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d058      	beq.n	8004662 <HAL_GPIO_Init+0xfa>
 80045b0:	4a96      	ldr	r2, [pc, #600]	; (800480c <HAL_GPIO_Init+0x2a4>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d86f      	bhi.n	8004696 <HAL_GPIO_Init+0x12e>
 80045b6:	4a96      	ldr	r2, [pc, #600]	; (8004810 <HAL_GPIO_Init+0x2a8>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d052      	beq.n	8004662 <HAL_GPIO_Init+0xfa>
 80045bc:	4a94      	ldr	r2, [pc, #592]	; (8004810 <HAL_GPIO_Init+0x2a8>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d869      	bhi.n	8004696 <HAL_GPIO_Init+0x12e>
 80045c2:	4a94      	ldr	r2, [pc, #592]	; (8004814 <HAL_GPIO_Init+0x2ac>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d04c      	beq.n	8004662 <HAL_GPIO_Init+0xfa>
 80045c8:	4a92      	ldr	r2, [pc, #584]	; (8004814 <HAL_GPIO_Init+0x2ac>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d863      	bhi.n	8004696 <HAL_GPIO_Init+0x12e>
 80045ce:	4a92      	ldr	r2, [pc, #584]	; (8004818 <HAL_GPIO_Init+0x2b0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d046      	beq.n	8004662 <HAL_GPIO_Init+0xfa>
 80045d4:	4a90      	ldr	r2, [pc, #576]	; (8004818 <HAL_GPIO_Init+0x2b0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d85d      	bhi.n	8004696 <HAL_GPIO_Init+0x12e>
 80045da:	2b12      	cmp	r3, #18
 80045dc:	d82a      	bhi.n	8004634 <HAL_GPIO_Init+0xcc>
 80045de:	2b12      	cmp	r3, #18
 80045e0:	d859      	bhi.n	8004696 <HAL_GPIO_Init+0x12e>
 80045e2:	a201      	add	r2, pc, #4	; (adr r2, 80045e8 <HAL_GPIO_Init+0x80>)
 80045e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e8:	08004663 	.word	0x08004663
 80045ec:	0800463d 	.word	0x0800463d
 80045f0:	0800464f 	.word	0x0800464f
 80045f4:	08004691 	.word	0x08004691
 80045f8:	08004697 	.word	0x08004697
 80045fc:	08004697 	.word	0x08004697
 8004600:	08004697 	.word	0x08004697
 8004604:	08004697 	.word	0x08004697
 8004608:	08004697 	.word	0x08004697
 800460c:	08004697 	.word	0x08004697
 8004610:	08004697 	.word	0x08004697
 8004614:	08004697 	.word	0x08004697
 8004618:	08004697 	.word	0x08004697
 800461c:	08004697 	.word	0x08004697
 8004620:	08004697 	.word	0x08004697
 8004624:	08004697 	.word	0x08004697
 8004628:	08004697 	.word	0x08004697
 800462c:	08004645 	.word	0x08004645
 8004630:	08004659 	.word	0x08004659
 8004634:	4a79      	ldr	r2, [pc, #484]	; (800481c <HAL_GPIO_Init+0x2b4>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d013      	beq.n	8004662 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800463a:	e02c      	b.n	8004696 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	623b      	str	r3, [r7, #32]
          break;
 8004642:	e029      	b.n	8004698 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	3304      	adds	r3, #4
 800464a:	623b      	str	r3, [r7, #32]
          break;
 800464c:	e024      	b.n	8004698 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	3308      	adds	r3, #8
 8004654:	623b      	str	r3, [r7, #32]
          break;
 8004656:	e01f      	b.n	8004698 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	330c      	adds	r3, #12
 800465e:	623b      	str	r3, [r7, #32]
          break;
 8004660:	e01a      	b.n	8004698 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d102      	bne.n	8004670 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800466a:	2304      	movs	r3, #4
 800466c:	623b      	str	r3, [r7, #32]
          break;
 800466e:	e013      	b.n	8004698 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d105      	bne.n	8004684 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004678:	2308      	movs	r3, #8
 800467a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	69fa      	ldr	r2, [r7, #28]
 8004680:	611a      	str	r2, [r3, #16]
          break;
 8004682:	e009      	b.n	8004698 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004684:	2308      	movs	r3, #8
 8004686:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69fa      	ldr	r2, [r7, #28]
 800468c:	615a      	str	r2, [r3, #20]
          break;
 800468e:	e003      	b.n	8004698 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004690:	2300      	movs	r3, #0
 8004692:	623b      	str	r3, [r7, #32]
          break;
 8004694:	e000      	b.n	8004698 <HAL_GPIO_Init+0x130>
          break;
 8004696:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	2bff      	cmp	r3, #255	; 0xff
 800469c:	d801      	bhi.n	80046a2 <HAL_GPIO_Init+0x13a>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	e001      	b.n	80046a6 <HAL_GPIO_Init+0x13e>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3304      	adds	r3, #4
 80046a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	2bff      	cmp	r3, #255	; 0xff
 80046ac:	d802      	bhi.n	80046b4 <HAL_GPIO_Init+0x14c>
 80046ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	e002      	b.n	80046ba <HAL_GPIO_Init+0x152>
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	3b08      	subs	r3, #8
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	210f      	movs	r1, #15
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	fa01 f303 	lsl.w	r3, r1, r3
 80046c8:	43db      	mvns	r3, r3
 80046ca:	401a      	ands	r2, r3
 80046cc:	6a39      	ldr	r1, [r7, #32]
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	fa01 f303 	lsl.w	r3, r1, r3
 80046d4:	431a      	orrs	r2, r3
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f000 80b1 	beq.w	800484a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80046e8:	4b4d      	ldr	r3, [pc, #308]	; (8004820 <HAL_GPIO_Init+0x2b8>)
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	4a4c      	ldr	r2, [pc, #304]	; (8004820 <HAL_GPIO_Init+0x2b8>)
 80046ee:	f043 0301 	orr.w	r3, r3, #1
 80046f2:	6193      	str	r3, [r2, #24]
 80046f4:	4b4a      	ldr	r3, [pc, #296]	; (8004820 <HAL_GPIO_Init+0x2b8>)
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	f003 0301 	and.w	r3, r3, #1
 80046fc:	60bb      	str	r3, [r7, #8]
 80046fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004700:	4a48      	ldr	r2, [pc, #288]	; (8004824 <HAL_GPIO_Init+0x2bc>)
 8004702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004704:	089b      	lsrs	r3, r3, #2
 8004706:	3302      	adds	r3, #2
 8004708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800470c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800470e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004710:	f003 0303 	and.w	r3, r3, #3
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	220f      	movs	r2, #15
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	43db      	mvns	r3, r3
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	4013      	ands	r3, r2
 8004722:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a40      	ldr	r2, [pc, #256]	; (8004828 <HAL_GPIO_Init+0x2c0>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d013      	beq.n	8004754 <HAL_GPIO_Init+0x1ec>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a3f      	ldr	r2, [pc, #252]	; (800482c <HAL_GPIO_Init+0x2c4>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d00d      	beq.n	8004750 <HAL_GPIO_Init+0x1e8>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a3e      	ldr	r2, [pc, #248]	; (8004830 <HAL_GPIO_Init+0x2c8>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d007      	beq.n	800474c <HAL_GPIO_Init+0x1e4>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a3d      	ldr	r2, [pc, #244]	; (8004834 <HAL_GPIO_Init+0x2cc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d101      	bne.n	8004748 <HAL_GPIO_Init+0x1e0>
 8004744:	2303      	movs	r3, #3
 8004746:	e006      	b.n	8004756 <HAL_GPIO_Init+0x1ee>
 8004748:	2304      	movs	r3, #4
 800474a:	e004      	b.n	8004756 <HAL_GPIO_Init+0x1ee>
 800474c:	2302      	movs	r3, #2
 800474e:	e002      	b.n	8004756 <HAL_GPIO_Init+0x1ee>
 8004750:	2301      	movs	r3, #1
 8004752:	e000      	b.n	8004756 <HAL_GPIO_Init+0x1ee>
 8004754:	2300      	movs	r3, #0
 8004756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004758:	f002 0203 	and.w	r2, r2, #3
 800475c:	0092      	lsls	r2, r2, #2
 800475e:	4093      	lsls	r3, r2
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004766:	492f      	ldr	r1, [pc, #188]	; (8004824 <HAL_GPIO_Init+0x2bc>)
 8004768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476a:	089b      	lsrs	r3, r3, #2
 800476c:	3302      	adds	r3, #2
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d006      	beq.n	800478e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004780:	4b2d      	ldr	r3, [pc, #180]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	492c      	ldr	r1, [pc, #176]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	4313      	orrs	r3, r2
 800478a:	600b      	str	r3, [r1, #0]
 800478c:	e006      	b.n	800479c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800478e:	4b2a      	ldr	r3, [pc, #168]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	43db      	mvns	r3, r3
 8004796:	4928      	ldr	r1, [pc, #160]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 8004798:	4013      	ands	r3, r2
 800479a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d006      	beq.n	80047b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80047a8:	4b23      	ldr	r3, [pc, #140]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	4922      	ldr	r1, [pc, #136]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	604b      	str	r3, [r1, #4]
 80047b4:	e006      	b.n	80047c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80047b6:	4b20      	ldr	r3, [pc, #128]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	43db      	mvns	r3, r3
 80047be:	491e      	ldr	r1, [pc, #120]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047c0:	4013      	ands	r3, r2
 80047c2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d006      	beq.n	80047de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80047d0:	4b19      	ldr	r3, [pc, #100]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	4918      	ldr	r1, [pc, #96]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	4313      	orrs	r3, r2
 80047da:	608b      	str	r3, [r1, #8]
 80047dc:	e006      	b.n	80047ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80047de:	4b16      	ldr	r3, [pc, #88]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	43db      	mvns	r3, r3
 80047e6:	4914      	ldr	r1, [pc, #80]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d021      	beq.n	800483c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80047f8:	4b0f      	ldr	r3, [pc, #60]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047fa:	68da      	ldr	r2, [r3, #12]
 80047fc:	490e      	ldr	r1, [pc, #56]	; (8004838 <HAL_GPIO_Init+0x2d0>)
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	4313      	orrs	r3, r2
 8004802:	60cb      	str	r3, [r1, #12]
 8004804:	e021      	b.n	800484a <HAL_GPIO_Init+0x2e2>
 8004806:	bf00      	nop
 8004808:	10320000 	.word	0x10320000
 800480c:	10310000 	.word	0x10310000
 8004810:	10220000 	.word	0x10220000
 8004814:	10210000 	.word	0x10210000
 8004818:	10120000 	.word	0x10120000
 800481c:	10110000 	.word	0x10110000
 8004820:	40021000 	.word	0x40021000
 8004824:	40010000 	.word	0x40010000
 8004828:	40010800 	.word	0x40010800
 800482c:	40010c00 	.word	0x40010c00
 8004830:	40011000 	.word	0x40011000
 8004834:	40011400 	.word	0x40011400
 8004838:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800483c:	4b0b      	ldr	r3, [pc, #44]	; (800486c <HAL_GPIO_Init+0x304>)
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	43db      	mvns	r3, r3
 8004844:	4909      	ldr	r1, [pc, #36]	; (800486c <HAL_GPIO_Init+0x304>)
 8004846:	4013      	ands	r3, r2
 8004848:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800484a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484c:	3301      	adds	r3, #1
 800484e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004856:	fa22 f303 	lsr.w	r3, r2, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	f47f ae8e 	bne.w	800457c <HAL_GPIO_Init+0x14>
  }
}
 8004860:	bf00      	nop
 8004862:	bf00      	nop
 8004864:	372c      	adds	r7, #44	; 0x2c
 8004866:	46bd      	mov	sp, r7
 8004868:	bc80      	pop	{r7}
 800486a:	4770      	bx	lr
 800486c:	40010400 	.word	0x40010400

08004870 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	460b      	mov	r3, r1
 800487a:	807b      	strh	r3, [r7, #2]
 800487c:	4613      	mov	r3, r2
 800487e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004880:	787b      	ldrb	r3, [r7, #1]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004886:	887a      	ldrh	r2, [r7, #2]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800488c:	e003      	b.n	8004896 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800488e:	887b      	ldrh	r3, [r7, #2]
 8004890:	041a      	lsls	r2, r3, #16
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	611a      	str	r2, [r3, #16]
}
 8004896:	bf00      	nop
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr

080048a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	460b      	mov	r3, r1
 80048aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80048b2:	887a      	ldrh	r2, [r7, #2]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	4013      	ands	r3, r2
 80048b8:	041a      	lsls	r2, r3, #16
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	43d9      	mvns	r1, r3
 80048be:	887b      	ldrh	r3, [r7, #2]
 80048c0:	400b      	ands	r3, r1
 80048c2:	431a      	orrs	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	611a      	str	r2, [r3, #16]
}
 80048c8:	bf00      	nop
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr
	...

080048d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e12b      	b.n	8004b3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d106      	bne.n	8004900 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7fc f82c 	bl	8000958 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2224      	movs	r2, #36	; 0x24
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0201 	bic.w	r2, r2, #1
 8004916:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004926:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004936:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004938:	f001 fcce 	bl	80062d8 <HAL_RCC_GetPCLK1Freq>
 800493c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	4a81      	ldr	r2, [pc, #516]	; (8004b48 <HAL_I2C_Init+0x274>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d807      	bhi.n	8004958 <HAL_I2C_Init+0x84>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	4a80      	ldr	r2, [pc, #512]	; (8004b4c <HAL_I2C_Init+0x278>)
 800494c:	4293      	cmp	r3, r2
 800494e:	bf94      	ite	ls
 8004950:	2301      	movls	r3, #1
 8004952:	2300      	movhi	r3, #0
 8004954:	b2db      	uxtb	r3, r3
 8004956:	e006      	b.n	8004966 <HAL_I2C_Init+0x92>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4a7d      	ldr	r2, [pc, #500]	; (8004b50 <HAL_I2C_Init+0x27c>)
 800495c:	4293      	cmp	r3, r2
 800495e:	bf94      	ite	ls
 8004960:	2301      	movls	r3, #1
 8004962:	2300      	movhi	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e0e7      	b.n	8004b3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	4a78      	ldr	r2, [pc, #480]	; (8004b54 <HAL_I2C_Init+0x280>)
 8004972:	fba2 2303 	umull	r2, r3, r2, r3
 8004976:	0c9b      	lsrs	r3, r3, #18
 8004978:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	4a6a      	ldr	r2, [pc, #424]	; (8004b48 <HAL_I2C_Init+0x274>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d802      	bhi.n	80049a8 <HAL_I2C_Init+0xd4>
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	3301      	adds	r3, #1
 80049a6:	e009      	b.n	80049bc <HAL_I2C_Init+0xe8>
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80049ae:	fb02 f303 	mul.w	r3, r2, r3
 80049b2:	4a69      	ldr	r2, [pc, #420]	; (8004b58 <HAL_I2C_Init+0x284>)
 80049b4:	fba2 2303 	umull	r2, r3, r2, r3
 80049b8:	099b      	lsrs	r3, r3, #6
 80049ba:	3301      	adds	r3, #1
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	6812      	ldr	r2, [r2, #0]
 80049c0:	430b      	orrs	r3, r1
 80049c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80049ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	495c      	ldr	r1, [pc, #368]	; (8004b48 <HAL_I2C_Init+0x274>)
 80049d8:	428b      	cmp	r3, r1
 80049da:	d819      	bhi.n	8004a10 <HAL_I2C_Init+0x13c>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	1e59      	subs	r1, r3, #1
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80049ea:	1c59      	adds	r1, r3, #1
 80049ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80049f0:	400b      	ands	r3, r1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00a      	beq.n	8004a0c <HAL_I2C_Init+0x138>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	1e59      	subs	r1, r3, #1
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	005b      	lsls	r3, r3, #1
 8004a00:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a04:	3301      	adds	r3, #1
 8004a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a0a:	e051      	b.n	8004ab0 <HAL_I2C_Init+0x1dc>
 8004a0c:	2304      	movs	r3, #4
 8004a0e:	e04f      	b.n	8004ab0 <HAL_I2C_Init+0x1dc>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d111      	bne.n	8004a3c <HAL_I2C_Init+0x168>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	1e58      	subs	r0, r3, #1
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6859      	ldr	r1, [r3, #4]
 8004a20:	460b      	mov	r3, r1
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	440b      	add	r3, r1
 8004a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	bf0c      	ite	eq
 8004a34:	2301      	moveq	r3, #1
 8004a36:	2300      	movne	r3, #0
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	e012      	b.n	8004a62 <HAL_I2C_Init+0x18e>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	1e58      	subs	r0, r3, #1
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6859      	ldr	r1, [r3, #4]
 8004a44:	460b      	mov	r3, r1
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	440b      	add	r3, r1
 8004a4a:	0099      	lsls	r1, r3, #2
 8004a4c:	440b      	add	r3, r1
 8004a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a52:	3301      	adds	r3, #1
 8004a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf0c      	ite	eq
 8004a5c:	2301      	moveq	r3, #1
 8004a5e:	2300      	movne	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <HAL_I2C_Init+0x196>
 8004a66:	2301      	movs	r3, #1
 8004a68:	e022      	b.n	8004ab0 <HAL_I2C_Init+0x1dc>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10e      	bne.n	8004a90 <HAL_I2C_Init+0x1bc>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	1e58      	subs	r0, r3, #1
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6859      	ldr	r1, [r3, #4]
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	440b      	add	r3, r1
 8004a80:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a84:	3301      	adds	r3, #1
 8004a86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a8e:	e00f      	b.n	8004ab0 <HAL_I2C_Init+0x1dc>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	1e58      	subs	r0, r3, #1
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6859      	ldr	r1, [r3, #4]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	0099      	lsls	r1, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ab0:	6879      	ldr	r1, [r7, #4]
 8004ab2:	6809      	ldr	r1, [r1, #0]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69da      	ldr	r2, [r3, #28]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	431a      	orrs	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004ade:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	6911      	ldr	r1, [r2, #16]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	68d2      	ldr	r2, [r2, #12]
 8004aea:	4311      	orrs	r1, r2
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	6812      	ldr	r2, [r2, #0]
 8004af0:	430b      	orrs	r3, r1
 8004af2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695a      	ldr	r2, [r3, #20]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	431a      	orrs	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0201 	orr.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3710      	adds	r7, #16
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	000186a0 	.word	0x000186a0
 8004b4c:	001e847f 	.word	0x001e847f
 8004b50:	003d08ff 	.word	0x003d08ff
 8004b54:	431bde83 	.word	0x431bde83
 8004b58:	10624dd3 	.word	0x10624dd3

08004b5c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b088      	sub	sp, #32
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	4608      	mov	r0, r1
 8004b66:	4611      	mov	r1, r2
 8004b68:	461a      	mov	r2, r3
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	817b      	strh	r3, [r7, #10]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	813b      	strh	r3, [r7, #8]
 8004b72:	4613      	mov	r3, r2
 8004b74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b76:	f7fe fd27 	bl	80035c8 <HAL_GetTick>
 8004b7a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b20      	cmp	r3, #32
 8004b86:	f040 80d9 	bne.w	8004d3c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	2319      	movs	r3, #25
 8004b90:	2201      	movs	r2, #1
 8004b92:	496d      	ldr	r1, [pc, #436]	; (8004d48 <HAL_I2C_Mem_Write+0x1ec>)
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 fdef 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d001      	beq.n	8004ba4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	e0cc      	b.n	8004d3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d101      	bne.n	8004bb2 <HAL_I2C_Mem_Write+0x56>
 8004bae:	2302      	movs	r3, #2
 8004bb0:	e0c5      	b.n	8004d3e <HAL_I2C_Mem_Write+0x1e2>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d007      	beq.n	8004bd8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0201 	orr.w	r2, r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004be6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2221      	movs	r2, #33	; 0x21
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2240      	movs	r2, #64	; 0x40
 8004bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a3a      	ldr	r2, [r7, #32]
 8004c02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004c08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	4a4d      	ldr	r2, [pc, #308]	; (8004d4c <HAL_I2C_Mem_Write+0x1f0>)
 8004c18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c1a:	88f8      	ldrh	r0, [r7, #6]
 8004c1c:	893a      	ldrh	r2, [r7, #8]
 8004c1e:	8979      	ldrh	r1, [r7, #10]
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	9301      	str	r3, [sp, #4]
 8004c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	4603      	mov	r3, r0
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 fc26 	bl	800547c <I2C_RequestMemoryWrite>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d052      	beq.n	8004cdc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e081      	b.n	8004d3e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 fe70 	bl	8005924 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00d      	beq.n	8004c66 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d107      	bne.n	8004c62 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c60:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e06b      	b.n	8004d3e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6a:	781a      	ldrb	r2, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	1c5a      	adds	r2, r3, #1
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c80:	3b01      	subs	r3, #1
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	f003 0304 	and.w	r3, r3, #4
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d11b      	bne.n	8004cdc <HAL_I2C_Mem_Write+0x180>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d017      	beq.n	8004cdc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb0:	781a      	ldrb	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbc:	1c5a      	adds	r2, r3, #1
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1aa      	bne.n	8004c3a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 fe5c 	bl	80059a6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00d      	beq.n	8004d10 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf8:	2b04      	cmp	r3, #4
 8004cfa:	d107      	bne.n	8004d0c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d0a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e016      	b.n	8004d3e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e000      	b.n	8004d3e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004d3c:	2302      	movs	r3, #2
  }
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3718      	adds	r7, #24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	00100002 	.word	0x00100002
 8004d4c:	ffff0000 	.word	0xffff0000

08004d50 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08c      	sub	sp, #48	; 0x30
 8004d54:	af02      	add	r7, sp, #8
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	4608      	mov	r0, r1
 8004d5a:	4611      	mov	r1, r2
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	4603      	mov	r3, r0
 8004d60:	817b      	strh	r3, [r7, #10]
 8004d62:	460b      	mov	r3, r1
 8004d64:	813b      	strh	r3, [r7, #8]
 8004d66:	4613      	mov	r3, r2
 8004d68:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d6e:	f7fe fc2b 	bl	80035c8 <HAL_GetTick>
 8004d72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	f040 8244 	bne.w	800520a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	2319      	movs	r3, #25
 8004d88:	2201      	movs	r2, #1
 8004d8a:	4982      	ldr	r1, [pc, #520]	; (8004f94 <HAL_I2C_Mem_Read+0x244>)
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 fcf3 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e237      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d101      	bne.n	8004daa <HAL_I2C_Mem_Read+0x5a>
 8004da6:	2302      	movs	r3, #2
 8004da8:	e230      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d007      	beq.n	8004dd0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dde:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2222      	movs	r2, #34	; 0x22
 8004de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2240      	movs	r2, #64	; 0x40
 8004dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dfa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004e00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	4a62      	ldr	r2, [pc, #392]	; (8004f98 <HAL_I2C_Mem_Read+0x248>)
 8004e10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e12:	88f8      	ldrh	r0, [r7, #6]
 8004e14:	893a      	ldrh	r2, [r7, #8]
 8004e16:	8979      	ldrh	r1, [r7, #10]
 8004e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1a:	9301      	str	r3, [sp, #4]
 8004e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e1e:	9300      	str	r3, [sp, #0]
 8004e20:	4603      	mov	r3, r0
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f000 fbc0 	bl	80055a8 <I2C_RequestMemoryRead>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d001      	beq.n	8004e32 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e1ec      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d113      	bne.n	8004e62 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61fb      	str	r3, [r7, #28]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	61fb      	str	r3, [r7, #28]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	61fb      	str	r3, [r7, #28]
 8004e4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e5e:	601a      	str	r2, [r3, #0]
 8004e60:	e1c0      	b.n	80051e4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d11e      	bne.n	8004ea8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e78:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e7a:	b672      	cpsid	i
}
 8004e7c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e7e:	2300      	movs	r3, #0
 8004e80:	61bb      	str	r3, [r7, #24]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	61bb      	str	r3, [r7, #24]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	61bb      	str	r3, [r7, #24]
 8004e92:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ea2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004ea4:	b662      	cpsie	i
}
 8004ea6:	e035      	b.n	8004f14 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d11e      	bne.n	8004eee <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ebe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004ec0:	b672      	cpsid	i
}
 8004ec2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	617b      	str	r3, [r7, #20]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	617b      	str	r3, [r7, #20]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ee8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004eea:	b662      	cpsie	i
}
 8004eec:	e012      	b.n	8004f14 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004efc:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004efe:	2300      	movs	r3, #0
 8004f00:	613b      	str	r3, [r7, #16]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	613b      	str	r3, [r7, #16]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	613b      	str	r3, [r7, #16]
 8004f12:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004f14:	e166      	b.n	80051e4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1a:	2b03      	cmp	r3, #3
 8004f1c:	f200 811f 	bhi.w	800515e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d123      	bne.n	8004f70 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f2c:	68f8      	ldr	r0, [r7, #12]
 8004f2e:	f000 fd7b 	bl	8005a28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d001      	beq.n	8004f3c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e167      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	691a      	ldr	r2, [r3, #16]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f46:	b2d2      	uxtb	r2, r2
 8004f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	1c5a      	adds	r2, r3, #1
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f6e:	e139      	b.n	80051e4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d152      	bne.n	800501e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f7e:	2200      	movs	r2, #0
 8004f80:	4906      	ldr	r1, [pc, #24]	; (8004f9c <HAL_I2C_Mem_Read+0x24c>)
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 fbf8 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d008      	beq.n	8004fa0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e13c      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
 8004f92:	bf00      	nop
 8004f94:	00100002 	.word	0x00100002
 8004f98:	ffff0000 	.word	0xffff0000
 8004f9c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004fa0:	b672      	cpsid	i
}
 8004fa2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691a      	ldr	r2, [r3, #16]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	b2d2      	uxtb	r2, r2
 8004fc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	1c5a      	adds	r2, r3, #1
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004fe6:	b662      	cpsie	i
}
 8004fe8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff4:	b2d2      	uxtb	r2, r2
 8004ff6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffc:	1c5a      	adds	r2, r3, #1
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005006:	3b01      	subs	r3, #1
 8005008:	b29a      	uxth	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005012:	b29b      	uxth	r3, r3
 8005014:	3b01      	subs	r3, #1
 8005016:	b29a      	uxth	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800501c:	e0e2      	b.n	80051e4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800501e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005024:	2200      	movs	r2, #0
 8005026:	497b      	ldr	r1, [pc, #492]	; (8005214 <HAL_I2C_Mem_Read+0x4c4>)
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f000 fba5 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d001      	beq.n	8005038 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e0e9      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005046:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005048:	b672      	cpsid	i
}
 800504a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	691a      	ldr	r2, [r3, #16]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005056:	b2d2      	uxtb	r2, r2
 8005058:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005068:	3b01      	subs	r3, #1
 800506a:	b29a      	uxth	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b01      	subs	r3, #1
 8005078:	b29a      	uxth	r2, r3
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800507e:	4b66      	ldr	r3, [pc, #408]	; (8005218 <HAL_I2C_Mem_Read+0x4c8>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	08db      	lsrs	r3, r3, #3
 8005084:	4a65      	ldr	r2, [pc, #404]	; (800521c <HAL_I2C_Mem_Read+0x4cc>)
 8005086:	fba2 2303 	umull	r2, r3, r2, r3
 800508a:	0a1a      	lsrs	r2, r3, #8
 800508c:	4613      	mov	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	4413      	add	r3, r2
 8005092:	00da      	lsls	r2, r3, #3
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005098:	6a3b      	ldr	r3, [r7, #32]
 800509a:	3b01      	subs	r3, #1
 800509c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d118      	bne.n	80050d6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2220      	movs	r2, #32
 80050ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f043 0220 	orr.w	r2, r3, #32
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80050c6:	b662      	cpsie	i
}
 80050c8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e09a      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	f003 0304 	and.w	r3, r3, #4
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	d1d9      	bne.n	8005098 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	691a      	ldr	r2, [r3, #16]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fe:	b2d2      	uxtb	r2, r2
 8005100:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	1c5a      	adds	r2, r3, #1
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005110:	3b01      	subs	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800511c:	b29b      	uxth	r3, r3
 800511e:	3b01      	subs	r3, #1
 8005120:	b29a      	uxth	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005126:	b662      	cpsie	i
}
 8005128:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	691a      	ldr	r2, [r3, #16]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005134:	b2d2      	uxtb	r2, r2
 8005136:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513c:	1c5a      	adds	r2, r3, #1
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005146:	3b01      	subs	r3, #1
 8005148:	b29a      	uxth	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005152:	b29b      	uxth	r3, r3
 8005154:	3b01      	subs	r3, #1
 8005156:	b29a      	uxth	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800515c:	e042      	b.n	80051e4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800515e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005160:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005162:	68f8      	ldr	r0, [r7, #12]
 8005164:	f000 fc60 	bl	8005a28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d001      	beq.n	8005172 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e04c      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	691a      	ldr	r2, [r3, #16]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	b2d2      	uxtb	r2, r2
 800517e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	1c5a      	adds	r2, r3, #1
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519a:	b29b      	uxth	r3, r3
 800519c:	3b01      	subs	r3, #1
 800519e:	b29a      	uxth	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	f003 0304 	and.w	r3, r3, #4
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d118      	bne.n	80051e4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	691a      	ldr	r2, [r3, #16]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051bc:	b2d2      	uxtb	r2, r2
 80051be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ce:	3b01      	subs	r3, #1
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051da:	b29b      	uxth	r3, r3
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f47f ae94 	bne.w	8004f16 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2220      	movs	r2, #32
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	e000      	b.n	800520c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800520a:	2302      	movs	r3, #2
  }
}
 800520c:	4618      	mov	r0, r3
 800520e:	3728      	adds	r7, #40	; 0x28
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	00010004 	.word	0x00010004
 8005218:	20000010 	.word	0x20000010
 800521c:	14f8b589 	.word	0x14f8b589

08005220 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b08a      	sub	sp, #40	; 0x28
 8005224:	af02      	add	r7, sp, #8
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	607a      	str	r2, [r7, #4]
 800522a:	603b      	str	r3, [r7, #0]
 800522c:	460b      	mov	r3, r1
 800522e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005230:	f7fe f9ca 	bl	80035c8 <HAL_GetTick>
 8005234:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005236:	2301      	movs	r3, #1
 8005238:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b20      	cmp	r3, #32
 8005244:	f040 8111 	bne.w	800546a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	2319      	movs	r3, #25
 800524e:	2201      	movs	r2, #1
 8005250:	4988      	ldr	r1, [pc, #544]	; (8005474 <HAL_I2C_IsDeviceReady+0x254>)
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f000 fa90 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d001      	beq.n	8005262 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800525e:	2302      	movs	r3, #2
 8005260:	e104      	b.n	800546c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005268:	2b01      	cmp	r3, #1
 800526a:	d101      	bne.n	8005270 <HAL_I2C_IsDeviceReady+0x50>
 800526c:	2302      	movs	r3, #2
 800526e:	e0fd      	b.n	800546c <HAL_I2C_IsDeviceReady+0x24c>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b01      	cmp	r3, #1
 8005284:	d007      	beq.n	8005296 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f042 0201 	orr.w	r2, r2, #1
 8005294:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2224      	movs	r2, #36	; 0x24
 80052aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4a70      	ldr	r2, [pc, #448]	; (8005478 <HAL_I2C_IsDeviceReady+0x258>)
 80052b8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052c8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	9300      	str	r3, [sp, #0]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 fa4e 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00d      	beq.n	80052fe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052f0:	d103      	bne.n	80052fa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052f8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e0b6      	b.n	800546c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052fe:	897b      	ldrh	r3, [r7, #10]
 8005300:	b2db      	uxtb	r3, r3
 8005302:	461a      	mov	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800530c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800530e:	f7fe f95b 	bl	80035c8 <HAL_GetTick>
 8005312:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b02      	cmp	r3, #2
 8005320:	bf0c      	ite	eq
 8005322:	2301      	moveq	r3, #1
 8005324:	2300      	movne	r3, #0
 8005326:	b2db      	uxtb	r3, r3
 8005328:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005338:	bf0c      	ite	eq
 800533a:	2301      	moveq	r3, #1
 800533c:	2300      	movne	r3, #0
 800533e:	b2db      	uxtb	r3, r3
 8005340:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005342:	e025      	b.n	8005390 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005344:	f7fe f940 	bl	80035c8 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d302      	bcc.n	800535a <HAL_I2C_IsDeviceReady+0x13a>
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d103      	bne.n	8005362 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	22a0      	movs	r2, #160	; 0xa0
 800535e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b02      	cmp	r3, #2
 800536e:	bf0c      	ite	eq
 8005370:	2301      	moveq	r3, #1
 8005372:	2300      	movne	r3, #0
 8005374:	b2db      	uxtb	r3, r3
 8005376:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005382:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005386:	bf0c      	ite	eq
 8005388:	2301      	moveq	r3, #1
 800538a:	2300      	movne	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2ba0      	cmp	r3, #160	; 0xa0
 800539a:	d005      	beq.n	80053a8 <HAL_I2C_IsDeviceReady+0x188>
 800539c:	7dfb      	ldrb	r3, [r7, #23]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d102      	bne.n	80053a8 <HAL_I2C_IsDeviceReady+0x188>
 80053a2:	7dbb      	ldrb	r3, [r7, #22]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0cd      	beq.n	8005344 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2220      	movs	r2, #32
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d129      	bne.n	8005412 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053cc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ce:	2300      	movs	r3, #0
 80053d0:	613b      	str	r3, [r7, #16]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	613b      	str	r3, [r7, #16]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	699b      	ldr	r3, [r3, #24]
 80053e0:	613b      	str	r3, [r7, #16]
 80053e2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	2319      	movs	r3, #25
 80053ea:	2201      	movs	r2, #1
 80053ec:	4921      	ldr	r1, [pc, #132]	; (8005474 <HAL_I2C_IsDeviceReady+0x254>)
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f000 f9c2 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e036      	b.n	800546c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2220      	movs	r2, #32
 8005402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	e02c      	b.n	800546c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005420:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800542a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	2319      	movs	r3, #25
 8005432:	2201      	movs	r2, #1
 8005434:	490f      	ldr	r1, [pc, #60]	; (8005474 <HAL_I2C_IsDeviceReady+0x254>)
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 f99e 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e012      	b.n	800546c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	3301      	adds	r3, #1
 800544a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	429a      	cmp	r2, r3
 8005452:	f4ff af32 	bcc.w	80052ba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2220      	movs	r2, #32
 800545a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e000      	b.n	800546c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800546a:	2302      	movs	r3, #2
  }
}
 800546c:	4618      	mov	r0, r3
 800546e:	3720      	adds	r7, #32
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	00100002 	.word	0x00100002
 8005478:	ffff0000 	.word	0xffff0000

0800547c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b088      	sub	sp, #32
 8005480:	af02      	add	r7, sp, #8
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	4608      	mov	r0, r1
 8005486:	4611      	mov	r1, r2
 8005488:	461a      	mov	r2, r3
 800548a:	4603      	mov	r3, r0
 800548c:	817b      	strh	r3, [r7, #10]
 800548e:	460b      	mov	r3, r1
 8005490:	813b      	strh	r3, [r7, #8]
 8005492:	4613      	mov	r3, r2
 8005494:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	6a3b      	ldr	r3, [r7, #32]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	f000 f960 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00d      	beq.n	80054da <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054cc:	d103      	bne.n	80054d6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e05f      	b.n	800559a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054da:	897b      	ldrh	r3, [r7, #10]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	461a      	mov	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	6a3a      	ldr	r2, [r7, #32]
 80054ee:	492d      	ldr	r1, [pc, #180]	; (80055a4 <I2C_RequestMemoryWrite+0x128>)
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 f998 	bl	8005826 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e04c      	b.n	800559a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005500:	2300      	movs	r3, #0
 8005502:	617b      	str	r3, [r7, #20]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	617b      	str	r3, [r7, #20]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	617b      	str	r3, [r7, #20]
 8005514:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005518:	6a39      	ldr	r1, [r7, #32]
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 fa02 	bl	8005924 <I2C_WaitOnTXEFlagUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00d      	beq.n	8005542 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552a:	2b04      	cmp	r3, #4
 800552c:	d107      	bne.n	800553e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800553c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e02b      	b.n	800559a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005542:	88fb      	ldrh	r3, [r7, #6]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d105      	bne.n	8005554 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005548:	893b      	ldrh	r3, [r7, #8]
 800554a:	b2da      	uxtb	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	611a      	str	r2, [r3, #16]
 8005552:	e021      	b.n	8005598 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005554:	893b      	ldrh	r3, [r7, #8]
 8005556:	0a1b      	lsrs	r3, r3, #8
 8005558:	b29b      	uxth	r3, r3
 800555a:	b2da      	uxtb	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005564:	6a39      	ldr	r1, [r7, #32]
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f000 f9dc 	bl	8005924 <I2C_WaitOnTXEFlagUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00d      	beq.n	800558e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005576:	2b04      	cmp	r3, #4
 8005578:	d107      	bne.n	800558a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005588:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e005      	b.n	800559a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800558e:	893b      	ldrh	r3, [r7, #8]
 8005590:	b2da      	uxtb	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3718      	adds	r7, #24
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	00010002 	.word	0x00010002

080055a8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b088      	sub	sp, #32
 80055ac:	af02      	add	r7, sp, #8
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	4608      	mov	r0, r1
 80055b2:	4611      	mov	r1, r2
 80055b4:	461a      	mov	r2, r3
 80055b6:	4603      	mov	r3, r0
 80055b8:	817b      	strh	r3, [r7, #10]
 80055ba:	460b      	mov	r3, r1
 80055bc:	813b      	strh	r3, [r7, #8]
 80055be:	4613      	mov	r3, r2
 80055c0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055d0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055ee:	68f8      	ldr	r0, [r7, #12]
 80055f0:	f000 f8c2 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00d      	beq.n	8005616 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005604:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005608:	d103      	bne.n	8005612 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005610:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e0aa      	b.n	800576c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005616:	897b      	ldrh	r3, [r7, #10]
 8005618:	b2db      	uxtb	r3, r3
 800561a:	461a      	mov	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005624:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005628:	6a3a      	ldr	r2, [r7, #32]
 800562a:	4952      	ldr	r1, [pc, #328]	; (8005774 <I2C_RequestMemoryRead+0x1cc>)
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 f8fa 	bl	8005826 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d001      	beq.n	800563c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e097      	b.n	800576c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800563c:	2300      	movs	r3, #0
 800563e:	617b      	str	r3, [r7, #20]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	617b      	str	r3, [r7, #20]
 8005650:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005654:	6a39      	ldr	r1, [r7, #32]
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 f964 	bl	8005924 <I2C_WaitOnTXEFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00d      	beq.n	800567e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005666:	2b04      	cmp	r3, #4
 8005668:	d107      	bne.n	800567a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005678:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e076      	b.n	800576c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800567e:	88fb      	ldrh	r3, [r7, #6]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d105      	bne.n	8005690 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005684:	893b      	ldrh	r3, [r7, #8]
 8005686:	b2da      	uxtb	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	611a      	str	r2, [r3, #16]
 800568e:	e021      	b.n	80056d4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005690:	893b      	ldrh	r3, [r7, #8]
 8005692:	0a1b      	lsrs	r3, r3, #8
 8005694:	b29b      	uxth	r3, r3
 8005696:	b2da      	uxtb	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800569e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056a0:	6a39      	ldr	r1, [r7, #32]
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 f93e 	bl	8005924 <I2C_WaitOnTXEFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00d      	beq.n	80056ca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	2b04      	cmp	r3, #4
 80056b4:	d107      	bne.n	80056c6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e050      	b.n	800576c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056ca:	893b      	ldrh	r3, [r7, #8]
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056d6:	6a39      	ldr	r1, [r7, #32]
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f000 f923 	bl	8005924 <I2C_WaitOnTXEFlagUntilTimeout>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00d      	beq.n	8005700 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e8:	2b04      	cmp	r3, #4
 80056ea:	d107      	bne.n	80056fc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056fa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e035      	b.n	800576c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800570e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	2200      	movs	r2, #0
 8005718:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f82b 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00d      	beq.n	8005744 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005732:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005736:	d103      	bne.n	8005740 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800573e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e013      	b.n	800576c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005744:	897b      	ldrh	r3, [r7, #10]
 8005746:	b2db      	uxtb	r3, r3
 8005748:	f043 0301 	orr.w	r3, r3, #1
 800574c:	b2da      	uxtb	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	6a3a      	ldr	r2, [r7, #32]
 8005758:	4906      	ldr	r1, [pc, #24]	; (8005774 <I2C_RequestMemoryRead+0x1cc>)
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 f863 	bl	8005826 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e000      	b.n	800576c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3718      	adds	r7, #24
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	00010002 	.word	0x00010002

08005778 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	603b      	str	r3, [r7, #0]
 8005784:	4613      	mov	r3, r2
 8005786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005788:	e025      	b.n	80057d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005790:	d021      	beq.n	80057d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005792:	f7fd ff19 	bl	80035c8 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	683a      	ldr	r2, [r7, #0]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d302      	bcc.n	80057a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d116      	bne.n	80057d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2220      	movs	r2, #32
 80057b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c2:	f043 0220 	orr.w	r2, r3, #32
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e023      	b.n	800581e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	0c1b      	lsrs	r3, r3, #16
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d10d      	bne.n	80057fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	43da      	mvns	r2, r3
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	4013      	ands	r3, r2
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	bf0c      	ite	eq
 80057f2:	2301      	moveq	r3, #1
 80057f4:	2300      	movne	r3, #0
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	e00c      	b.n	8005816 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	43da      	mvns	r2, r3
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	4013      	ands	r3, r2
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	bf0c      	ite	eq
 800580e:	2301      	moveq	r3, #1
 8005810:	2300      	movne	r3, #0
 8005812:	b2db      	uxtb	r3, r3
 8005814:	461a      	mov	r2, r3
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	429a      	cmp	r2, r3
 800581a:	d0b6      	beq.n	800578a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b084      	sub	sp, #16
 800582a:	af00      	add	r7, sp, #0
 800582c:	60f8      	str	r0, [r7, #12]
 800582e:	60b9      	str	r1, [r7, #8]
 8005830:	607a      	str	r2, [r7, #4]
 8005832:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005834:	e051      	b.n	80058da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005844:	d123      	bne.n	800588e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005854:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800585e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2220      	movs	r2, #32
 800586a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587a:	f043 0204 	orr.w	r2, r3, #4
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e046      	b.n	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005894:	d021      	beq.n	80058da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005896:	f7fd fe97 	bl	80035c8 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d302      	bcc.n	80058ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d116      	bne.n	80058da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2220      	movs	r2, #32
 80058b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c6:	f043 0220 	orr.w	r2, r3, #32
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e020      	b.n	800591c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	0c1b      	lsrs	r3, r3, #16
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d10c      	bne.n	80058fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	43da      	mvns	r2, r3
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	4013      	ands	r3, r2
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	bf14      	ite	ne
 80058f6:	2301      	movne	r3, #1
 80058f8:	2300      	moveq	r3, #0
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	e00b      	b.n	8005916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	43da      	mvns	r2, r3
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	4013      	ands	r3, r2
 800590a:	b29b      	uxth	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	bf14      	ite	ne
 8005910:	2301      	movne	r3, #1
 8005912:	2300      	moveq	r3, #0
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d18d      	bne.n	8005836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005930:	e02d      	b.n	800598e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f000 f8ce 	bl	8005ad4 <I2C_IsAcknowledgeFailed>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e02d      	b.n	800599e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005948:	d021      	beq.n	800598e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594a:	f7fd fe3d 	bl	80035c8 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	429a      	cmp	r2, r3
 8005958:	d302      	bcc.n	8005960 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d116      	bne.n	800598e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2220      	movs	r2, #32
 800596a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597a:	f043 0220 	orr.w	r2, r3, #32
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e007      	b.n	800599e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005998:	2b80      	cmp	r3, #128	; 0x80
 800599a:	d1ca      	bne.n	8005932 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b084      	sub	sp, #16
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	60f8      	str	r0, [r7, #12]
 80059ae:	60b9      	str	r1, [r7, #8]
 80059b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059b2:	e02d      	b.n	8005a10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f88d 	bl	8005ad4 <I2C_IsAcknowledgeFailed>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d001      	beq.n	80059c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e02d      	b.n	8005a20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ca:	d021      	beq.n	8005a10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059cc:	f7fd fdfc 	bl	80035c8 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d302      	bcc.n	80059e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d116      	bne.n	8005a10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fc:	f043 0220 	orr.w	r2, r3, #32
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e007      	b.n	8005a20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	695b      	ldr	r3, [r3, #20]
 8005a16:	f003 0304 	and.w	r3, r3, #4
 8005a1a:	2b04      	cmp	r3, #4
 8005a1c:	d1ca      	bne.n	80059b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a34:	e042      	b.n	8005abc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	695b      	ldr	r3, [r3, #20]
 8005a3c:	f003 0310 	and.w	r3, r3, #16
 8005a40:	2b10      	cmp	r3, #16
 8005a42:	d119      	bne.n	8005a78 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f06f 0210 	mvn.w	r2, #16
 8005a4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2220      	movs	r2, #32
 8005a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e029      	b.n	8005acc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a78:	f7fd fda6 	bl	80035c8 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d302      	bcc.n	8005a8e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d116      	bne.n	8005abc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2220      	movs	r2, #32
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa8:	f043 0220 	orr.w	r2, r3, #32
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e007      	b.n	8005acc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac6:	2b40      	cmp	r3, #64	; 0x40
 8005ac8:	d1b5      	bne.n	8005a36 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aea:	d11b      	bne.n	8005b24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005af4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2220      	movs	r2, #32
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b10:	f043 0204 	orr.w	r2, r3, #4
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e000      	b.n	8005b26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bc80      	pop	{r7}
 8005b2e:	4770      	bx	lr

08005b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d101      	bne.n	8005b42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e272      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 0301 	and.w	r3, r3, #1
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f000 8087 	beq.w	8005c5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b50:	4b92      	ldr	r3, [pc, #584]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f003 030c 	and.w	r3, r3, #12
 8005b58:	2b04      	cmp	r3, #4
 8005b5a:	d00c      	beq.n	8005b76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005b5c:	4b8f      	ldr	r3, [pc, #572]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f003 030c 	and.w	r3, r3, #12
 8005b64:	2b08      	cmp	r3, #8
 8005b66:	d112      	bne.n	8005b8e <HAL_RCC_OscConfig+0x5e>
 8005b68:	4b8c      	ldr	r3, [pc, #560]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b74:	d10b      	bne.n	8005b8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b76:	4b89      	ldr	r3, [pc, #548]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d06c      	beq.n	8005c5c <HAL_RCC_OscConfig+0x12c>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d168      	bne.n	8005c5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e24c      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b96:	d106      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x76>
 8005b98:	4b80      	ldr	r3, [pc, #512]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a7f      	ldr	r2, [pc, #508]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005b9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ba2:	6013      	str	r3, [r2, #0]
 8005ba4:	e02e      	b.n	8005c04 <HAL_RCC_OscConfig+0xd4>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10c      	bne.n	8005bc8 <HAL_RCC_OscConfig+0x98>
 8005bae:	4b7b      	ldr	r3, [pc, #492]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a7a      	ldr	r2, [pc, #488]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bb8:	6013      	str	r3, [r2, #0]
 8005bba:	4b78      	ldr	r3, [pc, #480]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a77      	ldr	r2, [pc, #476]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005bc4:	6013      	str	r3, [r2, #0]
 8005bc6:	e01d      	b.n	8005c04 <HAL_RCC_OscConfig+0xd4>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005bd0:	d10c      	bne.n	8005bec <HAL_RCC_OscConfig+0xbc>
 8005bd2:	4b72      	ldr	r3, [pc, #456]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a71      	ldr	r2, [pc, #452]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bdc:	6013      	str	r3, [r2, #0]
 8005bde:	4b6f      	ldr	r3, [pc, #444]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a6e      	ldr	r2, [pc, #440]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005be8:	6013      	str	r3, [r2, #0]
 8005bea:	e00b      	b.n	8005c04 <HAL_RCC_OscConfig+0xd4>
 8005bec:	4b6b      	ldr	r3, [pc, #428]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a6a      	ldr	r2, [pc, #424]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bf6:	6013      	str	r3, [r2, #0]
 8005bf8:	4b68      	ldr	r3, [pc, #416]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a67      	ldr	r2, [pc, #412]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005bfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d013      	beq.n	8005c34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c0c:	f7fd fcdc 	bl	80035c8 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c14:	f7fd fcd8 	bl	80035c8 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b64      	cmp	r3, #100	; 0x64
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e200      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c26:	4b5d      	ldr	r3, [pc, #372]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0f0      	beq.n	8005c14 <HAL_RCC_OscConfig+0xe4>
 8005c32:	e014      	b.n	8005c5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c34:	f7fd fcc8 	bl	80035c8 <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c3a:	e008      	b.n	8005c4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c3c:	f7fd fcc4 	bl	80035c8 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b64      	cmp	r3, #100	; 0x64
 8005c48:	d901      	bls.n	8005c4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e1ec      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c4e:	4b53      	ldr	r3, [pc, #332]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1f0      	bne.n	8005c3c <HAL_RCC_OscConfig+0x10c>
 8005c5a:	e000      	b.n	8005c5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0302 	and.w	r3, r3, #2
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d063      	beq.n	8005d32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c6a:	4b4c      	ldr	r3, [pc, #304]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	f003 030c 	and.w	r3, r3, #12
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00b      	beq.n	8005c8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005c76:	4b49      	ldr	r3, [pc, #292]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f003 030c 	and.w	r3, r3, #12
 8005c7e:	2b08      	cmp	r3, #8
 8005c80:	d11c      	bne.n	8005cbc <HAL_RCC_OscConfig+0x18c>
 8005c82:	4b46      	ldr	r3, [pc, #280]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d116      	bne.n	8005cbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c8e:	4b43      	ldr	r3, [pc, #268]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0302 	and.w	r3, r3, #2
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d005      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x176>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d001      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e1c0      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ca6:	4b3d      	ldr	r3, [pc, #244]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	4939      	ldr	r1, [pc, #228]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cba:	e03a      	b.n	8005d32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d020      	beq.n	8005d06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005cc4:	4b36      	ldr	r3, [pc, #216]	; (8005da0 <HAL_RCC_OscConfig+0x270>)
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cca:	f7fd fc7d 	bl	80035c8 <HAL_GetTick>
 8005cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cd0:	e008      	b.n	8005ce4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cd2:	f7fd fc79 	bl	80035c8 <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e1a1      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ce4:	4b2d      	ldr	r3, [pc, #180]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0f0      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cf0:	4b2a      	ldr	r3, [pc, #168]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	00db      	lsls	r3, r3, #3
 8005cfe:	4927      	ldr	r1, [pc, #156]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005d00:	4313      	orrs	r3, r2
 8005d02:	600b      	str	r3, [r1, #0]
 8005d04:	e015      	b.n	8005d32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d06:	4b26      	ldr	r3, [pc, #152]	; (8005da0 <HAL_RCC_OscConfig+0x270>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d0c:	f7fd fc5c 	bl	80035c8 <HAL_GetTick>
 8005d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d12:	e008      	b.n	8005d26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d14:	f7fd fc58 	bl	80035c8 <HAL_GetTick>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	d901      	bls.n	8005d26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e180      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d26:	4b1d      	ldr	r3, [pc, #116]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0302 	and.w	r3, r3, #2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1f0      	bne.n	8005d14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0308 	and.w	r3, r3, #8
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d03a      	beq.n	8005db4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d019      	beq.n	8005d7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d46:	4b17      	ldr	r3, [pc, #92]	; (8005da4 <HAL_RCC_OscConfig+0x274>)
 8005d48:	2201      	movs	r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d4c:	f7fd fc3c 	bl	80035c8 <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d54:	f7fd fc38 	bl	80035c8 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e160      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d66:	4b0d      	ldr	r3, [pc, #52]	; (8005d9c <HAL_RCC_OscConfig+0x26c>)
 8005d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d0f0      	beq.n	8005d54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005d72:	2001      	movs	r0, #1
 8005d74:	f000 fad8 	bl	8006328 <RCC_Delay>
 8005d78:	e01c      	b.n	8005db4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d7a:	4b0a      	ldr	r3, [pc, #40]	; (8005da4 <HAL_RCC_OscConfig+0x274>)
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d80:	f7fd fc22 	bl	80035c8 <HAL_GetTick>
 8005d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d86:	e00f      	b.n	8005da8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d88:	f7fd fc1e 	bl	80035c8 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d908      	bls.n	8005da8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e146      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
 8005d9a:	bf00      	nop
 8005d9c:	40021000 	.word	0x40021000
 8005da0:	42420000 	.word	0x42420000
 8005da4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005da8:	4b92      	ldr	r3, [pc, #584]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d1e9      	bne.n	8005d88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0304 	and.w	r3, r3, #4
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 80a6 	beq.w	8005f0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dc6:	4b8b      	ldr	r3, [pc, #556]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10d      	bne.n	8005dee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dd2:	4b88      	ldr	r3, [pc, #544]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	4a87      	ldr	r2, [pc, #540]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005dd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ddc:	61d3      	str	r3, [r2, #28]
 8005dde:	4b85      	ldr	r3, [pc, #532]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005de6:	60bb      	str	r3, [r7, #8]
 8005de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dea:	2301      	movs	r3, #1
 8005dec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dee:	4b82      	ldr	r3, [pc, #520]	; (8005ff8 <HAL_RCC_OscConfig+0x4c8>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d118      	bne.n	8005e2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dfa:	4b7f      	ldr	r3, [pc, #508]	; (8005ff8 <HAL_RCC_OscConfig+0x4c8>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a7e      	ldr	r2, [pc, #504]	; (8005ff8 <HAL_RCC_OscConfig+0x4c8>)
 8005e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e06:	f7fd fbdf 	bl	80035c8 <HAL_GetTick>
 8005e0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e0c:	e008      	b.n	8005e20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e0e:	f7fd fbdb 	bl	80035c8 <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	2b64      	cmp	r3, #100	; 0x64
 8005e1a:	d901      	bls.n	8005e20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e103      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e20:	4b75      	ldr	r3, [pc, #468]	; (8005ff8 <HAL_RCC_OscConfig+0x4c8>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0f0      	beq.n	8005e0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d106      	bne.n	8005e42 <HAL_RCC_OscConfig+0x312>
 8005e34:	4b6f      	ldr	r3, [pc, #444]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	4a6e      	ldr	r2, [pc, #440]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e3a:	f043 0301 	orr.w	r3, r3, #1
 8005e3e:	6213      	str	r3, [r2, #32]
 8005e40:	e02d      	b.n	8005e9e <HAL_RCC_OscConfig+0x36e>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10c      	bne.n	8005e64 <HAL_RCC_OscConfig+0x334>
 8005e4a:	4b6a      	ldr	r3, [pc, #424]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	4a69      	ldr	r2, [pc, #420]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e50:	f023 0301 	bic.w	r3, r3, #1
 8005e54:	6213      	str	r3, [r2, #32]
 8005e56:	4b67      	ldr	r3, [pc, #412]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	4a66      	ldr	r2, [pc, #408]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e5c:	f023 0304 	bic.w	r3, r3, #4
 8005e60:	6213      	str	r3, [r2, #32]
 8005e62:	e01c      	b.n	8005e9e <HAL_RCC_OscConfig+0x36e>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	2b05      	cmp	r3, #5
 8005e6a:	d10c      	bne.n	8005e86 <HAL_RCC_OscConfig+0x356>
 8005e6c:	4b61      	ldr	r3, [pc, #388]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e6e:	6a1b      	ldr	r3, [r3, #32]
 8005e70:	4a60      	ldr	r2, [pc, #384]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e72:	f043 0304 	orr.w	r3, r3, #4
 8005e76:	6213      	str	r3, [r2, #32]
 8005e78:	4b5e      	ldr	r3, [pc, #376]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	4a5d      	ldr	r2, [pc, #372]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e7e:	f043 0301 	orr.w	r3, r3, #1
 8005e82:	6213      	str	r3, [r2, #32]
 8005e84:	e00b      	b.n	8005e9e <HAL_RCC_OscConfig+0x36e>
 8005e86:	4b5b      	ldr	r3, [pc, #364]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	4a5a      	ldr	r2, [pc, #360]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e8c:	f023 0301 	bic.w	r3, r3, #1
 8005e90:	6213      	str	r3, [r2, #32]
 8005e92:	4b58      	ldr	r3, [pc, #352]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	4a57      	ldr	r2, [pc, #348]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005e98:	f023 0304 	bic.w	r3, r3, #4
 8005e9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d015      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ea6:	f7fd fb8f 	bl	80035c8 <HAL_GetTick>
 8005eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005eac:	e00a      	b.n	8005ec4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eae:	f7fd fb8b 	bl	80035c8 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d901      	bls.n	8005ec4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e0b1      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ec4:	4b4b      	ldr	r3, [pc, #300]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0ee      	beq.n	8005eae <HAL_RCC_OscConfig+0x37e>
 8005ed0:	e014      	b.n	8005efc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ed2:	f7fd fb79 	bl	80035c8 <HAL_GetTick>
 8005ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ed8:	e00a      	b.n	8005ef0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eda:	f7fd fb75 	bl	80035c8 <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d901      	bls.n	8005ef0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e09b      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ef0:	4b40      	ldr	r3, [pc, #256]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005ef2:	6a1b      	ldr	r3, [r3, #32]
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1ee      	bne.n	8005eda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005efc:	7dfb      	ldrb	r3, [r7, #23]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d105      	bne.n	8005f0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f02:	4b3c      	ldr	r3, [pc, #240]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f04:	69db      	ldr	r3, [r3, #28]
 8005f06:	4a3b      	ldr	r2, [pc, #236]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f000 8087 	beq.w	8006026 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f18:	4b36      	ldr	r3, [pc, #216]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	f003 030c 	and.w	r3, r3, #12
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	d061      	beq.n	8005fe8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	69db      	ldr	r3, [r3, #28]
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d146      	bne.n	8005fba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f2c:	4b33      	ldr	r3, [pc, #204]	; (8005ffc <HAL_RCC_OscConfig+0x4cc>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f32:	f7fd fb49 	bl	80035c8 <HAL_GetTick>
 8005f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f38:	e008      	b.n	8005f4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f3a:	f7fd fb45 	bl	80035c8 <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d901      	bls.n	8005f4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e06d      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f4c:	4b29      	ldr	r3, [pc, #164]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1f0      	bne.n	8005f3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a1b      	ldr	r3, [r3, #32]
 8005f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f60:	d108      	bne.n	8005f74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005f62:	4b24      	ldr	r3, [pc, #144]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	4921      	ldr	r1, [pc, #132]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f70:	4313      	orrs	r3, r2
 8005f72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f74:	4b1f      	ldr	r3, [pc, #124]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a19      	ldr	r1, [r3, #32]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f84:	430b      	orrs	r3, r1
 8005f86:	491b      	ldr	r1, [pc, #108]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f8c:	4b1b      	ldr	r3, [pc, #108]	; (8005ffc <HAL_RCC_OscConfig+0x4cc>)
 8005f8e:	2201      	movs	r2, #1
 8005f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f92:	f7fd fb19 	bl	80035c8 <HAL_GetTick>
 8005f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f98:	e008      	b.n	8005fac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f9a:	f7fd fb15 	bl	80035c8 <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d901      	bls.n	8005fac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	e03d      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005fac:	4b11      	ldr	r3, [pc, #68]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0f0      	beq.n	8005f9a <HAL_RCC_OscConfig+0x46a>
 8005fb8:	e035      	b.n	8006026 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fba:	4b10      	ldr	r3, [pc, #64]	; (8005ffc <HAL_RCC_OscConfig+0x4cc>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fc0:	f7fd fb02 	bl	80035c8 <HAL_GetTick>
 8005fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fc6:	e008      	b.n	8005fda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fc8:	f7fd fafe 	bl	80035c8 <HAL_GetTick>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e026      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005fda:	4b06      	ldr	r3, [pc, #24]	; (8005ff4 <HAL_RCC_OscConfig+0x4c4>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1f0      	bne.n	8005fc8 <HAL_RCC_OscConfig+0x498>
 8005fe6:	e01e      	b.n	8006026 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d107      	bne.n	8006000 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e019      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
 8005ff4:	40021000 	.word	0x40021000
 8005ff8:	40007000 	.word	0x40007000
 8005ffc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006000:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <HAL_RCC_OscConfig+0x500>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	429a      	cmp	r2, r3
 8006012:	d106      	bne.n	8006022 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800601e:	429a      	cmp	r2, r3
 8006020:	d001      	beq.n	8006026 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e000      	b.n	8006028 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006026:	2300      	movs	r3, #0
}
 8006028:	4618      	mov	r0, r3
 800602a:	3718      	adds	r7, #24
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	40021000 	.word	0x40021000

08006034 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d101      	bne.n	8006048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e0d0      	b.n	80061ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006048:	4b6a      	ldr	r3, [pc, #424]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0307 	and.w	r3, r3, #7
 8006050:	683a      	ldr	r2, [r7, #0]
 8006052:	429a      	cmp	r2, r3
 8006054:	d910      	bls.n	8006078 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006056:	4b67      	ldr	r3, [pc, #412]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f023 0207 	bic.w	r2, r3, #7
 800605e:	4965      	ldr	r1, [pc, #404]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	4313      	orrs	r3, r2
 8006064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006066:	4b63      	ldr	r3, [pc, #396]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0307 	and.w	r3, r3, #7
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	429a      	cmp	r2, r3
 8006072:	d001      	beq.n	8006078 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e0b8      	b.n	80061ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d020      	beq.n	80060c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	d005      	beq.n	800609c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006090:	4b59      	ldr	r3, [pc, #356]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	4a58      	ldr	r2, [pc, #352]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006096:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800609a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0308 	and.w	r3, r3, #8
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d005      	beq.n	80060b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060a8:	4b53      	ldr	r3, [pc, #332]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	4a52      	ldr	r2, [pc, #328]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80060b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060b4:	4b50      	ldr	r3, [pc, #320]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	494d      	ldr	r1, [pc, #308]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d040      	beq.n	8006154 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d107      	bne.n	80060ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060da:	4b47      	ldr	r3, [pc, #284]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d115      	bne.n	8006112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e07f      	b.n	80061ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d107      	bne.n	8006102 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060f2:	4b41      	ldr	r3, [pc, #260]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d109      	bne.n	8006112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e073      	b.n	80061ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006102:	4b3d      	ldr	r3, [pc, #244]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d101      	bne.n	8006112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e06b      	b.n	80061ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006112:	4b39      	ldr	r3, [pc, #228]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	f023 0203 	bic.w	r2, r3, #3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	4936      	ldr	r1, [pc, #216]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006120:	4313      	orrs	r3, r2
 8006122:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006124:	f7fd fa50 	bl	80035c8 <HAL_GetTick>
 8006128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800612a:	e00a      	b.n	8006142 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800612c:	f7fd fa4c 	bl	80035c8 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	f241 3288 	movw	r2, #5000	; 0x1388
 800613a:	4293      	cmp	r3, r2
 800613c:	d901      	bls.n	8006142 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e053      	b.n	80061ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006142:	4b2d      	ldr	r3, [pc, #180]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f003 020c 	and.w	r2, r3, #12
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	429a      	cmp	r2, r3
 8006152:	d1eb      	bne.n	800612c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006154:	4b27      	ldr	r3, [pc, #156]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0307 	and.w	r3, r3, #7
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	429a      	cmp	r2, r3
 8006160:	d210      	bcs.n	8006184 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006162:	4b24      	ldr	r3, [pc, #144]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f023 0207 	bic.w	r2, r3, #7
 800616a:	4922      	ldr	r1, [pc, #136]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	4313      	orrs	r3, r2
 8006170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006172:	4b20      	ldr	r3, [pc, #128]	; (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0307 	and.w	r3, r3, #7
 800617a:	683a      	ldr	r2, [r7, #0]
 800617c:	429a      	cmp	r2, r3
 800617e:	d001      	beq.n	8006184 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e032      	b.n	80061ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0304 	and.w	r3, r3, #4
 800618c:	2b00      	cmp	r3, #0
 800618e:	d008      	beq.n	80061a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006190:	4b19      	ldr	r3, [pc, #100]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	4916      	ldr	r1, [pc, #88]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0308 	and.w	r3, r3, #8
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d009      	beq.n	80061c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80061ae:	4b12      	ldr	r3, [pc, #72]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	00db      	lsls	r3, r3, #3
 80061bc:	490e      	ldr	r1, [pc, #56]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80061c2:	f000 f821 	bl	8006208 <HAL_RCC_GetSysClockFreq>
 80061c6:	4602      	mov	r2, r0
 80061c8:	4b0b      	ldr	r3, [pc, #44]	; (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	091b      	lsrs	r3, r3, #4
 80061ce:	f003 030f 	and.w	r3, r3, #15
 80061d2:	490a      	ldr	r1, [pc, #40]	; (80061fc <HAL_RCC_ClockConfig+0x1c8>)
 80061d4:	5ccb      	ldrb	r3, [r1, r3]
 80061d6:	fa22 f303 	lsr.w	r3, r2, r3
 80061da:	4a09      	ldr	r2, [pc, #36]	; (8006200 <HAL_RCC_ClockConfig+0x1cc>)
 80061dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80061de:	4b09      	ldr	r3, [pc, #36]	; (8006204 <HAL_RCC_ClockConfig+0x1d0>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fd f9ae 	bl	8003544 <HAL_InitTick>

  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
 80061f2:	bf00      	nop
 80061f4:	40022000 	.word	0x40022000
 80061f8:	40021000 	.word	0x40021000
 80061fc:	080077ac 	.word	0x080077ac
 8006200:	20000010 	.word	0x20000010
 8006204:	20000014 	.word	0x20000014

08006208 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006208:	b490      	push	{r4, r7}
 800620a:	b08a      	sub	sp, #40	; 0x28
 800620c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800620e:	4b29      	ldr	r3, [pc, #164]	; (80062b4 <HAL_RCC_GetSysClockFreq+0xac>)
 8006210:	1d3c      	adds	r4, r7, #4
 8006212:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006214:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006218:	f240 2301 	movw	r3, #513	; 0x201
 800621c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800621e:	2300      	movs	r3, #0
 8006220:	61fb      	str	r3, [r7, #28]
 8006222:	2300      	movs	r3, #0
 8006224:	61bb      	str	r3, [r7, #24]
 8006226:	2300      	movs	r3, #0
 8006228:	627b      	str	r3, [r7, #36]	; 0x24
 800622a:	2300      	movs	r3, #0
 800622c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800622e:	2300      	movs	r3, #0
 8006230:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006232:	4b21      	ldr	r3, [pc, #132]	; (80062b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	f003 030c 	and.w	r3, r3, #12
 800623e:	2b04      	cmp	r3, #4
 8006240:	d002      	beq.n	8006248 <HAL_RCC_GetSysClockFreq+0x40>
 8006242:	2b08      	cmp	r3, #8
 8006244:	d003      	beq.n	800624e <HAL_RCC_GetSysClockFreq+0x46>
 8006246:	e02b      	b.n	80062a0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006248:	4b1c      	ldr	r3, [pc, #112]	; (80062bc <HAL_RCC_GetSysClockFreq+0xb4>)
 800624a:	623b      	str	r3, [r7, #32]
      break;
 800624c:	e02b      	b.n	80062a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	0c9b      	lsrs	r3, r3, #18
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	3328      	adds	r3, #40	; 0x28
 8006258:	443b      	add	r3, r7
 800625a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800625e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d012      	beq.n	8006290 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800626a:	4b13      	ldr	r3, [pc, #76]	; (80062b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	0c5b      	lsrs	r3, r3, #17
 8006270:	f003 0301 	and.w	r3, r3, #1
 8006274:	3328      	adds	r3, #40	; 0x28
 8006276:	443b      	add	r3, r7
 8006278:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800627c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	4a0e      	ldr	r2, [pc, #56]	; (80062bc <HAL_RCC_GetSysClockFreq+0xb4>)
 8006282:	fb03 f202 	mul.w	r2, r3, r2
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	fbb2 f3f3 	udiv	r3, r2, r3
 800628c:	627b      	str	r3, [r7, #36]	; 0x24
 800628e:	e004      	b.n	800629a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	4a0b      	ldr	r2, [pc, #44]	; (80062c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006294:	fb02 f303 	mul.w	r3, r2, r3
 8006298:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800629a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629c:	623b      	str	r3, [r7, #32]
      break;
 800629e:	e002      	b.n	80062a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80062a0:	4b06      	ldr	r3, [pc, #24]	; (80062bc <HAL_RCC_GetSysClockFreq+0xb4>)
 80062a2:	623b      	str	r3, [r7, #32]
      break;
 80062a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062a6:	6a3b      	ldr	r3, [r7, #32]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3728      	adds	r7, #40	; 0x28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bc90      	pop	{r4, r7}
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	0800778c 	.word	0x0800778c
 80062b8:	40021000 	.word	0x40021000
 80062bc:	007a1200 	.word	0x007a1200
 80062c0:	003d0900 	.word	0x003d0900

080062c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062c4:	b480      	push	{r7}
 80062c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062c8:	4b02      	ldr	r3, [pc, #8]	; (80062d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80062ca:	681b      	ldr	r3, [r3, #0]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bc80      	pop	{r7}
 80062d2:	4770      	bx	lr
 80062d4:	20000010 	.word	0x20000010

080062d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062dc:	f7ff fff2 	bl	80062c4 <HAL_RCC_GetHCLKFreq>
 80062e0:	4602      	mov	r2, r0
 80062e2:	4b05      	ldr	r3, [pc, #20]	; (80062f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	0a1b      	lsrs	r3, r3, #8
 80062e8:	f003 0307 	and.w	r3, r3, #7
 80062ec:	4903      	ldr	r1, [pc, #12]	; (80062fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80062ee:	5ccb      	ldrb	r3, [r1, r3]
 80062f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	40021000 	.word	0x40021000
 80062fc:	080077bc 	.word	0x080077bc

08006300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006304:	f7ff ffde 	bl	80062c4 <HAL_RCC_GetHCLKFreq>
 8006308:	4602      	mov	r2, r0
 800630a:	4b05      	ldr	r3, [pc, #20]	; (8006320 <HAL_RCC_GetPCLK2Freq+0x20>)
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	0adb      	lsrs	r3, r3, #11
 8006310:	f003 0307 	and.w	r3, r3, #7
 8006314:	4903      	ldr	r1, [pc, #12]	; (8006324 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006316:	5ccb      	ldrb	r3, [r1, r3]
 8006318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800631c:	4618      	mov	r0, r3
 800631e:	bd80      	pop	{r7, pc}
 8006320:	40021000 	.word	0x40021000
 8006324:	080077bc 	.word	0x080077bc

08006328 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006330:	4b0a      	ldr	r3, [pc, #40]	; (800635c <RCC_Delay+0x34>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a0a      	ldr	r2, [pc, #40]	; (8006360 <RCC_Delay+0x38>)
 8006336:	fba2 2303 	umull	r2, r3, r2, r3
 800633a:	0a5b      	lsrs	r3, r3, #9
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	fb02 f303 	mul.w	r3, r2, r3
 8006342:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006344:	bf00      	nop
  }
  while (Delay --);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	1e5a      	subs	r2, r3, #1
 800634a:	60fa      	str	r2, [r7, #12]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1f9      	bne.n	8006344 <RCC_Delay+0x1c>
}
 8006350:	bf00      	nop
 8006352:	bf00      	nop
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	bc80      	pop	{r7}
 800635a:	4770      	bx	lr
 800635c:	20000010 	.word	0x20000010
 8006360:	10624dd3 	.word	0x10624dd3

08006364 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	613b      	str	r3, [r7, #16]
 8006370:	2300      	movs	r3, #0
 8006372:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0301 	and.w	r3, r3, #1
 800637c:	2b00      	cmp	r3, #0
 800637e:	d07d      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006380:	2300      	movs	r3, #0
 8006382:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006384:	4b4f      	ldr	r3, [pc, #316]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006386:	69db      	ldr	r3, [r3, #28]
 8006388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10d      	bne.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006390:	4b4c      	ldr	r3, [pc, #304]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006392:	69db      	ldr	r3, [r3, #28]
 8006394:	4a4b      	ldr	r2, [pc, #300]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800639a:	61d3      	str	r3, [r2, #28]
 800639c:	4b49      	ldr	r3, [pc, #292]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063a4:	60bb      	str	r3, [r7, #8]
 80063a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063a8:	2301      	movs	r3, #1
 80063aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063ac:	4b46      	ldr	r3, [pc, #280]	; (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d118      	bne.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063b8:	4b43      	ldr	r3, [pc, #268]	; (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a42      	ldr	r2, [pc, #264]	; (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063c4:	f7fd f900 	bl	80035c8 <HAL_GetTick>
 80063c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063ca:	e008      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063cc:	f7fd f8fc 	bl	80035c8 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b64      	cmp	r3, #100	; 0x64
 80063d8:	d901      	bls.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e06d      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063de:	4b3a      	ldr	r3, [pc, #232]	; (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d0f0      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063ea:	4b36      	ldr	r3, [pc, #216]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d02e      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	429a      	cmp	r2, r3
 8006406:	d027      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006408:	4b2e      	ldr	r3, [pc, #184]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006410:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006412:	4b2e      	ldr	r3, [pc, #184]	; (80064cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006414:	2201      	movs	r2, #1
 8006416:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006418:	4b2c      	ldr	r3, [pc, #176]	; (80064cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800641a:	2200      	movs	r2, #0
 800641c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800641e:	4a29      	ldr	r2, [pc, #164]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b00      	cmp	r3, #0
 800642c:	d014      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800642e:	f7fd f8cb 	bl	80035c8 <HAL_GetTick>
 8006432:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006434:	e00a      	b.n	800644c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006436:	f7fd f8c7 	bl	80035c8 <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	f241 3288 	movw	r2, #5000	; 0x1388
 8006444:	4293      	cmp	r3, r2
 8006446:	d901      	bls.n	800644c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e036      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800644c:	4b1d      	ldr	r3, [pc, #116]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800644e:	6a1b      	ldr	r3, [r3, #32]
 8006450:	f003 0302 	and.w	r3, r3, #2
 8006454:	2b00      	cmp	r3, #0
 8006456:	d0ee      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006458:	4b1a      	ldr	r3, [pc, #104]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	4917      	ldr	r1, [pc, #92]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006466:	4313      	orrs	r3, r2
 8006468:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800646a:	7dfb      	ldrb	r3, [r7, #23]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d105      	bne.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006470:	4b14      	ldr	r3, [pc, #80]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	4a13      	ldr	r2, [pc, #76]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006476:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800647a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d008      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006488:	4b0e      	ldr	r3, [pc, #56]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	490b      	ldr	r1, [pc, #44]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006496:	4313      	orrs	r3, r2
 8006498:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0310 	and.w	r3, r3, #16
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d008      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064a6:	4b07      	ldr	r3, [pc, #28]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	4904      	ldr	r1, [pc, #16]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3718      	adds	r7, #24
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	40021000 	.word	0x40021000
 80064c8:	40007000 	.word	0x40007000
 80064cc:	42420440 	.word	0x42420440

080064d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80064d0:	b590      	push	{r4, r7, lr}
 80064d2:	b08d      	sub	sp, #52	; 0x34
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80064d8:	4b58      	ldr	r3, [pc, #352]	; (800663c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80064da:	f107 040c 	add.w	r4, r7, #12
 80064de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80064e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80064e4:	f240 2301 	movw	r3, #513	; 0x201
 80064e8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80064ea:	2300      	movs	r3, #0
 80064ec:	627b      	str	r3, [r7, #36]	; 0x24
 80064ee:	2300      	movs	r3, #0
 80064f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064f2:	2300      	movs	r3, #0
 80064f4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	61fb      	str	r3, [r7, #28]
 80064fa:	2300      	movs	r3, #0
 80064fc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2b10      	cmp	r3, #16
 8006502:	d00a      	beq.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b10      	cmp	r3, #16
 8006508:	f200 808e 	bhi.w	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d049      	beq.n	80065a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b02      	cmp	r3, #2
 8006516:	d079      	beq.n	800660c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006518:	e086      	b.n	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800651a:	4b49      	ldr	r3, [pc, #292]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006520:	4b47      	ldr	r3, [pc, #284]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006528:	2b00      	cmp	r3, #0
 800652a:	d07f      	beq.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	0c9b      	lsrs	r3, r3, #18
 8006530:	f003 030f 	and.w	r3, r3, #15
 8006534:	3330      	adds	r3, #48	; 0x30
 8006536:	443b      	add	r3, r7
 8006538:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800653c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d017      	beq.n	8006578 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006548:	4b3d      	ldr	r3, [pc, #244]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	0c5b      	lsrs	r3, r3, #17
 800654e:	f003 0301 	and.w	r3, r3, #1
 8006552:	3330      	adds	r3, #48	; 0x30
 8006554:	443b      	add	r3, r7
 8006556:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800655a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00d      	beq.n	8006582 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006566:	4a37      	ldr	r2, [pc, #220]	; (8006644 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8006568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656a:	fbb2 f2f3 	udiv	r2, r2, r3
 800656e:	6a3b      	ldr	r3, [r7, #32]
 8006570:	fb02 f303 	mul.w	r3, r2, r3
 8006574:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006576:	e004      	b.n	8006582 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006578:	6a3b      	ldr	r3, [r7, #32]
 800657a:	4a33      	ldr	r2, [pc, #204]	; (8006648 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800657c:	fb02 f303 	mul.w	r3, r2, r3
 8006580:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006582:	4b2f      	ldr	r3, [pc, #188]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800658a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800658e:	d102      	bne.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8006590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006592:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006594:	e04a      	b.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8006596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006598:	005b      	lsls	r3, r3, #1
 800659a:	4a2c      	ldr	r2, [pc, #176]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800659c:	fba2 2303 	umull	r2, r3, r2, r3
 80065a0:	085b      	lsrs	r3, r3, #1
 80065a2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80065a4:	e042      	b.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80065a6:	4b26      	ldr	r3, [pc, #152]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80065a8:	6a1b      	ldr	r3, [r3, #32]
 80065aa:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065b6:	d108      	bne.n	80065ca <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80065c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80065c8:	e01f      	b.n	800660a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065d4:	d109      	bne.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 80065d6:	4b1a      	ldr	r3, [pc, #104]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80065d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d003      	beq.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80065e2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80065e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80065e8:	e00f      	b.n	800660a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065f4:	d11c      	bne.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80065f6:	4b12      	ldr	r3, [pc, #72]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d016      	beq.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8006602:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006606:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006608:	e012      	b.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800660a:	e011      	b.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800660c:	f7ff fe78 	bl	8006300 <HAL_RCC_GetPCLK2Freq>
 8006610:	4602      	mov	r2, r0
 8006612:	4b0b      	ldr	r3, [pc, #44]	; (8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	0b9b      	lsrs	r3, r3, #14
 8006618:	f003 0303 	and.w	r3, r3, #3
 800661c:	3301      	adds	r3, #1
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	fbb2 f3f3 	udiv	r3, r2, r3
 8006624:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006626:	e004      	b.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006628:	bf00      	nop
 800662a:	e002      	b.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800662c:	bf00      	nop
 800662e:	e000      	b.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006630:	bf00      	nop
    }
  }
  return (frequency);
 8006632:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006634:	4618      	mov	r0, r3
 8006636:	3734      	adds	r7, #52	; 0x34
 8006638:	46bd      	mov	sp, r7
 800663a:	bd90      	pop	{r4, r7, pc}
 800663c:	0800779c 	.word	0x0800779c
 8006640:	40021000 	.word	0x40021000
 8006644:	007a1200 	.word	0x007a1200
 8006648:	003d0900 	.word	0x003d0900
 800664c:	aaaaaaab 	.word	0xaaaaaaab

08006650 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e03f      	b.n	80066e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f7fc f980 	bl	800297c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2224      	movs	r2, #36	; 0x24
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68da      	ldr	r2, [r3, #12]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006692:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 fc85 	bl	8006fa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	691a      	ldr	r2, [r3, #16]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695a      	ldr	r2, [r3, #20]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80066b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68da      	ldr	r2, [r3, #12]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2220      	movs	r2, #32
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2220      	movs	r2, #32
 80066dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b08a      	sub	sp, #40	; 0x28
 80066ee:	af02      	add	r7, sp, #8
 80066f0:	60f8      	str	r0, [r7, #12]
 80066f2:	60b9      	str	r1, [r7, #8]
 80066f4:	603b      	str	r3, [r7, #0]
 80066f6:	4613      	mov	r3, r2
 80066f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b20      	cmp	r3, #32
 8006708:	d17c      	bne.n	8006804 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d002      	beq.n	8006716 <HAL_UART_Transmit+0x2c>
 8006710:	88fb      	ldrh	r3, [r7, #6]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e075      	b.n	8006806 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006720:	2b01      	cmp	r3, #1
 8006722:	d101      	bne.n	8006728 <HAL_UART_Transmit+0x3e>
 8006724:	2302      	movs	r3, #2
 8006726:	e06e      	b.n	8006806 <HAL_UART_Transmit+0x11c>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2221      	movs	r2, #33	; 0x21
 800673a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800673e:	f7fc ff43 	bl	80035c8 <HAL_GetTick>
 8006742:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	88fa      	ldrh	r2, [r7, #6]
 8006748:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	88fa      	ldrh	r2, [r7, #6]
 800674e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006758:	d108      	bne.n	800676c <HAL_UART_Transmit+0x82>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d104      	bne.n	800676c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006762:	2300      	movs	r3, #0
 8006764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	61bb      	str	r3, [r7, #24]
 800676a:	e003      	b.n	8006774 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006770:	2300      	movs	r3, #0
 8006772:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800677c:	e02a      	b.n	80067d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	9300      	str	r3, [sp, #0]
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	2200      	movs	r2, #0
 8006786:	2180      	movs	r1, #128	; 0x80
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f000 fa38 	bl	8006bfe <UART_WaitOnFlagUntilTimeout>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d001      	beq.n	8006798 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e036      	b.n	8006806 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d10b      	bne.n	80067b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	461a      	mov	r2, r3
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	3302      	adds	r3, #2
 80067b2:	61bb      	str	r3, [r7, #24]
 80067b4:	e007      	b.n	80067c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	781a      	ldrb	r2, [r3, #0]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	3301      	adds	r3, #1
 80067c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	3b01      	subs	r3, #1
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067d8:	b29b      	uxth	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1cf      	bne.n	800677e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2200      	movs	r2, #0
 80067e6:	2140      	movs	r1, #64	; 0x40
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 fa08 	bl	8006bfe <UART_WaitOnFlagUntilTimeout>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d001      	beq.n	80067f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e006      	b.n	8006806 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2220      	movs	r2, #32
 80067fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006800:	2300      	movs	r3, #0
 8006802:	e000      	b.n	8006806 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006804:	2302      	movs	r3, #2
  }
}
 8006806:	4618      	mov	r0, r3
 8006808:	3720      	adds	r7, #32
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b084      	sub	sp, #16
 8006812:	af00      	add	r7, sp, #0
 8006814:	60f8      	str	r0, [r7, #12]
 8006816:	60b9      	str	r1, [r7, #8]
 8006818:	4613      	mov	r3, r2
 800681a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006822:	b2db      	uxtb	r3, r3
 8006824:	2b20      	cmp	r3, #32
 8006826:	d11d      	bne.n	8006864 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d002      	beq.n	8006834 <HAL_UART_Receive_IT+0x26>
 800682e:	88fb      	ldrh	r3, [r7, #6]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e016      	b.n	8006866 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800683e:	2b01      	cmp	r3, #1
 8006840:	d101      	bne.n	8006846 <HAL_UART_Receive_IT+0x38>
 8006842:	2302      	movs	r3, #2
 8006844:	e00f      	b.n	8006866 <HAL_UART_Receive_IT+0x58>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006854:	88fb      	ldrh	r3, [r7, #6]
 8006856:	461a      	mov	r2, r3
 8006858:	68b9      	ldr	r1, [r7, #8]
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 fa19 	bl	8006c92 <UART_Start_Receive_IT>
 8006860:	4603      	mov	r3, r0
 8006862:	e000      	b.n	8006866 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006864:	2302      	movs	r3, #2
  }
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
	...

08006870 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b08a      	sub	sp, #40	; 0x28
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006890:	2300      	movs	r3, #0
 8006892:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006894:	2300      	movs	r3, #0
 8006896:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689a:	f003 030f 	and.w	r3, r3, #15
 800689e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10d      	bne.n	80068c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a8:	f003 0320 	and.w	r3, r3, #32
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d008      	beq.n	80068c2 <HAL_UART_IRQHandler+0x52>
 80068b0:	6a3b      	ldr	r3, [r7, #32]
 80068b2:	f003 0320 	and.w	r3, r3, #32
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d003      	beq.n	80068c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 fac9 	bl	8006e52 <UART_Receive_IT>
      return;
 80068c0:	e17b      	b.n	8006bba <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 80b1 	beq.w	8006a2c <HAL_UART_IRQHandler+0x1bc>
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	f003 0301 	and.w	r3, r3, #1
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d105      	bne.n	80068e0 <HAL_UART_IRQHandler+0x70>
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f000 80a6 	beq.w	8006a2c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80068e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00a      	beq.n	8006900 <HAL_UART_IRQHandler+0x90>
 80068ea:	6a3b      	ldr	r3, [r7, #32]
 80068ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d005      	beq.n	8006900 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f8:	f043 0201 	orr.w	r2, r3, #1
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	f003 0304 	and.w	r3, r3, #4
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00a      	beq.n	8006920 <HAL_UART_IRQHandler+0xb0>
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	2b00      	cmp	r3, #0
 8006912:	d005      	beq.n	8006920 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006918:	f043 0202 	orr.w	r2, r3, #2
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006922:	f003 0302 	and.w	r3, r3, #2
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00a      	beq.n	8006940 <HAL_UART_IRQHandler+0xd0>
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b00      	cmp	r3, #0
 8006932:	d005      	beq.n	8006940 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006938:	f043 0204 	orr.w	r2, r3, #4
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006942:	f003 0308 	and.w	r3, r3, #8
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00f      	beq.n	800696a <HAL_UART_IRQHandler+0xfa>
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b00      	cmp	r3, #0
 8006952:	d104      	bne.n	800695e <HAL_UART_IRQHandler+0xee>
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	d005      	beq.n	800696a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006962:	f043 0208 	orr.w	r2, r3, #8
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	f000 811e 	beq.w	8006bb0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006976:	f003 0320 	and.w	r3, r3, #32
 800697a:	2b00      	cmp	r3, #0
 800697c:	d007      	beq.n	800698e <HAL_UART_IRQHandler+0x11e>
 800697e:	6a3b      	ldr	r3, [r7, #32]
 8006980:	f003 0320 	and.w	r3, r3, #32
 8006984:	2b00      	cmp	r3, #0
 8006986:	d002      	beq.n	800698e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 fa62 	bl	8006e52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	695b      	ldr	r3, [r3, #20]
 8006994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006998:	2b00      	cmp	r3, #0
 800699a:	bf14      	ite	ne
 800699c:	2301      	movne	r3, #1
 800699e:	2300      	moveq	r3, #0
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a8:	f003 0308 	and.w	r3, r3, #8
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d102      	bne.n	80069b6 <HAL_UART_IRQHandler+0x146>
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d031      	beq.n	8006a1a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f9a4 	bl	8006d04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d023      	beq.n	8006a12 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	695a      	ldr	r2, [r3, #20]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069d8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d013      	beq.n	8006a0a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e6:	4a76      	ldr	r2, [pc, #472]	; (8006bc0 <HAL_UART_IRQHandler+0x350>)
 80069e8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7fd fd44 	bl	800447c <HAL_DMA_Abort_IT>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d016      	beq.n	8006a28 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a04:	4610      	mov	r0, r2
 8006a06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a08:	e00e      	b.n	8006a28 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f8e3 	bl	8006bd6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a10:	e00a      	b.n	8006a28 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f8df 	bl	8006bd6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a18:	e006      	b.n	8006a28 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 f8db 	bl	8006bd6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006a26:	e0c3      	b.n	8006bb0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a28:	bf00      	nop
    return;
 8006a2a:	e0c1      	b.n	8006bb0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	f040 80a1 	bne.w	8006b78 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a38:	f003 0310 	and.w	r3, r3, #16
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f000 809b 	beq.w	8006b78 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006a42:	6a3b      	ldr	r3, [r7, #32]
 8006a44:	f003 0310 	and.w	r3, r3, #16
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 8095 	beq.w	8006b78 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60fb      	str	r3, [r7, #12]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	60fb      	str	r3, [r7, #12]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	60fb      	str	r3, [r7, #12]
 8006a62:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d04e      	beq.n	8006b10 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006a7c:	8a3b      	ldrh	r3, [r7, #16]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 8098 	beq.w	8006bb4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a88:	8a3a      	ldrh	r2, [r7, #16]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	f080 8092 	bcs.w	8006bb4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	8a3a      	ldrh	r2, [r7, #16]
 8006a94:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	2b20      	cmp	r3, #32
 8006a9e:	d02b      	beq.n	8006af8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68da      	ldr	r2, [r3, #12]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006aae:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	695a      	ldr	r2, [r3, #20]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f022 0201 	bic.w	r2, r2, #1
 8006abe:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	695a      	ldr	r2, [r3, #20]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ace:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2220      	movs	r2, #32
 8006ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68da      	ldr	r2, [r3, #12]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f022 0210 	bic.w	r2, r2, #16
 8006aec:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7fd fc87 	bl	8004406 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	4619      	mov	r1, r3
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f86d 	bl	8006be8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006b0e:	e051      	b.n	8006bb4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d047      	beq.n	8006bb8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006b28:	8a7b      	ldrh	r3, [r7, #18]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d044      	beq.n	8006bb8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68da      	ldr	r2, [r3, #12]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006b3c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	695a      	ldr	r2, [r3, #20]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f022 0201 	bic.w	r2, r2, #1
 8006b4c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2220      	movs	r2, #32
 8006b52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68da      	ldr	r2, [r3, #12]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0210 	bic.w	r2, r2, #16
 8006b6a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b6c:	8a7b      	ldrh	r3, [r7, #18]
 8006b6e:	4619      	mov	r1, r3
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 f839 	bl	8006be8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006b76:	e01f      	b.n	8006bb8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d008      	beq.n	8006b94 <HAL_UART_IRQHandler+0x324>
 8006b82:	6a3b      	ldr	r3, [r7, #32]
 8006b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d003      	beq.n	8006b94 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 f8f9 	bl	8006d84 <UART_Transmit_IT>
    return;
 8006b92:	e012      	b.n	8006bba <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00d      	beq.n	8006bba <HAL_UART_IRQHandler+0x34a>
 8006b9e:	6a3b      	ldr	r3, [r7, #32]
 8006ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d008      	beq.n	8006bba <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 f93a 	bl	8006e22 <UART_EndTransmit_IT>
    return;
 8006bae:	e004      	b.n	8006bba <HAL_UART_IRQHandler+0x34a>
    return;
 8006bb0:	bf00      	nop
 8006bb2:	e002      	b.n	8006bba <HAL_UART_IRQHandler+0x34a>
      return;
 8006bb4:	bf00      	nop
 8006bb6:	e000      	b.n	8006bba <HAL_UART_IRQHandler+0x34a>
      return;
 8006bb8:	bf00      	nop
  }
}
 8006bba:	3728      	adds	r7, #40	; 0x28
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	08006d5d 	.word	0x08006d5d

08006bc4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bc80      	pop	{r7}
 8006bd4:	4770      	bx	lr

08006bd6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b083      	sub	sp, #12
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006bde:	bf00      	nop
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bc80      	pop	{r7}
 8006be6:	4770      	bx	lr

08006be8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bf4:	bf00      	nop
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bc80      	pop	{r7}
 8006bfc:	4770      	bx	lr

08006bfe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b084      	sub	sp, #16
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	60f8      	str	r0, [r7, #12]
 8006c06:	60b9      	str	r1, [r7, #8]
 8006c08:	603b      	str	r3, [r7, #0]
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c0e:	e02c      	b.n	8006c6a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c16:	d028      	beq.n	8006c6a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006c18:	69bb      	ldr	r3, [r7, #24]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d007      	beq.n	8006c2e <UART_WaitOnFlagUntilTimeout+0x30>
 8006c1e:	f7fc fcd3 	bl	80035c8 <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d21d      	bcs.n	8006c6a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68da      	ldr	r2, [r3, #12]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c3c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	695a      	ldr	r2, [r3, #20]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f022 0201 	bic.w	r2, r2, #1
 8006c4c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2220      	movs	r2, #32
 8006c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e00f      	b.n	8006c8a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	4013      	ands	r3, r2
 8006c74:	68ba      	ldr	r2, [r7, #8]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	bf0c      	ite	eq
 8006c7a:	2301      	moveq	r3, #1
 8006c7c:	2300      	movne	r3, #0
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	461a      	mov	r2, r3
 8006c82:	79fb      	ldrb	r3, [r7, #7]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d0c3      	beq.n	8006c10 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}

08006c92 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b085      	sub	sp, #20
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	60f8      	str	r0, [r7, #12]
 8006c9a:	60b9      	str	r1, [r7, #8]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	88fa      	ldrh	r2, [r7, #6]
 8006caa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	88fa      	ldrh	r2, [r7, #6]
 8006cb0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2222      	movs	r2, #34	; 0x22
 8006cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68da      	ldr	r2, [r3, #12]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cd6:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	695a      	ldr	r2, [r3, #20]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f042 0201 	orr.w	r2, r2, #1
 8006ce6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68da      	ldr	r2, [r3, #12]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f042 0220 	orr.w	r2, r2, #32
 8006cf6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bc80      	pop	{r7}
 8006d02:	4770      	bx	lr

08006d04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68da      	ldr	r2, [r3, #12]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006d1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	695a      	ldr	r2, [r3, #20]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f022 0201 	bic.w	r2, r2, #1
 8006d2a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d107      	bne.n	8006d44 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68da      	ldr	r2, [r3, #12]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 0210 	bic.w	r2, r2, #16
 8006d42:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2220      	movs	r2, #32
 8006d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d52:	bf00      	nop
 8006d54:	370c      	adds	r7, #12
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bc80      	pop	{r7}
 8006d5a:	4770      	bx	lr

08006d5c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f7ff ff2d 	bl	8006bd6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d7c:	bf00      	nop
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	2b21      	cmp	r3, #33	; 0x21
 8006d96:	d13e      	bne.n	8006e16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006da0:	d114      	bne.n	8006dcc <UART_Transmit_IT+0x48>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d110      	bne.n	8006dcc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a1b      	ldr	r3, [r3, #32]
 8006dae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	881b      	ldrh	r3, [r3, #0]
 8006db4:	461a      	mov	r2, r3
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dbe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	1c9a      	adds	r2, r3, #2
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	621a      	str	r2, [r3, #32]
 8006dca:	e008      	b.n	8006dde <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	1c59      	adds	r1, r3, #1
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	6211      	str	r1, [r2, #32]
 8006dd6:	781a      	ldrb	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	3b01      	subs	r3, #1
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	4619      	mov	r1, r3
 8006dec:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10f      	bne.n	8006e12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68da      	ldr	r2, [r3, #12]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68da      	ldr	r2, [r3, #12]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e12:	2300      	movs	r3, #0
 8006e14:	e000      	b.n	8006e18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e16:	2302      	movs	r3, #2
  }
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3714      	adds	r7, #20
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bc80      	pop	{r7}
 8006e20:	4770      	bx	lr

08006e22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e22:	b580      	push	{r7, lr}
 8006e24:	b082      	sub	sp, #8
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68da      	ldr	r2, [r3, #12]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2220      	movs	r2, #32
 8006e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7ff febe 	bl	8006bc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3708      	adds	r7, #8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b086      	sub	sp, #24
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b22      	cmp	r3, #34	; 0x22
 8006e64:	f040 8099 	bne.w	8006f9a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e70:	d117      	bne.n	8006ea2 <UART_Receive_IT+0x50>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d113      	bne.n	8006ea2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e82:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9a:	1c9a      	adds	r2, r3, #2
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	629a      	str	r2, [r3, #40]	; 0x28
 8006ea0:	e026      	b.n	8006ef0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eb4:	d007      	beq.n	8006ec6 <UART_Receive_IT+0x74>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10a      	bne.n	8006ed4 <UART_Receive_IT+0x82>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d106      	bne.n	8006ed4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	b2da      	uxtb	r2, r3
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	701a      	strb	r2, [r3, #0]
 8006ed2:	e008      	b.n	8006ee6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ee0:	b2da      	uxtb	r2, r3
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eea:	1c5a      	adds	r2, r3, #1
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	4619      	mov	r1, r3
 8006efe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d148      	bne.n	8006f96 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68da      	ldr	r2, [r3, #12]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f022 0220 	bic.w	r2, r2, #32
 8006f12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68da      	ldr	r2, [r3, #12]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	695a      	ldr	r2, [r3, #20]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f022 0201 	bic.w	r2, r2, #1
 8006f32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2220      	movs	r2, #32
 8006f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d123      	bne.n	8006f8c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68da      	ldr	r2, [r3, #12]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f022 0210 	bic.w	r2, r2, #16
 8006f58:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0310 	and.w	r3, r3, #16
 8006f64:	2b10      	cmp	r3, #16
 8006f66:	d10a      	bne.n	8006f7e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	60fb      	str	r3, [r7, #12]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f82:	4619      	mov	r1, r3
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff fe2f 	bl	8006be8 <HAL_UARTEx_RxEventCallback>
 8006f8a:	e002      	b.n	8006f92 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7f9 ffd7 	bl	8000f40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f92:	2300      	movs	r3, #0
 8006f94:	e002      	b.n	8006f9c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006f96:	2300      	movs	r3, #0
 8006f98:	e000      	b.n	8006f9c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006f9a:	2302      	movs	r3, #2
  }
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3718      	adds	r7, #24
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	68da      	ldr	r2, [r3, #12]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	430a      	orrs	r2, r1
 8006fc0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	689a      	ldr	r2, [r3, #8]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	695b      	ldr	r3, [r3, #20]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006fde:	f023 030c 	bic.w	r3, r3, #12
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	6812      	ldr	r2, [r2, #0]
 8006fe6:	68b9      	ldr	r1, [r7, #8]
 8006fe8:	430b      	orrs	r3, r1
 8006fea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	695b      	ldr	r3, [r3, #20]
 8006ff2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	699a      	ldr	r2, [r3, #24]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	430a      	orrs	r2, r1
 8007000:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a2c      	ldr	r2, [pc, #176]	; (80070b8 <UART_SetConfig+0x114>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d103      	bne.n	8007014 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800700c:	f7ff f978 	bl	8006300 <HAL_RCC_GetPCLK2Freq>
 8007010:	60f8      	str	r0, [r7, #12]
 8007012:	e002      	b.n	800701a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007014:	f7ff f960 	bl	80062d8 <HAL_RCC_GetPCLK1Freq>
 8007018:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	4613      	mov	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4413      	add	r3, r2
 8007022:	009a      	lsls	r2, r3, #2
 8007024:	441a      	add	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007030:	4a22      	ldr	r2, [pc, #136]	; (80070bc <UART_SetConfig+0x118>)
 8007032:	fba2 2303 	umull	r2, r3, r2, r3
 8007036:	095b      	lsrs	r3, r3, #5
 8007038:	0119      	lsls	r1, r3, #4
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	4613      	mov	r3, r2
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	4413      	add	r3, r2
 8007042:	009a      	lsls	r2, r3, #2
 8007044:	441a      	add	r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007050:	4b1a      	ldr	r3, [pc, #104]	; (80070bc <UART_SetConfig+0x118>)
 8007052:	fba3 0302 	umull	r0, r3, r3, r2
 8007056:	095b      	lsrs	r3, r3, #5
 8007058:	2064      	movs	r0, #100	; 0x64
 800705a:	fb00 f303 	mul.w	r3, r0, r3
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	011b      	lsls	r3, r3, #4
 8007062:	3332      	adds	r3, #50	; 0x32
 8007064:	4a15      	ldr	r2, [pc, #84]	; (80070bc <UART_SetConfig+0x118>)
 8007066:	fba2 2303 	umull	r2, r3, r2, r3
 800706a:	095b      	lsrs	r3, r3, #5
 800706c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007070:	4419      	add	r1, r3
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	4613      	mov	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	4413      	add	r3, r2
 800707a:	009a      	lsls	r2, r3, #2
 800707c:	441a      	add	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	fbb2 f2f3 	udiv	r2, r2, r3
 8007088:	4b0c      	ldr	r3, [pc, #48]	; (80070bc <UART_SetConfig+0x118>)
 800708a:	fba3 0302 	umull	r0, r3, r3, r2
 800708e:	095b      	lsrs	r3, r3, #5
 8007090:	2064      	movs	r0, #100	; 0x64
 8007092:	fb00 f303 	mul.w	r3, r0, r3
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	011b      	lsls	r3, r3, #4
 800709a:	3332      	adds	r3, #50	; 0x32
 800709c:	4a07      	ldr	r2, [pc, #28]	; (80070bc <UART_SetConfig+0x118>)
 800709e:	fba2 2303 	umull	r2, r3, r2, r3
 80070a2:	095b      	lsrs	r3, r3, #5
 80070a4:	f003 020f 	and.w	r2, r3, #15
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	440a      	add	r2, r1
 80070ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80070b0:	bf00      	nop
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	40013800 	.word	0x40013800
 80070bc:	51eb851f 	.word	0x51eb851f

080070c0 <__libc_init_array>:
 80070c0:	b570      	push	{r4, r5, r6, lr}
 80070c2:	2600      	movs	r6, #0
 80070c4:	4d0c      	ldr	r5, [pc, #48]	; (80070f8 <__libc_init_array+0x38>)
 80070c6:	4c0d      	ldr	r4, [pc, #52]	; (80070fc <__libc_init_array+0x3c>)
 80070c8:	1b64      	subs	r4, r4, r5
 80070ca:	10a4      	asrs	r4, r4, #2
 80070cc:	42a6      	cmp	r6, r4
 80070ce:	d109      	bne.n	80070e4 <__libc_init_array+0x24>
 80070d0:	f000 f82a 	bl	8007128 <_init>
 80070d4:	2600      	movs	r6, #0
 80070d6:	4d0a      	ldr	r5, [pc, #40]	; (8007100 <__libc_init_array+0x40>)
 80070d8:	4c0a      	ldr	r4, [pc, #40]	; (8007104 <__libc_init_array+0x44>)
 80070da:	1b64      	subs	r4, r4, r5
 80070dc:	10a4      	asrs	r4, r4, #2
 80070de:	42a6      	cmp	r6, r4
 80070e0:	d105      	bne.n	80070ee <__libc_init_array+0x2e>
 80070e2:	bd70      	pop	{r4, r5, r6, pc}
 80070e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070e8:	4798      	blx	r3
 80070ea:	3601      	adds	r6, #1
 80070ec:	e7ee      	b.n	80070cc <__libc_init_array+0xc>
 80070ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80070f2:	4798      	blx	r3
 80070f4:	3601      	adds	r6, #1
 80070f6:	e7f2      	b.n	80070de <__libc_init_array+0x1e>
 80070f8:	080077c4 	.word	0x080077c4
 80070fc:	080077c4 	.word	0x080077c4
 8007100:	080077c4 	.word	0x080077c4
 8007104:	080077c8 	.word	0x080077c8

08007108 <memset>:
 8007108:	4603      	mov	r3, r0
 800710a:	4402      	add	r2, r0
 800710c:	4293      	cmp	r3, r2
 800710e:	d100      	bne.n	8007112 <memset+0xa>
 8007110:	4770      	bx	lr
 8007112:	f803 1b01 	strb.w	r1, [r3], #1
 8007116:	e7f9      	b.n	800710c <memset+0x4>

08007118 <strcpy>:
 8007118:	4603      	mov	r3, r0
 800711a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800711e:	f803 2b01 	strb.w	r2, [r3], #1
 8007122:	2a00      	cmp	r2, #0
 8007124:	d1f9      	bne.n	800711a <strcpy+0x2>
 8007126:	4770      	bx	lr

08007128 <_init>:
 8007128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800712a:	bf00      	nop
 800712c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800712e:	bc08      	pop	{r3}
 8007130:	469e      	mov	lr, r3
 8007132:	4770      	bx	lr

08007134 <_fini>:
 8007134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007136:	bf00      	nop
 8007138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800713a:	bc08      	pop	{r3}
 800713c:	469e      	mov	lr, r3
 800713e:	4770      	bx	lr
