# Reading pref.tcl
# do restPara_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo {C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:40 on Aug 03,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo" C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv 
# -- Compiling module restPara
# 
# Top level modules:
# 	restPara
# End time: 21:39:40 on Aug 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo {C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:41 on Aug 03,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo" C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv 
# -- Compiling module restPara_tb
# 
# Top level modules:
# 	restPara_tb
# End time: 21:39:41 on Aug 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.restPara_tb
# vsim work.restPara_tb 
# Start time: 21:39:45 on Aug 03,2024
# Loading sv_std.std
# Loading work.restPara_tb
# Loading work.restPara
add wave -position end  sim:/restPara_tb/clk
add wave -position end  sim:/restPara_tb/reset
add wave -position end  sim:/restPara_tb/q0
add wave -position end  sim:/restPara_tb/q1
add wave -position end  sim:/restPara_tb/q2
run -all
# q2 = 63, i =          63
# q2 = 62, i =          62
# q2 = 61, i =          61
# q2 = 60, i =          60
# q2 = 59, i =          59
# q2 = 58, i =          58
# q2 = 57, i =          57
# q2 = 56, i =          56
# q2 = 55, i =          55
# q2 = 54, i =          54
# q2 = 53, i =          53
# q2 = 52, i =          52
# q2 = 51, i =          51
# q2 = 50, i =          50
# q2 = 49, i =          49
# q2 = 48, i =          48
# q2 = 47, i =          47
# q2 = 46, i =          46
# q2 = 45, i =          45
# q2 = 44, i =          44
# q2 = 43, i =          43
# q2 = 42, i =          42
# q2 = 41, i =          41
# q2 = 40, i =          40
# q2 = 39, i =          39
# q2 = 38, i =          38
# q2 = 37, i =          37
# q2 = 36, i =          36
# q2 = 35, i =          35
# q2 = 34, i =          34
# q2 = 33, i =          33
# q2 = 32, i =          32
# q2 = 31, i =          31
# q2 = 30, i =          30
# q2 = 29, i =          29
# q2 = 28, i =          28
# q2 = 27, i =          27
# q2 = 26, i =          26
# q2 = 25, i =          25
# q2 = 24, i =          24
# q2 = 23, i =          23
# q2 = 22, i =          22
# q2 = 21, i =          21
# q2 = 20, i =          20
# q2 = 19, i =          19
# q2 = 18, i =          18
# q2 = 17, i =          17
# q2 = 16, i =          16
# q2 = 15, i =          15
# q2 = 14, i =          14
# q2 = 13, i =          13
# q2 = 12, i =          12
# q2 = 11, i =          11
# q2 = 10, i =          10
# q2 =  9, i =           9
# q2 =  8, i =           8
# q2 =  7, i =           7
# q2 =  6, i =           6
# q2 =  5, i =           5
# q2 =  4, i =           4
# q2 =  3, i =           3
# q2 =  2, i =           2
# q2 =  1, i =           1
# q2 =  0, i =           0
# q1 = 15, i =          15
# q1 = 14, i =          14
# q1 = 13, i =          13
# q1 = 12, i =          12
# q1 = 11, i =          11
# q1 = 10, i =          10
# q1 =  9, i =           9
# q1 =  8, i =           8
# q1 =  7, i =           7
# q1 =  6, i =           6
# q1 =  5, i =           5
# q1 =  4, i =           4
# q1 =  3, i =           3
# q1 =  2, i =           2
# q1 =  1, i =           1
# q1 =  0, i =           0
# q0 = 3, i =           3
# q0 = 2, i =           2
# q0 = 1, i =           1
# q0 = 0, i =           0
# q0 = 3
# q1 = 11
# q2 = 43
# Enabling write, all counters set to one
# q0 = 1
# q1 =  1
# q2 =  1
# ** Note: $stop    : C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv(108)
#    Time: 510 ps  Iteration: 0  Instance: /restPara_tb
# Break in Module restPara_tb at C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv line 108
# End time: 21:42:46 on Aug 03,2024, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
