

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Thu Nov 21 14:59:17 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    382|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     83|
|Register         |        -|      -|     454|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     454|    465|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_222_p2       |     *    |      2|  0|  20|          16|          32|
    |tmp3_fu_226_p2       |     *    |      2|  0|  20|          16|          32|
    |next_mul3_fu_160_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_165_p2   |     +    |      0|  0|  39|          32|          32|
    |out_d_1_fu_175_p2    |     +    |      0|  0|  23|          16|           1|
    |out_h_1_fu_186_p2    |     +    |      0|  0|  23|          16|           1|
    |out_w_1_fu_235_p2    |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_216_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_255_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_13_fu_269_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_210_p2        |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_181_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_170_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_230_p2   |   icmp   |      0|  0|  13|          16|          16|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 382|         320|         307|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |out_d_reg_87      |   9|          2|   16|         32|
    |out_h_reg_122     |   9|          2|   16|         32|
    |out_w_reg_133     |   9|          2|   16|         32|
    |phi_mul2_reg_110  |   9|          2|   32|         64|
    |phi_mul_reg_98    |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             |  83|         17|  113|        231|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   6|   0|    6|          0|
    |next_mul3_reg_313  |  32|   0|   32|          0|
    |next_mul_reg_318   |  32|   0|   32|          0|
    |out_d_1_reg_326    |  16|   0|   16|          0|
    |out_d_reg_87       |  16|   0|   16|          0|
    |out_h_1_reg_334    |  16|   0|   16|          0|
    |out_h_reg_122      |  16|   0|   16|          0|
    |out_w_1_reg_362    |  16|   0|   16|          0|
    |out_w_reg_133      |  16|   0|   16|          0|
    |phi_mul2_reg_110   |  32|   0|   32|          0|
    |phi_mul_reg_98     |  32|   0|   32|          0|
    |tmp1_reg_349       |  32|   0|   32|          0|
    |tmp2_reg_344       |  32|   0|   32|          0|
    |tmp3_reg_354       |  32|   0|   32|          0|
    |tmp_13_reg_372     |  32|   0|   32|          0|
    |tmp_1_reg_293      |  16|   0|   32|         16|
    |tmp_2_reg_298      |  16|   0|   32|         16|
    |tmp_3_reg_303      |  16|   0|   32|         16|
    |tmp_4_reg_308      |  16|   0|   32|         16|
    |tmp_reg_339        |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 454|   0|  518|         64|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|input_height                   |  in |   16|   ap_none  |     input_height     |    scalar    |
|input_width                    |  in |   16|   ap_none  |      input_width     |    scalar    |
|output_depth                   |  in |   16|   ap_none  |     output_depth     |    scalar    |
|output_height                  |  in |   16|   ap_none  |     output_height    |    scalar    |
|output_width                   |  in |   16|   ap_none  |     output_width     |    scalar    |
|SeparableConv2D_3_ar_address0  | out |   12|  ap_memory | SeparableConv2D_3_ar |     array    |
|SeparableConv2D_3_ar_ce0       | out |    1|  ap_memory | SeparableConv2D_3_ar |     array    |
|SeparableConv2D_3_ar_q0        |  in |   16|  ap_memory | SeparableConv2D_3_ar |     array    |
|UpSampling2D_1_array_address0  | out |   14|  ap_memory | UpSampling2D_1_array |     array    |
|UpSampling2D_1_array_ce0       | out |    1|  ap_memory | UpSampling2D_1_array |     array    |
|UpSampling2D_1_array_we0       | out |    1|  ap_memory | UpSampling2D_1_array |     array    |
|UpSampling2D_1_array_d0        | out |   16|  ap_memory | UpSampling2D_1_array |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	3  / (exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 7 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 8 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 9 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = zext i16 %input_height_read to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 12 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = zext i16 %input_width_read to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 13 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = zext i16 %output_height_read to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 14 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_4 = zext i16 %output_width_read to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 15 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/up_sampling2d.cpp:11]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:14]   --->   Operation 18 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:14]   --->   Operation 19 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_3" [layers_c/up_sampling2d.cpp:14]   --->   Operation 20 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_1" [layers_c/up_sampling2d.cpp:14]   --->   Operation 21 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_d, %output_depth_read" [layers_c/up_sampling2d.cpp:11]   --->   Operation 22 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%out_d_1 = add i16 %out_d, 1" [layers_c/up_sampling2d.cpp:11]   --->   Operation 23 'add' 'out_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader4.preheader" [layers_c/up_sampling2d.cpp:11]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/up_sampling2d.cpp:12]   --->   Operation 25 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 27 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_h, %output_height_read" [layers_c/up_sampling2d.cpp:12]   --->   Operation 28 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.07ns)   --->   "%out_h_1 = add i16 %out_h, 1" [layers_c/up_sampling2d.cpp:12]   --->   Operation 29 'add' 'out_h_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/up_sampling2d.cpp:12]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%div = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:14]   --->   Operation 31 'partselect' 'div' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = zext i15 %div to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 32 'zext' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %out_h to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 33 'zext' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_9, %phi_mul" [layers_c/up_sampling2d.cpp:14]   --->   Operation 34 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_s, %phi_mul2" [layers_c/up_sampling2d.cpp:14]   --->   Operation 35 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 37 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_2, %tmp" [layers_c/up_sampling2d.cpp:14]   --->   Operation 37 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_4, %tmp2" [layers_c/up_sampling2d.cpp:14]   --->   Operation 38 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:13]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %out_w, %output_width_read" [layers_c/up_sampling2d.cpp:13]   --->   Operation 41 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (2.07ns)   --->   "%out_w_1 = add i16 %out_w, 1" [layers_c/up_sampling2d.cpp:13]   --->   Operation 42 'add' 'out_w_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [layers_c/up_sampling2d.cpp:13]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%div1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:14]   --->   Operation 44 'partselect' 'div1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = zext i15 %div1 to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 45 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.55ns)   --->   "%tmp_10 = add i32 %tmp_8, %tmp1" [layers_c/up_sampling2d.cpp:14]   --->   Operation 46 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = sext i32 %tmp_10 to i64" [layers_c/up_sampling2d.cpp:14]   --->   Operation 47 'sext' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_ar_1 = getelementptr [3136 x i16]* @SeparableConv2D_3_ar, i64 0, i64 %tmp_11" [layers_c/up_sampling2d.cpp:14]   --->   Operation 48 'getelementptr' 'SeparableConv2D_3_ar_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_ar_2 = load i16* %SeparableConv2D_3_ar_1, align 2" [layers_c/up_sampling2d.cpp:14]   --->   Operation 49 'load' 'SeparableConv2D_3_ar_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_12 = zext i16 %out_w to i32" [layers_c/up_sampling2d.cpp:14]   --->   Operation 50 'zext' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%tmp_13 = add i32 %tmp_12, %tmp3" [layers_c/up_sampling2d.cpp:14]   --->   Operation 51 'add' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 52 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 53 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_ar_2 = load i16* %SeparableConv2D_3_ar_1, align 2" [layers_c/up_sampling2d.cpp:14]   --->   Operation 53 'load' 'SeparableConv2D_3_ar_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = sext i32 %tmp_13 to i64" [layers_c/up_sampling2d.cpp:14]   --->   Operation 54 'sext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%UpSampling2D_1_array_1 = getelementptr [12544 x i16]* @UpSampling2D_1_array, i64 0, i64 %tmp_14" [layers_c/up_sampling2d.cpp:14]   --->   Operation 55 'getelementptr' 'UpSampling2D_1_array_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (3.25ns)   --->   "store i16 %SeparableConv2D_3_ar_2, i16* %UpSampling2D_1_array_1, align 2" [layers_c/up_sampling2d.cpp:14]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:13]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_ar]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_1_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read      (read         ) [ 0011111]
output_height_read     (read         ) [ 0011111]
output_depth_read      (read         ) [ 0011111]
input_width_read       (read         ) [ 0000000]
input_height_read      (read         ) [ 0000000]
tmp_1                  (zext         ) [ 0011111]
tmp_2                  (zext         ) [ 0011111]
tmp_3                  (zext         ) [ 0011111]
tmp_4                  (zext         ) [ 0011111]
StgValue_16            (br           ) [ 0111111]
out_d                  (phi          ) [ 0010000]
phi_mul                (phi          ) [ 0011111]
phi_mul2               (phi          ) [ 0011111]
next_mul3              (add          ) [ 0111111]
next_mul               (add          ) [ 0111111]
exitcond3              (icmp         ) [ 0011111]
out_d_1                (add          ) [ 0111111]
StgValue_24            (br           ) [ 0000000]
StgValue_25            (br           ) [ 0011111]
StgValue_26            (ret          ) [ 0000000]
out_h                  (phi          ) [ 0001000]
exitcond2              (icmp         ) [ 0011111]
out_h_1                (add          ) [ 0011111]
StgValue_30            (br           ) [ 0000000]
div                    (partselect   ) [ 0000000]
tmp_9                  (zext         ) [ 0000000]
tmp_s                  (zext         ) [ 0000000]
tmp                    (add          ) [ 0000100]
tmp2                   (add          ) [ 0000100]
StgValue_36            (br           ) [ 0111111]
tmp1                   (mul          ) [ 0000011]
tmp3                   (mul          ) [ 0000011]
StgValue_39            (br           ) [ 0011111]
out_w                  (phi          ) [ 0000010]
exitcond               (icmp         ) [ 0011111]
out_w_1                (add          ) [ 0011111]
StgValue_43            (br           ) [ 0000000]
div1                   (partselect   ) [ 0000000]
tmp_8                  (zext         ) [ 0000000]
tmp_10                 (add          ) [ 0000000]
tmp_11                 (sext         ) [ 0000000]
SeparableConv2D_3_ar_1 (getelementptr) [ 0000001]
tmp_12                 (zext         ) [ 0000000]
tmp_13                 (add          ) [ 0000001]
StgValue_52            (br           ) [ 0011111]
SeparableConv2D_3_ar_2 (load         ) [ 0000000]
tmp_14                 (sext         ) [ 0000000]
UpSampling2D_1_array_1 (getelementptr) [ 0000000]
StgValue_56            (store        ) [ 0000000]
StgValue_57            (br           ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_depth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SeparableConv2D_3_ar">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_ar"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="UpSampling2D_1_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="output_width_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="output_height_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="output_depth_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="input_width_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="input_height_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="SeparableConv2D_3_ar_1_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_ar_1/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="12" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_ar_2/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="UpSampling2D_1_array_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UpSampling2D_1_array_1/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="StgValue_56_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/6 "/>
</bind>
</comp>

<comp id="87" class="1005" name="out_d_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="1"/>
<pin id="89" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="out_d_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="16" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="phi_mul_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="phi_mul_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="phi_mul2_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="phi_mul2_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="out_h_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="1"/>
<pin id="124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="out_h_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="out_w_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="1"/>
<pin id="135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_w_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="next_mul3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="next_mul_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="out_d_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="2"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="out_h_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="div_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="0" index="3" bw="5" slack="0"/>
<pin id="197" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_9_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="15" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="3"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="3"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="4"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="out_w_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="div1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="5" slack="0"/>
<pin id="246" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_8_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_11_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_12_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_13_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="output_width_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="4"/>
<pin id="280" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="output_height_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="2"/>
<pin id="285" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="output_depth_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="3"/>
<pin id="300" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_3_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_4_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="3"/>
<pin id="310" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="next_mul3_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="next_mul_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="326" class="1005" name="out_d_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="out_h_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="out_w_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="SeparableConv2D_3_ar_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="1"/>
<pin id="369" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_ar_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_13_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="67" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="54" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="48" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="36" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="30" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="114" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="102" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="91" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="91" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="126" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="126" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="126" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="192" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="126" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="98" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="110" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="234"><net_src comp="137" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="137" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="137" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="241" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="268"><net_src comp="137" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="281"><net_src comp="30" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="286"><net_src comp="36" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="291"><net_src comp="42" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="296"><net_src comp="144" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="301"><net_src comp="148" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="306"><net_src comp="152" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="311"><net_src comp="156" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="316"><net_src comp="160" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="321"><net_src comp="165" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="329"><net_src comp="175" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="337"><net_src comp="186" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="342"><net_src comp="210" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="347"><net_src comp="216" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="352"><net_src comp="222" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="357"><net_src comp="226" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="365"><net_src comp="235" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="370"><net_src comp="60" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="375"><net_src comp="269" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="274" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SeparableConv2D_3_ar | {}
	Port: UpSampling2D_1_array | {6 }
 - Input state : 
	Port: up_sampling2d_fix16 : input_height | {1 }
	Port: up_sampling2d_fix16 : input_width | {1 }
	Port: up_sampling2d_fix16 : output_depth | {1 }
	Port: up_sampling2d_fix16 : output_height | {1 }
	Port: up_sampling2d_fix16 : output_width | {1 }
	Port: up_sampling2d_fix16 : SeparableConv2D_3_ar | {5 6 }
	Port: up_sampling2d_fix16 : UpSampling2D_1_array | {}
  - Chain level:
	State 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond3 : 1
		out_d_1 : 1
		StgValue_24 : 2
	State 3
		exitcond2 : 1
		out_h_1 : 1
		StgValue_30 : 2
		div : 1
		tmp_9 : 2
		tmp_s : 1
		tmp : 3
		tmp2 : 2
	State 4
	State 5
		exitcond : 1
		out_w_1 : 1
		StgValue_43 : 2
		div1 : 1
		tmp_8 : 2
		tmp_10 : 3
		tmp_11 : 4
		SeparableConv2D_3_ar_1 : 5
		SeparableConv2D_3_ar_2 : 6
		tmp_12 : 1
		tmp_13 : 2
	State 6
		UpSampling2D_1_array_1 : 1
		StgValue_56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_160       |    0    |    0    |    39   |
|          |        next_mul_fu_165        |    0    |    0    |    39   |
|          |         out_d_1_fu_175        |    0    |    0    |    23   |
|          |         out_h_1_fu_186        |    0    |    0    |    23   |
|    add   |           tmp_fu_210          |    0    |    0    |    39   |
|          |          tmp2_fu_216          |    0    |    0    |    39   |
|          |         out_w_1_fu_235        |    0    |    0    |    23   |
|          |         tmp_10_fu_255         |    0    |    0    |    39   |
|          |         tmp_13_fu_269         |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp1_fu_222          |    2    |    0    |    20   |
|          |          tmp3_fu_226          |    2    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond3_fu_170       |    0    |    0    |    13   |
|   icmp   |        exitcond2_fu_181       |    0    |    0    |    13   |
|          |        exitcond_fu_230        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_30 |    0    |    0    |    0    |
|          | output_height_read_read_fu_36 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_42 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_48  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_54 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_144         |    0    |    0    |    0    |
|          |          tmp_2_fu_148         |    0    |    0    |    0    |
|          |          tmp_3_fu_152         |    0    |    0    |    0    |
|   zext   |          tmp_4_fu_156         |    0    |    0    |    0    |
|          |          tmp_9_fu_202         |    0    |    0    |    0    |
|          |          tmp_s_fu_206         |    0    |    0    |    0    |
|          |          tmp_8_fu_251         |    0    |    0    |    0    |
|          |         tmp_12_fu_265         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           div_fu_192          |    0    |    0    |    0    |
|          |          div1_fu_241          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |         tmp_11_fu_260         |    0    |    0    |    0    |
|          |         tmp_14_fu_274         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |    0    |   382   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|SeparableConv2D_3_ar_1_reg_367|   12   |
|       next_mul3_reg_313      |   32   |
|       next_mul_reg_318       |   32   |
|        out_d_1_reg_326       |   16   |
|         out_d_reg_87         |   16   |
|        out_h_1_reg_334       |   16   |
|         out_h_reg_122        |   16   |
|        out_w_1_reg_362       |   16   |
|         out_w_reg_133        |   16   |
|   output_depth_read_reg_288  |   16   |
|  output_height_read_reg_283  |   16   |
|   output_width_read_reg_278  |   16   |
|       phi_mul2_reg_110       |   32   |
|        phi_mul_reg_98        |   32   |
|         tmp1_reg_349         |   32   |
|         tmp2_reg_344         |   32   |
|         tmp3_reg_354         |   32   |
|        tmp_13_reg_372        |   32   |
|         tmp_1_reg_293        |   32   |
|         tmp_2_reg_298        |   32   |
|         tmp_3_reg_303        |   32   |
|         tmp_4_reg_308        |   32   |
|          tmp_reg_339         |   32   |
+------------------------------+--------+
|             Total            |   572  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  12  |   24   ||    9    |
|  phi_mul_reg_98  |  p0  |   2  |  32  |   64   ||    9    |
| phi_mul2_reg_110 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   152  ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   382  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   572  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   572  |   409  |
+-----------+--------+--------+--------+--------+
