-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pow_generic_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    base_r : IN STD_LOGIC_VECTOR (31 downto 0);
    exp : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of pow_generic_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv9_18 : STD_LOGIC_VECTOR (8 downto 0) := "000011000";
    constant ap_const_lv9_96 : STD_LOGIC_VECTOR (8 downto 0) := "010010110";
    constant ap_const_lv9_182 : STD_LOGIC_VECTOR (8 downto 0) := "110000010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv52_B17217F7D1C : STD_LOGIC_VECTOR (51 downto 0) := "0000000010110001011100100001011111110111110100011100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv46_B17217F7D : STD_LOGIC_VECTOR (45 downto 0) := "0000000000101100010111001000010111111101111101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv28_4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_382 : STD_LOGIC_VECTOR (9 downto 0) := "1110000010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv31_3F800000 : STD_LOGIC_VECTOR (30 downto 0) := "0111111100000000000000000000000";
    constant ap_const_lv31_7F800000 : STD_LOGIC_VECTOR (30 downto 0) := "1111111100000000000000000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv25_B8A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000101110001010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pow_reduce_anonymo_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_7_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_6_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_6_q0 : STD_LOGIC_VECTOR (55 downto 0);
    signal pow_reduce_anonymo_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pow_reduce_anonymo_9_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_9_q0 : STD_LOGIC_VECTOR (51 downto 0);
    signal pow_reduce_anonymo_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_10_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_10_q0 : STD_LOGIC_VECTOR (48 downto 0);
    signal pow_reduce_anonymo_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_8_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_8_q0 : STD_LOGIC_VECTOR (43 downto 0);
    signal pow_reduce_anonymo_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pow_reduce_anonymo_11_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_11_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal pow_reduce_anonymo_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pow_reduce_anonymo_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal exp_read_reg_2184 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_reg_2189 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_5_reg_2195 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_6_fu_409_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_6_reg_2202 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_6_reg_2202_pp0_iter1_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_28_reg_2210 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_2210_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_2226_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_7_fu_448_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_2231_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_8_fu_458_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter2_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter3_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter4_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter5_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter6_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter7_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter8_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter9_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter10_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter11_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_8_reg_2236_pp0_iter12_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal m_exp_fu_475_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241 : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2241_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal x_is_n1_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2246_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2252_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_1_reg_2257_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln415_reg_2264_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_reg_2270_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2278_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln460_reg_2286_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln467_reg_2292_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal b_exp_3_fu_969_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_3_reg_2298_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal b_frac_tilde_inverse_reg_2303 : STD_LOGIC_VECTOR (5 downto 0);
    signal log_sum_V_reg_2308 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2308_pp0_iter2_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2308_pp0_iter3_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2308_pp0_iter4_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2308_pp0_iter5_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2308_pp0_iter6_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2308_pp0_iter7_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2308_pp0_iter8_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal isNeg_reg_2313 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2313_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln682_fu_2160_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln682_reg_2320 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln682_reg_2320_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal a_V_reg_2329 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2329_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2329_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2329_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2329_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_V_reg_2329_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_22_fu_1037_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_22_reg_2335 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_28_reg_2340 : STD_LOGIC_VECTOR (40 downto 0);
    signal a_V_1_reg_2346 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2346_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_1_reg_2346_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_2352 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_31_fu_1170_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal ret_V_31_reg_2357 : STD_LOGIC_VECTOR (49 downto 0);
    signal ret_V_31_reg_2357_pp0_iter6_reg : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_1182_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal r_V_23_reg_2372 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_35_reg_2377 : STD_LOGIC_VECTOR (43 downto 0);
    signal a_V_2_fu_1222_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_V_2_reg_2388 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_17_reg_2393 : STD_LOGIC_VECTOR (37 downto 0);
    signal ret_V_33_fu_1277_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal ret_V_33_reg_2408 : STD_LOGIC_VECTOR (62 downto 0);
    signal ret_V_33_reg_2408_pp0_iter9_reg : STD_LOGIC_VECTOR (62 downto 0);
    signal ret_V_33_reg_2408_pp0_iter10_reg : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln657_1_fu_1299_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal add_ln657_1_reg_2423 : STD_LOGIC_VECTOR (49 downto 0);
    signal log_sum_V_1_fu_1317_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_1_reg_2428 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_1_reg_2428_pp0_iter10_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_1_reg_2428_pp0_iter11_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_1_reg_2428_pp0_iter12_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_1289_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_24_reg_2433 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_18_reg_2443 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_18_reg_2443_pp0_iter12_reg : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln_reg_2448 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1326_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal Elog2_V_reg_2453 : STD_LOGIC_VECTOR (51 downto 0);
    signal lshr_ln_reg_2458 : STD_LOGIC_VECTOR (44 downto 0);
    signal log_base_V_reg_2463 : STD_LOGIC_VECTOR (42 downto 0);
    signal e_frac_V_2_fu_1486_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal e_frac_V_2_reg_2468 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_1499_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal m_frac_l_V_reg_2483 : STD_LOGIC_VECTOR (66 downto 0);
    signal m_frac_l_V_reg_2483_pp0_iter16_reg : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_35_reg_2491 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2491_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2491_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2491_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2491_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2491_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2491_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2491_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ush_1_fu_1513_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ush_1_reg_2497 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1311_3_fu_1528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1311_3_reg_2502 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1312_fu_1546_p3 : STD_LOGIC_VECTOR (66 downto 0);
    signal select_ln1312_reg_2507 : STD_LOGIC_VECTOR (66 downto 0);
    signal m_fix_l_V_fu_1553_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal m_fix_l_V_reg_2512 : STD_LOGIC_VECTOR (65 downto 0);
    signal m_fix_V_reg_2518 : STD_LOGIC_VECTOR (35 downto 0);
    signal m_fix_V_reg_2518_pp0_iter18_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal m_fix_V_reg_2518_pp0_iter19_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal m_fix_hi_V_reg_2523 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Result_57_reg_2528 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln657_fu_1627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln657_reg_2533 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln657_reg_2533_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln657_reg_2533_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln657_reg_2533_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln657_reg_2533_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln657_reg_2533_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_V_3_fu_1685_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2538 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2538_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2538_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2538_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2538_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal m_fix_a_V_reg_2545 : STD_LOGIC_VECTOR (35 downto 0);
    signal m_diff_lo_V_fu_1734_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal m_diff_lo_V_reg_2550 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_Z1_V_reg_2565 : STD_LOGIC_VECTOR (26 downto 0);
    signal exp_Z1P_m_1_V_reg_2570 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_Z1_hi_V_reg_2575 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_41_fu_1794_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_41_reg_2580 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_29_fu_2178_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_29_reg_2585 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_58_fu_1912_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_58_reg_2590 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln460_4_fu_1952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln460_4_reg_2595 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp44_fu_2007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp44_reg_2600 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2605 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond97_fu_2070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond97_reg_2610 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond99_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond99_reg_2615 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln498_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln498_3_fu_1218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln498_4_fu_1242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln498_2_fu_1247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln498_1_fu_1738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln498_5_fu_1753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index0_V_fu_413_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_11_fu_437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln339_fu_462_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln339_1_fu_471_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_fu_465_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln369_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_1_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln369_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_4_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_5_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln837_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_6_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln837_1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_3_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_2_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_1_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_615_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln601_fu_625_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln601_fu_631_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal lshr_ln601_fu_635_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_50_fu_641_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln401_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_3_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln401_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln402_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln402_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln402_1_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln407_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln407_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln833_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln401_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln415_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln415_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln386_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_1_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln415_3_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_2_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln415_2_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln415_1_fu_725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln936_1_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln745_fu_789_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln745_fu_795_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln450_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln451_1_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_51_fu_799_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln450_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln451_1_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln451_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln451_2_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln450_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_pinf_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln445_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_849_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_ninf_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln460_2_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln460_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln460_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln460_3_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln460_1_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln460_1_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln460_2_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln460_3_fu_893_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln467_2_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln467_1_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln467_3_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln467_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln467_1_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln467_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln467_3_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln467_2_fu_949_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_exp_1_fu_963_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_s_fu_993_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_21_fu_1000_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_54_fu_984_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal z1_V_fu_1023_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_22_fu_1037_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_22_fu_1037_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sf_fu_1053_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_29_fu_1046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1062_p4 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln1287_2_fu_1071_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln657_fu_1043_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal lhs_V_fu_1083_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal eZ_V_fu_1075_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln682_1_fu_1091_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal rhs_V_fu_1095_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal ret_V_fu_1099_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal lhs_V_1_fu_1105_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal rhs_V_1_fu_1109_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_30_fu_1112_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal lhs_V_2_fu_1155_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal eZ_V_1_fu_1148_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln682_2_fu_1162_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal rhs_V_2_fu_1166_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_1182_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1182_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_3_fu_1191_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal lhs_V_3_fu_1188_p1 : STD_LOGIC_VECTOR (50 downto 0);
    signal zext_ln682_3_fu_1198_p1 : STD_LOGIC_VECTOR (50 downto 0);
    signal ret_V_32_fu_1202_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal lhs_V_4_fu_1262_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal eZ_V_2_fu_1255_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal zext_ln682_4_fu_1269_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal rhs_V_4_fu_1273_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_1289_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_1289_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln157_1_fu_1251_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln157_2_fu_1295_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln157_fu_1305_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln657_10_fu_1314_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal add_ln657_fu_1309_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_1326_p0 : STD_LOGIC_VECTOR (44 downto 0);
    signal rhs_V_5_fu_1335_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal lhs_V_5_fu_1332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln682_5_fu_1342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_V_34_fu_1346_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_25_fu_1375_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1070_fu_1372_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_25_fu_1375_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_25_fu_1375_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal lhs_V_6_fu_1394_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln682_6_fu_1401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln657_11_fu_1405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_V_35_fu_1408_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln662_1_fu_1414_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal lhs_V_7_fu_1428_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln657_3_fu_1391_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln682_fu_1435_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal zext_ln657_fu_1439_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal ret_V_36_fu_1443_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal sum_V_fu_1424_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal zext_ln657_1_fu_1449_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal zext_ln657_2_fu_1453_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal ret_V_37_fu_1457_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal p_Result_56_fu_1473_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal e_frac_V_fu_1480_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1311_2_fu_1518_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_fu_1522_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1287_fu_1532_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal r_V_9_fu_1536_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal r_V_10_fu_1541_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal zext_ln1253_fu_1560_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_11_fu_1563_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal r_V_12_fu_1568_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1311_fu_1557_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1253_1_fu_1580_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal r_V_14_fu_1584_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal select_ln581_fu_1589_p3 : STD_LOGIC_VECTOR (66 downto 0);
    signal r_V_26_fu_1573_p3 : STD_LOGIC_VECTOR (65 downto 0);
    signal sext_ln1453_fu_1623_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal rhs_V_6_fu_1635_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2167_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln805_fu_1662_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_1646_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln805_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln805_fu_1671_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_38_fu_1655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln805_fu_1677_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_28_fu_1696_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_28_fu_1696_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal lhs_V_8_fu_1712_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal rhs_V_7_fu_1715_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal ret_V_39_fu_1718_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal m_diff_hi_V_fu_1724_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal Z2_ind_V_fu_1743_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal lhs_V_9_fu_1758_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_8_fu_1761_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_40_fu_1765_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_10_fu_1791_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal lhs_V_11_fu_1806_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal zext_ln657_15_fu_1813_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal ret_V_42_fu_1816_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_33_fu_1822_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_V_fu_1830_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_2_fu_1835_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_1842_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln849_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1884_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_s_fu_1874_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln168_fu_1902_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_exp_V_fu_1906_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_fu_1894_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal xor_ln407_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_1_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln371_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln371_1_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln460_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln460_5_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln467_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln657_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln657_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln657_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln849_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln849_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln181_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp91_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln467_5_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln657_1_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln849_1_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln657_1_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln849_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln853_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln849_2_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp93_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp92_fu_2013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp73104_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln467_4_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln371_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond95_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_53_fu_2089_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_55_fu_2096_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_52_fu_2082_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel94_fu_2103_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel96_fu_2110_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel98_fu_2117_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel100_fu_2124_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel102_fu_2130_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp74_fu_2137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln415_4_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln407_fu_2141_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln682_fu_2160_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln682_fu_2160_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2167_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_29_fu_2178_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_29_fu_2178_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to23 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1182_p00 : STD_LOGIC_VECTOR (46 downto 0);
    signal grp_fu_1182_p10 : STD_LOGIC_VECTOR (46 downto 0);
    signal grp_fu_1289_p00 : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_1289_p10 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln682_fu_2160_p10 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_22_fu_1037_p00 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_22_fu_1037_p10 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_29_fu_2178_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_29_fu_2178_p10 : STD_LOGIC_VECTOR (35 downto 0);

    component attention_mul_41nibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (46 downto 0) );
    end component;


    component attention_mul_44njbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (43 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (49 downto 0) );
    end component;


    component attention_mul_45nkbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (44 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component attention_mul_43slbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (42 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (66 downto 0) );
    end component;


    component attention_mul_mulmb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component attention_mac_mulncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component attention_mul_mulocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component pow_generic_floatbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component pow_generic_floatcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component pow_generic_floatdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component pow_generic_floateOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (48 downto 0) );
    end component;


    component pow_generic_floatfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component pow_generic_floatg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component pow_generic_floathbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    pow_reduce_anonymo_7_U : component pow_generic_floatbkb
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_7_address0,
        ce0 => pow_reduce_anonymo_7_ce0,
        q0 => pow_reduce_anonymo_7_q0);

    pow_reduce_anonymo_6_U : component pow_generic_floatcud
    generic map (
        DataWidth => 56,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_6_address0,
        ce0 => pow_reduce_anonymo_6_ce0,
        q0 => pow_reduce_anonymo_6_q0);

    pow_reduce_anonymo_9_U : component pow_generic_floatdEe
    generic map (
        DataWidth => 52,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_9_address0,
        ce0 => pow_reduce_anonymo_9_ce0,
        q0 => pow_reduce_anonymo_9_q0);

    pow_reduce_anonymo_10_U : component pow_generic_floateOg
    generic map (
        DataWidth => 49,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_10_address0,
        ce0 => pow_reduce_anonymo_10_ce0,
        q0 => pow_reduce_anonymo_10_q0);

    pow_reduce_anonymo_8_U : component pow_generic_floatfYi
    generic map (
        DataWidth => 44,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_8_address0,
        ce0 => pow_reduce_anonymo_8_ce0,
        q0 => pow_reduce_anonymo_8_q0);

    pow_reduce_anonymo_11_U : component pow_generic_floatg8j
    generic map (
        DataWidth => 27,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_11_address0,
        ce0 => pow_reduce_anonymo_11_ce0,
        q0 => pow_reduce_anonymo_11_q0);

    pow_reduce_anonymo_U : component pow_generic_floathbi
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_address0,
        ce0 => pow_reduce_anonymo_ce0,
        q0 => pow_reduce_anonymo_q0);

    attention_mul_41nibs_U1 : component attention_mul_41nibs
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 41,
        din1_WIDTH => 6,
        dout_WIDTH => 47)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1182_p0,
        din1 => grp_fu_1182_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1182_p2);

    attention_mul_44njbC_U2 : component attention_mul_44njbC
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 44,
        din1_WIDTH => 6,
        dout_WIDTH => 50)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1289_p0,
        din1 => grp_fu_1289_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1289_p2);

    attention_mul_45nkbM_U3 : component attention_mul_45nkbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 45,
        din1_WIDTH => 9,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1326_p0,
        din1 => b_exp_3_reg_2298_pp0_iter10_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_1326_p2);

    attention_mul_43slbW_U4 : component attention_mul_43slbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 43,
        din1_WIDTH => 25,
        dout_WIDTH => 67)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => log_base_V_reg_2463,
        din1 => e_frac_V_2_reg_2468,
        ce => ap_const_logic_1,
        dout => grp_fu_1499_p2);

    attention_mul_mulmb6_U5 : component attention_mul_mulmb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 6,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln682_fu_2160_p0,
        din1 => mul_ln682_fu_2160_p1,
        dout => mul_ln682_fu_2160_p2);

    attention_mac_mulncg_U6 : component attention_mac_mulncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 16,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2167_p0,
        din1 => m_fix_hi_V_reg_2523,
        din2 => rhs_V_6_fu_1635_p3,
        dout => grp_fu_2167_p3);

    attention_mul_mulocq_U7 : component attention_mul_mulocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_29_fu_2178_p0,
        din1 => r_V_29_fu_2178_p1,
        dout => r_V_29_fu_2178_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Elog2_V_reg_2453 <= grp_fu_1326_p2;
                lshr_ln_reg_2458 <= r_V_25_fu_1375_p2(45 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_1_reg_2346 <= ret_V_30_fu_1112_p2(43 downto 38);
                p_Val2_28_reg_2340 <= ret_V_30_fu_1112_p2(43 downto 3);
                tmp_16_reg_2352 <= ret_V_30_fu_1112_p2(37 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                a_V_1_reg_2346_pp0_iter5_reg <= a_V_1_reg_2346;
                a_V_1_reg_2346_pp0_iter6_reg <= a_V_1_reg_2346_pp0_iter5_reg;
                a_V_reg_2329_pp0_iter3_reg <= a_V_reg_2329;
                a_V_reg_2329_pp0_iter4_reg <= a_V_reg_2329_pp0_iter3_reg;
                a_V_reg_2329_pp0_iter5_reg <= a_V_reg_2329_pp0_iter4_reg;
                a_V_reg_2329_pp0_iter6_reg <= a_V_reg_2329_pp0_iter5_reg;
                a_V_reg_2329_pp0_iter7_reg <= a_V_reg_2329_pp0_iter6_reg;
                b_exp_3_reg_2298_pp0_iter10_reg <= b_exp_3_reg_2298_pp0_iter9_reg;
                b_exp_3_reg_2298_pp0_iter2_reg <= b_exp_3_reg_2298;
                b_exp_3_reg_2298_pp0_iter3_reg <= b_exp_3_reg_2298_pp0_iter2_reg;
                b_exp_3_reg_2298_pp0_iter4_reg <= b_exp_3_reg_2298_pp0_iter3_reg;
                b_exp_3_reg_2298_pp0_iter5_reg <= b_exp_3_reg_2298_pp0_iter4_reg;
                b_exp_3_reg_2298_pp0_iter6_reg <= b_exp_3_reg_2298_pp0_iter5_reg;
                b_exp_3_reg_2298_pp0_iter7_reg <= b_exp_3_reg_2298_pp0_iter6_reg;
                b_exp_3_reg_2298_pp0_iter8_reg <= b_exp_3_reg_2298_pp0_iter7_reg;
                b_exp_3_reg_2298_pp0_iter9_reg <= b_exp_3_reg_2298_pp0_iter8_reg;
                icmp_ln415_reg_2264_pp0_iter10_reg <= icmp_ln415_reg_2264_pp0_iter9_reg;
                icmp_ln415_reg_2264_pp0_iter11_reg <= icmp_ln415_reg_2264_pp0_iter10_reg;
                icmp_ln415_reg_2264_pp0_iter12_reg <= icmp_ln415_reg_2264_pp0_iter11_reg;
                icmp_ln415_reg_2264_pp0_iter13_reg <= icmp_ln415_reg_2264_pp0_iter12_reg;
                icmp_ln415_reg_2264_pp0_iter14_reg <= icmp_ln415_reg_2264_pp0_iter13_reg;
                icmp_ln415_reg_2264_pp0_iter15_reg <= icmp_ln415_reg_2264_pp0_iter14_reg;
                icmp_ln415_reg_2264_pp0_iter16_reg <= icmp_ln415_reg_2264_pp0_iter15_reg;
                icmp_ln415_reg_2264_pp0_iter17_reg <= icmp_ln415_reg_2264_pp0_iter16_reg;
                icmp_ln415_reg_2264_pp0_iter18_reg <= icmp_ln415_reg_2264_pp0_iter17_reg;
                icmp_ln415_reg_2264_pp0_iter19_reg <= icmp_ln415_reg_2264_pp0_iter18_reg;
                icmp_ln415_reg_2264_pp0_iter20_reg <= icmp_ln415_reg_2264_pp0_iter19_reg;
                icmp_ln415_reg_2264_pp0_iter21_reg <= icmp_ln415_reg_2264_pp0_iter20_reg;
                icmp_ln415_reg_2264_pp0_iter22_reg <= icmp_ln415_reg_2264_pp0_iter21_reg;
                icmp_ln415_reg_2264_pp0_iter23_reg <= icmp_ln415_reg_2264_pp0_iter22_reg;
                icmp_ln415_reg_2264_pp0_iter2_reg <= icmp_ln415_reg_2264;
                icmp_ln415_reg_2264_pp0_iter3_reg <= icmp_ln415_reg_2264_pp0_iter2_reg;
                icmp_ln415_reg_2264_pp0_iter4_reg <= icmp_ln415_reg_2264_pp0_iter3_reg;
                icmp_ln415_reg_2264_pp0_iter5_reg <= icmp_ln415_reg_2264_pp0_iter4_reg;
                icmp_ln415_reg_2264_pp0_iter6_reg <= icmp_ln415_reg_2264_pp0_iter5_reg;
                icmp_ln415_reg_2264_pp0_iter7_reg <= icmp_ln415_reg_2264_pp0_iter6_reg;
                icmp_ln415_reg_2264_pp0_iter8_reg <= icmp_ln415_reg_2264_pp0_iter7_reg;
                icmp_ln415_reg_2264_pp0_iter9_reg <= icmp_ln415_reg_2264_pp0_iter8_reg;
                icmp_ln451_reg_2270_pp0_iter10_reg <= icmp_ln451_reg_2270_pp0_iter9_reg;
                icmp_ln451_reg_2270_pp0_iter11_reg <= icmp_ln451_reg_2270_pp0_iter10_reg;
                icmp_ln451_reg_2270_pp0_iter12_reg <= icmp_ln451_reg_2270_pp0_iter11_reg;
                icmp_ln451_reg_2270_pp0_iter13_reg <= icmp_ln451_reg_2270_pp0_iter12_reg;
                icmp_ln451_reg_2270_pp0_iter14_reg <= icmp_ln451_reg_2270_pp0_iter13_reg;
                icmp_ln451_reg_2270_pp0_iter15_reg <= icmp_ln451_reg_2270_pp0_iter14_reg;
                icmp_ln451_reg_2270_pp0_iter16_reg <= icmp_ln451_reg_2270_pp0_iter15_reg;
                icmp_ln451_reg_2270_pp0_iter17_reg <= icmp_ln451_reg_2270_pp0_iter16_reg;
                icmp_ln451_reg_2270_pp0_iter18_reg <= icmp_ln451_reg_2270_pp0_iter17_reg;
                icmp_ln451_reg_2270_pp0_iter19_reg <= icmp_ln451_reg_2270_pp0_iter18_reg;
                icmp_ln451_reg_2270_pp0_iter20_reg <= icmp_ln451_reg_2270_pp0_iter19_reg;
                icmp_ln451_reg_2270_pp0_iter21_reg <= icmp_ln451_reg_2270_pp0_iter20_reg;
                icmp_ln451_reg_2270_pp0_iter22_reg <= icmp_ln451_reg_2270_pp0_iter21_reg;
                icmp_ln451_reg_2270_pp0_iter2_reg <= icmp_ln451_reg_2270;
                icmp_ln451_reg_2270_pp0_iter3_reg <= icmp_ln451_reg_2270_pp0_iter2_reg;
                icmp_ln451_reg_2270_pp0_iter4_reg <= icmp_ln451_reg_2270_pp0_iter3_reg;
                icmp_ln451_reg_2270_pp0_iter5_reg <= icmp_ln451_reg_2270_pp0_iter4_reg;
                icmp_ln451_reg_2270_pp0_iter6_reg <= icmp_ln451_reg_2270_pp0_iter5_reg;
                icmp_ln451_reg_2270_pp0_iter7_reg <= icmp_ln451_reg_2270_pp0_iter6_reg;
                icmp_ln451_reg_2270_pp0_iter8_reg <= icmp_ln451_reg_2270_pp0_iter7_reg;
                icmp_ln451_reg_2270_pp0_iter9_reg <= icmp_ln451_reg_2270_pp0_iter8_reg;
                icmp_ln460_reg_2286_pp0_iter10_reg <= icmp_ln460_reg_2286_pp0_iter9_reg;
                icmp_ln460_reg_2286_pp0_iter11_reg <= icmp_ln460_reg_2286_pp0_iter10_reg;
                icmp_ln460_reg_2286_pp0_iter12_reg <= icmp_ln460_reg_2286_pp0_iter11_reg;
                icmp_ln460_reg_2286_pp0_iter13_reg <= icmp_ln460_reg_2286_pp0_iter12_reg;
                icmp_ln460_reg_2286_pp0_iter14_reg <= icmp_ln460_reg_2286_pp0_iter13_reg;
                icmp_ln460_reg_2286_pp0_iter15_reg <= icmp_ln460_reg_2286_pp0_iter14_reg;
                icmp_ln460_reg_2286_pp0_iter16_reg <= icmp_ln460_reg_2286_pp0_iter15_reg;
                icmp_ln460_reg_2286_pp0_iter17_reg <= icmp_ln460_reg_2286_pp0_iter16_reg;
                icmp_ln460_reg_2286_pp0_iter18_reg <= icmp_ln460_reg_2286_pp0_iter17_reg;
                icmp_ln460_reg_2286_pp0_iter19_reg <= icmp_ln460_reg_2286_pp0_iter18_reg;
                icmp_ln460_reg_2286_pp0_iter20_reg <= icmp_ln460_reg_2286_pp0_iter19_reg;
                icmp_ln460_reg_2286_pp0_iter21_reg <= icmp_ln460_reg_2286_pp0_iter20_reg;
                icmp_ln460_reg_2286_pp0_iter22_reg <= icmp_ln460_reg_2286_pp0_iter21_reg;
                icmp_ln460_reg_2286_pp0_iter2_reg <= icmp_ln460_reg_2286;
                icmp_ln460_reg_2286_pp0_iter3_reg <= icmp_ln460_reg_2286_pp0_iter2_reg;
                icmp_ln460_reg_2286_pp0_iter4_reg <= icmp_ln460_reg_2286_pp0_iter3_reg;
                icmp_ln460_reg_2286_pp0_iter5_reg <= icmp_ln460_reg_2286_pp0_iter4_reg;
                icmp_ln460_reg_2286_pp0_iter6_reg <= icmp_ln460_reg_2286_pp0_iter5_reg;
                icmp_ln460_reg_2286_pp0_iter7_reg <= icmp_ln460_reg_2286_pp0_iter6_reg;
                icmp_ln460_reg_2286_pp0_iter8_reg <= icmp_ln460_reg_2286_pp0_iter7_reg;
                icmp_ln460_reg_2286_pp0_iter9_reg <= icmp_ln460_reg_2286_pp0_iter8_reg;
                icmp_ln467_reg_2292_pp0_iter10_reg <= icmp_ln467_reg_2292_pp0_iter9_reg;
                icmp_ln467_reg_2292_pp0_iter11_reg <= icmp_ln467_reg_2292_pp0_iter10_reg;
                icmp_ln467_reg_2292_pp0_iter12_reg <= icmp_ln467_reg_2292_pp0_iter11_reg;
                icmp_ln467_reg_2292_pp0_iter13_reg <= icmp_ln467_reg_2292_pp0_iter12_reg;
                icmp_ln467_reg_2292_pp0_iter14_reg <= icmp_ln467_reg_2292_pp0_iter13_reg;
                icmp_ln467_reg_2292_pp0_iter15_reg <= icmp_ln467_reg_2292_pp0_iter14_reg;
                icmp_ln467_reg_2292_pp0_iter16_reg <= icmp_ln467_reg_2292_pp0_iter15_reg;
                icmp_ln467_reg_2292_pp0_iter17_reg <= icmp_ln467_reg_2292_pp0_iter16_reg;
                icmp_ln467_reg_2292_pp0_iter18_reg <= icmp_ln467_reg_2292_pp0_iter17_reg;
                icmp_ln467_reg_2292_pp0_iter19_reg <= icmp_ln467_reg_2292_pp0_iter18_reg;
                icmp_ln467_reg_2292_pp0_iter20_reg <= icmp_ln467_reg_2292_pp0_iter19_reg;
                icmp_ln467_reg_2292_pp0_iter21_reg <= icmp_ln467_reg_2292_pp0_iter20_reg;
                icmp_ln467_reg_2292_pp0_iter22_reg <= icmp_ln467_reg_2292_pp0_iter21_reg;
                icmp_ln467_reg_2292_pp0_iter2_reg <= icmp_ln467_reg_2292;
                icmp_ln467_reg_2292_pp0_iter3_reg <= icmp_ln467_reg_2292_pp0_iter2_reg;
                icmp_ln467_reg_2292_pp0_iter4_reg <= icmp_ln467_reg_2292_pp0_iter3_reg;
                icmp_ln467_reg_2292_pp0_iter5_reg <= icmp_ln467_reg_2292_pp0_iter4_reg;
                icmp_ln467_reg_2292_pp0_iter6_reg <= icmp_ln467_reg_2292_pp0_iter5_reg;
                icmp_ln467_reg_2292_pp0_iter7_reg <= icmp_ln467_reg_2292_pp0_iter6_reg;
                icmp_ln467_reg_2292_pp0_iter8_reg <= icmp_ln467_reg_2292_pp0_iter7_reg;
                icmp_ln467_reg_2292_pp0_iter9_reg <= icmp_ln467_reg_2292_pp0_iter8_reg;
                icmp_ln657_reg_2533_pp0_iter18_reg <= icmp_ln657_reg_2533;
                icmp_ln657_reg_2533_pp0_iter19_reg <= icmp_ln657_reg_2533_pp0_iter18_reg;
                icmp_ln657_reg_2533_pp0_iter20_reg <= icmp_ln657_reg_2533_pp0_iter19_reg;
                icmp_ln657_reg_2533_pp0_iter21_reg <= icmp_ln657_reg_2533_pp0_iter20_reg;
                icmp_ln657_reg_2533_pp0_iter22_reg <= icmp_ln657_reg_2533_pp0_iter21_reg;
                isNeg_reg_2313_pp0_iter10_reg <= isNeg_reg_2313_pp0_iter9_reg;
                isNeg_reg_2313_pp0_iter11_reg <= isNeg_reg_2313_pp0_iter10_reg;
                isNeg_reg_2313_pp0_iter12_reg <= isNeg_reg_2313_pp0_iter11_reg;
                isNeg_reg_2313_pp0_iter13_reg <= isNeg_reg_2313_pp0_iter12_reg;
                isNeg_reg_2313_pp0_iter14_reg <= isNeg_reg_2313_pp0_iter13_reg;
                isNeg_reg_2313_pp0_iter15_reg <= isNeg_reg_2313_pp0_iter14_reg;
                isNeg_reg_2313_pp0_iter16_reg <= isNeg_reg_2313_pp0_iter15_reg;
                isNeg_reg_2313_pp0_iter2_reg <= isNeg_reg_2313;
                isNeg_reg_2313_pp0_iter3_reg <= isNeg_reg_2313_pp0_iter2_reg;
                isNeg_reg_2313_pp0_iter4_reg <= isNeg_reg_2313_pp0_iter3_reg;
                isNeg_reg_2313_pp0_iter5_reg <= isNeg_reg_2313_pp0_iter4_reg;
                isNeg_reg_2313_pp0_iter6_reg <= isNeg_reg_2313_pp0_iter5_reg;
                isNeg_reg_2313_pp0_iter7_reg <= isNeg_reg_2313_pp0_iter6_reg;
                isNeg_reg_2313_pp0_iter8_reg <= isNeg_reg_2313_pp0_iter7_reg;
                isNeg_reg_2313_pp0_iter9_reg <= isNeg_reg_2313_pp0_iter8_reg;
                log_sum_V_1_reg_2428_pp0_iter10_reg <= log_sum_V_1_reg_2428;
                log_sum_V_1_reg_2428_pp0_iter11_reg <= log_sum_V_1_reg_2428_pp0_iter10_reg;
                log_sum_V_1_reg_2428_pp0_iter12_reg <= log_sum_V_1_reg_2428_pp0_iter11_reg;
                log_sum_V_reg_2308_pp0_iter2_reg <= log_sum_V_reg_2308;
                log_sum_V_reg_2308_pp0_iter3_reg <= log_sum_V_reg_2308_pp0_iter2_reg;
                log_sum_V_reg_2308_pp0_iter4_reg <= log_sum_V_reg_2308_pp0_iter3_reg;
                log_sum_V_reg_2308_pp0_iter5_reg <= log_sum_V_reg_2308_pp0_iter4_reg;
                log_sum_V_reg_2308_pp0_iter6_reg <= log_sum_V_reg_2308_pp0_iter5_reg;
                log_sum_V_reg_2308_pp0_iter7_reg <= log_sum_V_reg_2308_pp0_iter6_reg;
                log_sum_V_reg_2308_pp0_iter8_reg <= log_sum_V_reg_2308_pp0_iter7_reg;
                m_exp_reg_2241_pp0_iter10_reg <= m_exp_reg_2241_pp0_iter9_reg;
                m_exp_reg_2241_pp0_iter11_reg <= m_exp_reg_2241_pp0_iter10_reg;
                m_exp_reg_2241_pp0_iter12_reg <= m_exp_reg_2241_pp0_iter11_reg;
                m_exp_reg_2241_pp0_iter13_reg <= m_exp_reg_2241_pp0_iter12_reg;
                m_exp_reg_2241_pp0_iter14_reg <= m_exp_reg_2241_pp0_iter13_reg;
                m_exp_reg_2241_pp0_iter15_reg <= m_exp_reg_2241_pp0_iter14_reg;
                m_exp_reg_2241_pp0_iter2_reg <= m_exp_reg_2241;
                m_exp_reg_2241_pp0_iter3_reg <= m_exp_reg_2241_pp0_iter2_reg;
                m_exp_reg_2241_pp0_iter4_reg <= m_exp_reg_2241_pp0_iter3_reg;
                m_exp_reg_2241_pp0_iter5_reg <= m_exp_reg_2241_pp0_iter4_reg;
                m_exp_reg_2241_pp0_iter6_reg <= m_exp_reg_2241_pp0_iter5_reg;
                m_exp_reg_2241_pp0_iter7_reg <= m_exp_reg_2241_pp0_iter6_reg;
                m_exp_reg_2241_pp0_iter8_reg <= m_exp_reg_2241_pp0_iter7_reg;
                m_exp_reg_2241_pp0_iter9_reg <= m_exp_reg_2241_pp0_iter8_reg;
                m_fix_V_reg_2518_pp0_iter18_reg <= m_fix_V_reg_2518;
                m_fix_V_reg_2518_pp0_iter19_reg <= m_fix_V_reg_2518_pp0_iter18_reg;
                m_frac_l_V_reg_2483_pp0_iter16_reg <= m_frac_l_V_reg_2483;
                mul_ln682_reg_2320_pp0_iter3_reg <= mul_ln682_reg_2320;
                or_ln407_1_reg_2257_pp0_iter10_reg <= or_ln407_1_reg_2257_pp0_iter9_reg;
                or_ln407_1_reg_2257_pp0_iter11_reg <= or_ln407_1_reg_2257_pp0_iter10_reg;
                or_ln407_1_reg_2257_pp0_iter12_reg <= or_ln407_1_reg_2257_pp0_iter11_reg;
                or_ln407_1_reg_2257_pp0_iter13_reg <= or_ln407_1_reg_2257_pp0_iter12_reg;
                or_ln407_1_reg_2257_pp0_iter14_reg <= or_ln407_1_reg_2257_pp0_iter13_reg;
                or_ln407_1_reg_2257_pp0_iter15_reg <= or_ln407_1_reg_2257_pp0_iter14_reg;
                or_ln407_1_reg_2257_pp0_iter16_reg <= or_ln407_1_reg_2257_pp0_iter15_reg;
                or_ln407_1_reg_2257_pp0_iter17_reg <= or_ln407_1_reg_2257_pp0_iter16_reg;
                or_ln407_1_reg_2257_pp0_iter18_reg <= or_ln407_1_reg_2257_pp0_iter17_reg;
                or_ln407_1_reg_2257_pp0_iter19_reg <= or_ln407_1_reg_2257_pp0_iter18_reg;
                or_ln407_1_reg_2257_pp0_iter20_reg <= or_ln407_1_reg_2257_pp0_iter19_reg;
                or_ln407_1_reg_2257_pp0_iter21_reg <= or_ln407_1_reg_2257_pp0_iter20_reg;
                or_ln407_1_reg_2257_pp0_iter22_reg <= or_ln407_1_reg_2257_pp0_iter21_reg;
                or_ln407_1_reg_2257_pp0_iter23_reg <= or_ln407_1_reg_2257_pp0_iter22_reg;
                or_ln407_1_reg_2257_pp0_iter2_reg <= or_ln407_1_reg_2257;
                or_ln407_1_reg_2257_pp0_iter3_reg <= or_ln407_1_reg_2257_pp0_iter2_reg;
                or_ln407_1_reg_2257_pp0_iter4_reg <= or_ln407_1_reg_2257_pp0_iter3_reg;
                or_ln407_1_reg_2257_pp0_iter5_reg <= or_ln407_1_reg_2257_pp0_iter4_reg;
                or_ln407_1_reg_2257_pp0_iter6_reg <= or_ln407_1_reg_2257_pp0_iter5_reg;
                or_ln407_1_reg_2257_pp0_iter7_reg <= or_ln407_1_reg_2257_pp0_iter6_reg;
                or_ln407_1_reg_2257_pp0_iter8_reg <= or_ln407_1_reg_2257_pp0_iter7_reg;
                or_ln407_1_reg_2257_pp0_iter9_reg <= or_ln407_1_reg_2257_pp0_iter8_reg;
                p_Result_21_reg_2226_pp0_iter10_reg <= p_Result_21_reg_2226_pp0_iter9_reg;
                p_Result_21_reg_2226_pp0_iter11_reg <= p_Result_21_reg_2226_pp0_iter10_reg;
                p_Result_21_reg_2226_pp0_iter12_reg <= p_Result_21_reg_2226_pp0_iter11_reg;
                p_Result_21_reg_2226_pp0_iter2_reg <= p_Result_21_reg_2226;
                p_Result_21_reg_2226_pp0_iter3_reg <= p_Result_21_reg_2226_pp0_iter2_reg;
                p_Result_21_reg_2226_pp0_iter4_reg <= p_Result_21_reg_2226_pp0_iter3_reg;
                p_Result_21_reg_2226_pp0_iter5_reg <= p_Result_21_reg_2226_pp0_iter4_reg;
                p_Result_21_reg_2226_pp0_iter6_reg <= p_Result_21_reg_2226_pp0_iter5_reg;
                p_Result_21_reg_2226_pp0_iter7_reg <= p_Result_21_reg_2226_pp0_iter6_reg;
                p_Result_21_reg_2226_pp0_iter8_reg <= p_Result_21_reg_2226_pp0_iter7_reg;
                p_Result_21_reg_2226_pp0_iter9_reg <= p_Result_21_reg_2226_pp0_iter8_reg;
                r_exp_V_3_reg_2538_pp0_iter19_reg <= r_exp_V_3_reg_2538;
                r_exp_V_3_reg_2538_pp0_iter20_reg <= r_exp_V_3_reg_2538_pp0_iter19_reg;
                r_exp_V_3_reg_2538_pp0_iter21_reg <= r_exp_V_3_reg_2538_pp0_iter20_reg;
                r_exp_V_3_reg_2538_pp0_iter22_reg <= r_exp_V_3_reg_2538_pp0_iter21_reg;
                r_sign_reg_2278_pp0_iter10_reg <= r_sign_reg_2278_pp0_iter9_reg;
                r_sign_reg_2278_pp0_iter11_reg <= r_sign_reg_2278_pp0_iter10_reg;
                r_sign_reg_2278_pp0_iter12_reg <= r_sign_reg_2278_pp0_iter11_reg;
                r_sign_reg_2278_pp0_iter13_reg <= r_sign_reg_2278_pp0_iter12_reg;
                r_sign_reg_2278_pp0_iter14_reg <= r_sign_reg_2278_pp0_iter13_reg;
                r_sign_reg_2278_pp0_iter15_reg <= r_sign_reg_2278_pp0_iter14_reg;
                r_sign_reg_2278_pp0_iter16_reg <= r_sign_reg_2278_pp0_iter15_reg;
                r_sign_reg_2278_pp0_iter17_reg <= r_sign_reg_2278_pp0_iter16_reg;
                r_sign_reg_2278_pp0_iter18_reg <= r_sign_reg_2278_pp0_iter17_reg;
                r_sign_reg_2278_pp0_iter19_reg <= r_sign_reg_2278_pp0_iter18_reg;
                r_sign_reg_2278_pp0_iter20_reg <= r_sign_reg_2278_pp0_iter19_reg;
                r_sign_reg_2278_pp0_iter21_reg <= r_sign_reg_2278_pp0_iter20_reg;
                r_sign_reg_2278_pp0_iter22_reg <= r_sign_reg_2278_pp0_iter21_reg;
                r_sign_reg_2278_pp0_iter23_reg <= r_sign_reg_2278_pp0_iter22_reg;
                r_sign_reg_2278_pp0_iter2_reg <= r_sign_reg_2278;
                r_sign_reg_2278_pp0_iter3_reg <= r_sign_reg_2278_pp0_iter2_reg;
                r_sign_reg_2278_pp0_iter4_reg <= r_sign_reg_2278_pp0_iter3_reg;
                r_sign_reg_2278_pp0_iter5_reg <= r_sign_reg_2278_pp0_iter4_reg;
                r_sign_reg_2278_pp0_iter6_reg <= r_sign_reg_2278_pp0_iter5_reg;
                r_sign_reg_2278_pp0_iter7_reg <= r_sign_reg_2278_pp0_iter6_reg;
                r_sign_reg_2278_pp0_iter8_reg <= r_sign_reg_2278_pp0_iter7_reg;
                r_sign_reg_2278_pp0_iter9_reg <= r_sign_reg_2278_pp0_iter8_reg;
                ret_V_31_reg_2357_pp0_iter6_reg <= ret_V_31_reg_2357;
                ret_V_33_reg_2408_pp0_iter10_reg <= ret_V_33_reg_2408_pp0_iter9_reg;
                ret_V_33_reg_2408_pp0_iter9_reg <= ret_V_33_reg_2408;
                tmp_18_reg_2443_pp0_iter12_reg <= tmp_18_reg_2443;
                tmp_20_reg_2252_pp0_iter10_reg <= tmp_20_reg_2252_pp0_iter9_reg;
                tmp_20_reg_2252_pp0_iter11_reg <= tmp_20_reg_2252_pp0_iter10_reg;
                tmp_20_reg_2252_pp0_iter12_reg <= tmp_20_reg_2252_pp0_iter11_reg;
                tmp_20_reg_2252_pp0_iter13_reg <= tmp_20_reg_2252_pp0_iter12_reg;
                tmp_20_reg_2252_pp0_iter14_reg <= tmp_20_reg_2252_pp0_iter13_reg;
                tmp_20_reg_2252_pp0_iter15_reg <= tmp_20_reg_2252_pp0_iter14_reg;
                tmp_20_reg_2252_pp0_iter16_reg <= tmp_20_reg_2252_pp0_iter15_reg;
                tmp_20_reg_2252_pp0_iter2_reg <= tmp_20_reg_2252;
                tmp_20_reg_2252_pp0_iter3_reg <= tmp_20_reg_2252_pp0_iter2_reg;
                tmp_20_reg_2252_pp0_iter4_reg <= tmp_20_reg_2252_pp0_iter3_reg;
                tmp_20_reg_2252_pp0_iter5_reg <= tmp_20_reg_2252_pp0_iter4_reg;
                tmp_20_reg_2252_pp0_iter6_reg <= tmp_20_reg_2252_pp0_iter5_reg;
                tmp_20_reg_2252_pp0_iter7_reg <= tmp_20_reg_2252_pp0_iter6_reg;
                tmp_20_reg_2252_pp0_iter8_reg <= tmp_20_reg_2252_pp0_iter7_reg;
                tmp_20_reg_2252_pp0_iter9_reg <= tmp_20_reg_2252_pp0_iter8_reg;
                tmp_35_reg_2491_pp0_iter16_reg <= tmp_35_reg_2491;
                tmp_35_reg_2491_pp0_iter17_reg <= tmp_35_reg_2491_pp0_iter16_reg;
                tmp_35_reg_2491_pp0_iter18_reg <= tmp_35_reg_2491_pp0_iter17_reg;
                tmp_35_reg_2491_pp0_iter19_reg <= tmp_35_reg_2491_pp0_iter18_reg;
                tmp_35_reg_2491_pp0_iter20_reg <= tmp_35_reg_2491_pp0_iter19_reg;
                tmp_35_reg_2491_pp0_iter21_reg <= tmp_35_reg_2491_pp0_iter20_reg;
                tmp_35_reg_2491_pp0_iter22_reg <= tmp_35_reg_2491_pp0_iter21_reg;
                tmp_V_7_reg_2231_pp0_iter10_reg <= tmp_V_7_reg_2231_pp0_iter9_reg;
                tmp_V_7_reg_2231_pp0_iter11_reg <= tmp_V_7_reg_2231_pp0_iter10_reg;
                tmp_V_7_reg_2231_pp0_iter12_reg <= tmp_V_7_reg_2231_pp0_iter11_reg;
                tmp_V_7_reg_2231_pp0_iter13_reg <= tmp_V_7_reg_2231_pp0_iter12_reg;
                tmp_V_7_reg_2231_pp0_iter14_reg <= tmp_V_7_reg_2231_pp0_iter13_reg;
                tmp_V_7_reg_2231_pp0_iter15_reg <= tmp_V_7_reg_2231_pp0_iter14_reg;
                tmp_V_7_reg_2231_pp0_iter2_reg <= tmp_V_7_reg_2231;
                tmp_V_7_reg_2231_pp0_iter3_reg <= tmp_V_7_reg_2231_pp0_iter2_reg;
                tmp_V_7_reg_2231_pp0_iter4_reg <= tmp_V_7_reg_2231_pp0_iter3_reg;
                tmp_V_7_reg_2231_pp0_iter5_reg <= tmp_V_7_reg_2231_pp0_iter4_reg;
                tmp_V_7_reg_2231_pp0_iter6_reg <= tmp_V_7_reg_2231_pp0_iter5_reg;
                tmp_V_7_reg_2231_pp0_iter7_reg <= tmp_V_7_reg_2231_pp0_iter6_reg;
                tmp_V_7_reg_2231_pp0_iter8_reg <= tmp_V_7_reg_2231_pp0_iter7_reg;
                tmp_V_7_reg_2231_pp0_iter9_reg <= tmp_V_7_reg_2231_pp0_iter8_reg;
                tmp_V_8_reg_2236_pp0_iter10_reg <= tmp_V_8_reg_2236_pp0_iter9_reg;
                tmp_V_8_reg_2236_pp0_iter11_reg <= tmp_V_8_reg_2236_pp0_iter10_reg;
                tmp_V_8_reg_2236_pp0_iter12_reg <= tmp_V_8_reg_2236_pp0_iter11_reg;
                tmp_V_8_reg_2236_pp0_iter2_reg <= tmp_V_8_reg_2236;
                tmp_V_8_reg_2236_pp0_iter3_reg <= tmp_V_8_reg_2236_pp0_iter2_reg;
                tmp_V_8_reg_2236_pp0_iter4_reg <= tmp_V_8_reg_2236_pp0_iter3_reg;
                tmp_V_8_reg_2236_pp0_iter5_reg <= tmp_V_8_reg_2236_pp0_iter4_reg;
                tmp_V_8_reg_2236_pp0_iter6_reg <= tmp_V_8_reg_2236_pp0_iter5_reg;
                tmp_V_8_reg_2236_pp0_iter7_reg <= tmp_V_8_reg_2236_pp0_iter6_reg;
                tmp_V_8_reg_2236_pp0_iter8_reg <= tmp_V_8_reg_2236_pp0_iter7_reg;
                tmp_V_8_reg_2236_pp0_iter9_reg <= tmp_V_8_reg_2236_pp0_iter8_reg;
                x_is_n1_reg_2246_pp0_iter10_reg <= x_is_n1_reg_2246_pp0_iter9_reg;
                x_is_n1_reg_2246_pp0_iter11_reg <= x_is_n1_reg_2246_pp0_iter10_reg;
                x_is_n1_reg_2246_pp0_iter12_reg <= x_is_n1_reg_2246_pp0_iter11_reg;
                x_is_n1_reg_2246_pp0_iter13_reg <= x_is_n1_reg_2246_pp0_iter12_reg;
                x_is_n1_reg_2246_pp0_iter14_reg <= x_is_n1_reg_2246_pp0_iter13_reg;
                x_is_n1_reg_2246_pp0_iter15_reg <= x_is_n1_reg_2246_pp0_iter14_reg;
                x_is_n1_reg_2246_pp0_iter16_reg <= x_is_n1_reg_2246_pp0_iter15_reg;
                x_is_n1_reg_2246_pp0_iter17_reg <= x_is_n1_reg_2246_pp0_iter16_reg;
                x_is_n1_reg_2246_pp0_iter18_reg <= x_is_n1_reg_2246_pp0_iter17_reg;
                x_is_n1_reg_2246_pp0_iter19_reg <= x_is_n1_reg_2246_pp0_iter18_reg;
                x_is_n1_reg_2246_pp0_iter20_reg <= x_is_n1_reg_2246_pp0_iter19_reg;
                x_is_n1_reg_2246_pp0_iter21_reg <= x_is_n1_reg_2246_pp0_iter20_reg;
                x_is_n1_reg_2246_pp0_iter22_reg <= x_is_n1_reg_2246_pp0_iter21_reg;
                x_is_n1_reg_2246_pp0_iter2_reg <= x_is_n1_reg_2246;
                x_is_n1_reg_2246_pp0_iter3_reg <= x_is_n1_reg_2246_pp0_iter2_reg;
                x_is_n1_reg_2246_pp0_iter4_reg <= x_is_n1_reg_2246_pp0_iter3_reg;
                x_is_n1_reg_2246_pp0_iter5_reg <= x_is_n1_reg_2246_pp0_iter4_reg;
                x_is_n1_reg_2246_pp0_iter6_reg <= x_is_n1_reg_2246_pp0_iter5_reg;
                x_is_n1_reg_2246_pp0_iter7_reg <= x_is_n1_reg_2246_pp0_iter6_reg;
                x_is_n1_reg_2246_pp0_iter8_reg <= x_is_n1_reg_2246_pp0_iter7_reg;
                x_is_n1_reg_2246_pp0_iter9_reg <= x_is_n1_reg_2246_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_2_reg_2388 <= ret_V_32_fu_1202_p2(49 downto 44);
                p_Val2_35_reg_2377 <= ret_V_32_fu_1202_p2(49 downto 6);
                tmp_17_reg_2393 <= ret_V_32_fu_1202_p2(43 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a_V_reg_2329 <= mul_ln682_fu_2160_p2(24 downto 21);
                mul_ln682_reg_2320 <= mul_ln682_fu_2160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln657_1_reg_2423 <= add_ln657_1_fu_1299_p2;
                ret_V_33_reg_2408 <= ret_V_33_fu_1277_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter22_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln460_4_reg_2595 <= and_ln460_4_fu_1952_p2;
                or_cond97_reg_2610 <= or_cond97_fu_2070_p2;
                or_cond99_reg_2615 <= or_cond99_fu_2076_p2;
                or_cond_reg_2605 <= or_cond_fu_2058_p2;
                p_Result_58_reg_2590 <= p_Result_58_fu_1912_p4;
                sel_tmp44_reg_2600 <= sel_tmp44_fu_2007_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_exp_3_reg_2298 <= b_exp_3_fu_969_p3;
                b_frac_tilde_inverse_reg_2303 <= pow_reduce_anonymo_7_q0;
                exp_read_reg_2184 <= exp;
                icmp_ln415_reg_2264 <= icmp_ln415_fu_733_p2;
                icmp_ln451_reg_2270 <= icmp_ln451_fu_777_p2;
                icmp_ln460_reg_2286 <= icmp_ln460_fu_901_p2;
                icmp_ln467_reg_2292 <= icmp_ln467_fu_957_p2;
                isNeg_reg_2313 <= m_exp_fu_475_p2(8 downto 8);
                log_sum_V_reg_2308 <= pow_reduce_anonymo_6_q0;
                m_exp_reg_2241 <= m_exp_fu_475_p2;
                or_ln407_1_reg_2257 <= or_ln407_1_fu_689_p2;
                p_Result_21_reg_2226 <= p_Val2_11_fu_437_p1(31 downto 31);
                p_Result_s_reg_2189 <= p_Val2_s_fu_387_p1(31 downto 31);
                r_sign_reg_2278 <= r_sign_fu_837_p2;
                tmp_20_reg_2252 <= m_exp_fu_475_p2(8 downto 8);
                tmp_28_reg_2210 <= p_Val2_s_fu_387_p1(22 downto 22);
                tmp_28_reg_2210_pp0_iter1_reg <= tmp_28_reg_2210;
                tmp_V_5_reg_2195 <= p_Val2_s_fu_387_p1(30 downto 23);
                tmp_V_6_reg_2202 <= tmp_V_6_fu_409_p1;
                tmp_V_6_reg_2202_pp0_iter1_reg <= tmp_V_6_reg_2202;
                tmp_V_7_reg_2231 <= p_Val2_11_fu_437_p1(30 downto 23);
                tmp_V_8_reg_2236 <= tmp_V_8_fu_458_p1;
                x_is_n1_reg_2246 <= x_is_n1_fu_515_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                e_frac_V_2_reg_2468 <= e_frac_V_2_fu_1486_p3;
                log_base_V_reg_2463 <= ret_V_37_fu_1457_p2(64 downto 22);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exp_Z1P_m_1_V_reg_2570 <= ret_V_40_fu_1765_p2(18 downto 1);
                exp_Z1_V_reg_2565 <= pow_reduce_anonymo_11_q0;
                exp_Z1_hi_V_reg_2575 <= pow_reduce_anonymo_11_q0(26 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln657_reg_2533 <= icmp_ln657_fu_1627_p2;
                m_fix_V_reg_2518 <= select_ln581_fu_1589_p3(65 downto 30);
                m_fix_hi_V_reg_2523 <= select_ln581_fu_1589_p3(65 downto 53);
                p_Result_57_reg_2528 <= select_ln581_fu_1589_p3(65 downto 65);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                log_sum_V_1_reg_2428 <= log_sum_V_1_fu_1317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                m_diff_lo_V_reg_2550 <= m_diff_lo_V_fu_1734_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                m_fix_a_V_reg_2545 <= r_V_28_fu_1696_p2(44 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                m_fix_l_V_reg_2512 <= m_fix_l_V_fu_1553_p1;
                select_ln1312_reg_2507 <= select_ln1312_fu_1546_p3;
                sext_ln1311_3_reg_2502 <= sext_ln1311_3_fu_1528_p1;
                ush_1_reg_2497 <= ush_1_fu_1513_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                m_frac_l_V_reg_2483 <= grp_fu_1499_p2;
                tmp_35_reg_2491 <= grp_fu_1499_p2(66 downto 66);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_22_reg_2335 <= r_V_22_fu_1037_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_23_reg_2372 <= grp_fu_1182_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_24_reg_2433 <= grp_fu_1289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_29_reg_2585 <= r_V_29_fu_2178_p2;
                ret_V_41_reg_2580 <= ret_V_41_fu_1794_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_exp_V_3_reg_2538 <= r_exp_V_3_fu_1685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ret_V_31_reg_2357 <= ret_V_31_fu_1170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln407_1_reg_2257_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_18_reg_2443 <= ret_V_34_fu_1346_p2(62 downto 24);
                trunc_ln_reg_2448 <= ret_V_34_fu_1346_p2(62 downto 40);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Z2_ind_V_fu_1743_p4 <= ret_V_39_fu_1718_p2(17 downto 13);
    a_V_2_fu_1222_p4 <= ret_V_32_fu_1202_p2(49 downto 44);
    add_ln601_fu_625_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(tmp_21_fu_615_p4));
    add_ln657_1_fu_1299_p2 <= std_logic_vector(unsigned(zext_ln157_1_fu_1251_p1) + unsigned(zext_ln157_2_fu_1295_p1));
    add_ln657_fu_1309_p2 <= std_logic_vector(unsigned(zext_ln157_fu_1305_p1) + unsigned(log_sum_V_reg_2308_pp0_iter8_reg));
    add_ln805_fu_1671_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(tmp_fu_1646_p4));
    and_ln18_1_fu_544_p2 <= (icmp_ln837_fu_538_p2 and icmp_ln833_4_fu_520_p2);
    and_ln18_2_fu_560_p2 <= (icmp_ln837_1_fu_555_p2 and icmp_ln833_6_fu_550_p2);
    and_ln18_3_fu_571_p2 <= (icmp_ln833_6_fu_550_p2 and icmp_ln833_1_fu_493_p2);
    and_ln18_fu_532_p2 <= (icmp_ln833_5_fu_526_p2 and icmp_ln833_4_fu_520_p2);
    and_ln369_fu_498_p2 <= (icmp_ln833_1_fu_493_p2 and icmp_ln369_fu_487_p2);
    and_ln371_1_fu_1941_p2 <= (xor_ln371_fu_1936_p2 and and_ln415_1_fu_1926_p2);
    and_ln371_fu_1931_p2 <= (x_is_n1_reg_2246_pp0_iter22_reg and and_ln415_1_fu_1926_p2);
    and_ln402_1_fu_665_p2 <= (xor_ln402_fu_609_p2 and and_ln402_fu_659_p2);
    and_ln402_fu_659_p2 <= (xor_ln401_fu_653_p2 and icmp_ln833_3_fu_647_p2);
    and_ln407_fu_677_p2 <= (x_is_n1_fu_515_p2 and and_ln18_fu_532_p2);
    and_ln415_1_fu_1926_p2 <= (xor_ln407_fu_1921_p2 and icmp_ln415_reg_2264_pp0_iter22_reg);
    and_ln415_fu_707_p2 <= (xor_ln415_fu_701_p2 and xor_ln386_fu_589_p2);
    and_ln451_1_fu_819_p2 <= (xor_ln450_fu_807_p2 and p_Result_51_fu_799_p3);
    and_ln451_2_fu_825_p2 <= (and_ln451_fu_813_p2 and and_ln451_1_fu_819_p2);
    and_ln451_fu_813_p2 <= (icmp_ln451_fu_777_p2 and icmp_ln451_1_fu_783_p2);
    and_ln460_1_fu_857_p2 <= (y_is_ninf_fu_751_p2 and tmp_23_fu_849_p3);
    and_ln460_2_fu_863_p2 <= (xor_ln936_1_fu_739_p2 and and_ln18_3_fu_571_p2);
    and_ln460_3_fu_869_p2 <= (p_Result_21_fu_440_p3 and icmp_ln833_2_fu_566_p2);
    and_ln460_4_fu_1952_p2 <= (xor_ln460_fu_1947_p2 and and_ln371_1_fu_1941_p2);
    and_ln460_5_fu_1958_p2 <= (icmp_ln460_reg_2286_pp0_iter22_reg and and_ln371_1_fu_1941_p2);
    and_ln460_fu_843_p2 <= (y_is_pinf_fu_745_p2 and xor_ln445_fu_765_p2);
    and_ln467_1_fu_913_p2 <= (xor_ln936_1_fu_739_p2 and icmp_ln833_2_fu_566_p2);
    and_ln467_2_fu_919_p2 <= (p_Result_21_fu_440_p3 and and_ln18_3_fu_571_p2);
    and_ln467_3_fu_931_p2 <= (y_is_pinf_fu_745_p2 and tmp_23_fu_849_p3);
    and_ln467_4_fu_1968_p2 <= (xor_ln467_fu_1963_p2 and and_ln460_5_fu_1958_p2);
    and_ln467_5_fu_1974_p2 <= (icmp_ln467_reg_2292_pp0_iter22_reg and and_ln460_5_fu_1958_p2);
    and_ln467_fu_907_p2 <= (y_is_ninf_fu_751_p2 and xor_ln445_fu_765_p2);
    and_ln657_1_fu_2024_p2 <= (xor_ln657_1_fu_2018_p2 and icmp_ln451_reg_2270_pp0_iter22_reg);
    and_ln657_fu_1979_p2 <= (or_ln657_fu_1858_p2 and icmp_ln451_reg_2270_pp0_iter22_reg);
    and_ln849_fu_1989_p2 <= (xor_ln657_fu_1984_p2 and icmp_ln849_fu_1852_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to23_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to23 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to23)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to23 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        select_ln407_fu_2141_p3 when (or_ln415_4_fu_2148_p2(0) = '1') else 
        ap_const_lv32_7FFFFFFF;
    b_exp_1_fu_963_p2 <= std_logic_vector(signed(ap_const_lv9_182) + signed(zext_ln339_fu_462_p1));
    b_exp_3_fu_969_p3 <= 
        b_exp_1_fu_963_p2 when (tmp_28_reg_2210(0) = '1') else 
        b_exp_fu_465_p2;
    b_exp_fu_465_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(zext_ln339_fu_462_p1));
    eZ_V_1_fu_1148_p3 <= (ap_const_lv8_80 & p_Val2_28_reg_2340);
    eZ_V_2_fu_1255_p3 <= (ap_const_lv13_1000 & p_Val2_35_reg_2377);
    eZ_V_fu_1075_p3 <= 
        tmp_15_fu_1062_p4 when (tmp_29_fu_1046_p3(0) = '1') else 
        zext_ln1287_2_fu_1071_p1;
    e_frac_V_2_fu_1486_p3 <= 
        e_frac_V_fu_1480_p2 when (p_Result_21_reg_2226_pp0_iter12_reg(0) = '1') else 
        p_Result_56_fu_1473_p3;
    e_frac_V_fu_1480_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(p_Result_56_fu_1473_p3));
    grp_fu_1182_p0 <= grp_fu_1182_p00(41 - 1 downto 0);
    grp_fu_1182_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_28_reg_2340),47));
    grp_fu_1182_p1 <= grp_fu_1182_p10(6 - 1 downto 0);
    grp_fu_1182_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_1_reg_2346),47));
    grp_fu_1289_p0 <= grp_fu_1289_p00(44 - 1 downto 0);
    grp_fu_1289_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_35_reg_2377),50));
    grp_fu_1289_p1 <= grp_fu_1289_p10(6 - 1 downto 0);
    grp_fu_1289_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_2_reg_2388),50));
    grp_fu_1326_p0 <= ap_const_lv52_B17217F7D1C(45 - 1 downto 0);
    grp_fu_2167_p0 <= ap_const_lv25_B8A(13 - 1 downto 0);
    icmp_ln369_fu_487_p2 <= "1" when (b_exp_fu_465_p2 = ap_const_lv9_0) else "0";
    icmp_ln401_fu_595_p2 <= "1" when (signed(m_exp_fu_475_p2) > signed(ap_const_lv9_16)) else "0";
    icmp_ln415_fu_733_p2 <= "1" when (or_ln415_1_fu_725_p3 = ap_const_lv32_0) else "0";
    icmp_ln450_fu_771_p2 <= "1" when (m_exp_fu_475_p2 = ap_const_lv9_0) else "0";
    icmp_ln451_1_fu_783_p2 <= "1" when (signed(m_exp_fu_475_p2) < signed(ap_const_lv9_18)) else "0";
    icmp_ln451_fu_777_p2 <= "1" when (signed(m_exp_fu_475_p2) > signed(ap_const_lv9_0)) else "0";
    icmp_ln460_fu_901_p2 <= "1" when (or_ln460_3_fu_893_p3 = ap_const_lv32_0) else "0";
    icmp_ln467_fu_957_p2 <= "1" when (or_ln467_2_fu_949_p3 = ap_const_lv32_0) else "0";
    icmp_ln657_fu_1627_p2 <= "0" when (sext_ln1453_fu_1623_p1 = m_frac_l_V_reg_2483_pp0_iter16_reg) else "1";
    icmp_ln805_fu_1665_p2 <= "1" when (trunc_ln805_fu_1662_p1 = ap_const_lv15_0) else "0";
    icmp_ln833_1_fu_493_p2 <= "1" when (tmp_V_6_reg_2202 = ap_const_lv23_0) else "0";
    icmp_ln833_2_fu_566_p2 <= "1" when (tmp_V_5_reg_2195 = ap_const_lv8_0) else "0";
    icmp_ln833_3_fu_647_p2 <= "1" when (p_Result_50_fu_641_p2 = ap_const_lv23_0) else "0";
    icmp_ln833_4_fu_520_p2 <= "1" when (tmp_V_7_fu_448_p4 = ap_const_lv8_FF) else "0";
    icmp_ln833_5_fu_526_p2 <= "1" when (tmp_V_8_fu_458_p1 = ap_const_lv23_0) else "0";
    icmp_ln833_6_fu_550_p2 <= "1" when (tmp_V_5_reg_2195 = ap_const_lv8_FF) else "0";
    icmp_ln833_fu_481_p2 <= "1" when (tmp_V_7_fu_448_p4 = ap_const_lv8_0) else "0";
    icmp_ln837_1_fu_555_p2 <= "0" when (tmp_V_6_reg_2202 = ap_const_lv23_0) else "1";
    icmp_ln837_fu_538_p2 <= "0" when (tmp_V_8_fu_458_p1 = ap_const_lv23_0) else "1";
    icmp_ln849_fu_1852_p2 <= "1" when (signed(tmp_34_fu_1842_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln853_fu_1868_p2 <= "1" when (signed(r_exp_V_2_fu_1835_p3) < signed(ap_const_lv10_382)) else "0";
    index0_V_fu_413_p4 <= p_Val2_s_fu_387_p1(22 downto 17);
    lhs_V_10_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_V_reg_2565),28));
    lhs_V_11_fu_1806_p3 <= (ret_V_41_reg_2580 & ap_const_lv17_0);
    lhs_V_1_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_1099_p2),46));
    lhs_V_2_fu_1155_p3 <= (tmp_16_reg_2352 & ap_const_lv14_0);
    lhs_V_3_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_31_reg_2357_pp0_iter6_reg),51));
    lhs_V_4_fu_1262_p3 <= (tmp_17_reg_2393 & ap_const_lv24_0);
    lhs_V_5_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_33_reg_2408_pp0_iter10_reg),64));
    lhs_V_6_fu_1394_p3 <= (tmp_18_reg_2443_pp0_iter12_reg & ap_const_lv24_0);
    lhs_V_7_fu_1428_p3 <= (Elog2_V_reg_2453 & ap_const_lv12_0);
        lhs_V_8_fu_1712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_V_reg_2518_pp0_iter19_reg),37));

    lhs_V_9_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_lo_V_reg_2550),19));
    lhs_V_fu_1083_p3 <= (trunc_ln657_fu_1043_p1 & ap_const_lv22_0);
    log_sum_V_1_fu_1317_p2 <= std_logic_vector(unsigned(zext_ln657_10_fu_1314_p1) + unsigned(add_ln657_fu_1309_p2));
    lshr_ln601_fu_635_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv23_7FFFFF),to_integer(unsigned('0' & zext_ln601_fu_631_p1(23-1 downto 0)))));
    m_diff_hi_V_fu_1724_p4 <= ret_V_39_fu_1718_p2(26 downto 18);
    m_diff_lo_V_fu_1734_p1 <= ret_V_39_fu_1718_p2(18 - 1 downto 0);
    m_exp_fu_475_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(zext_ln339_1_fu_471_p1));
    m_fix_l_V_fu_1553_p1 <= select_ln1312_fu_1546_p3(66 - 1 downto 0);
    mul_ln682_fu_2160_p0 <= 
        r_V_21_fu_1000_p1 when (tmp_28_reg_2210_pp0_iter1_reg(0) = '1') else 
        p_Result_54_fu_984_p4;
    mul_ln682_fu_2160_p1 <= mul_ln682_fu_2160_p10(6 - 1 downto 0);
    mul_ln682_fu_2160_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_frac_tilde_inverse_reg_2303),25));
    newSel100_fu_2124_p3 <= 
        newSel96_fu_2110_p3 when (or_cond97_reg_2610(0) = '1') else 
        p_Result_58_reg_2590;
    newSel102_fu_2130_p3 <= 
        newSel98_fu_2117_p3 when (or_cond99_reg_2615(0) = '1') else 
        newSel100_fu_2124_p3;
    newSel94_fu_2103_p3 <= 
        p_Result_53_fu_2089_p3 when (sel_tmp44_reg_2600(0) = '1') else 
        p_Result_55_fu_2096_p3;
    newSel96_fu_2110_p3 <= 
        p_Result_53_fu_2089_p3 when (and_ln460_4_reg_2595(0) = '1') else 
        p_Result_52_fu_2082_p3;
    newSel98_fu_2117_p3 <= 
        p_Result_55_fu_2096_p3 when (or_cond_reg_2605(0) = '1') else 
        newSel94_fu_2103_p3;
    or_cond95_fu_2064_p2 <= (sel_tmp44_fu_2007_p2 or and_ln467_4_fu_1968_p2);
    or_cond97_fu_2070_p2 <= (and_ln460_4_fu_1952_p2 or and_ln371_fu_1931_p2);
    or_cond99_fu_2076_p2 <= (or_cond_fu_2058_p2 or or_cond95_fu_2064_p2);
    or_cond_fu_2058_p2 <= (sel_tmp73104_fu_2052_p2 and and_ln467_5_fu_1974_p2);
    or_ln386_1_fu_583_p2 <= (or_ln386_fu_577_p2 or icmp_ln833_2_fu_566_p2);
    or_ln386_fu_577_p2 <= (xor_ln936_fu_504_p2 or and_ln18_3_fu_571_p2);
    or_ln401_fu_671_p2 <= (icmp_ln401_fu_595_p2 or and_ln402_1_fu_665_p2);
    or_ln407_1_fu_689_p2 <= (or_ln407_fu_683_p2 or icmp_ln833_fu_481_p2);
    or_ln407_fu_683_p2 <= (x_is_p1_fu_509_p2 or and_ln407_fu_677_p2);
    or_ln415_1_fu_725_p3 <= (ap_const_lv31_0 & or_ln415_2_fu_719_p2);
    or_ln415_2_fu_719_p2 <= (or_ln415_3_fu_713_p2 or and_ln18_2_fu_560_p2);
    or_ln415_3_fu_713_p2 <= (and_ln415_fu_707_p2 or and_ln18_1_fu_544_p2);
    or_ln415_4_fu_2148_p2 <= (or_ln407_1_reg_2257_pp0_iter23_reg or icmp_ln415_reg_2264_pp0_iter23_reg);
    or_ln415_fu_695_p2 <= (or_ln401_fu_671_p2 or and_ln18_fu_532_p2);
    or_ln450_fu_831_p2 <= (icmp_ln450_fu_771_p2 or and_ln451_2_fu_825_p2);
    or_ln460_1_fu_881_p2 <= (or_ln460_fu_875_p2 or and_ln460_3_fu_869_p2);
    or_ln460_2_fu_887_p2 <= (or_ln460_1_fu_881_p2 or and_ln460_1_fu_857_p2);
    or_ln460_3_fu_893_p3 <= (ap_const_lv31_0 & or_ln460_2_fu_887_p2);
    or_ln460_fu_875_p2 <= (and_ln460_fu_843_p2 or and_ln460_2_fu_863_p2);
    or_ln467_1_fu_937_p2 <= (and_ln467_fu_907_p2 or and_ln467_3_fu_931_p2);
    or_ln467_2_fu_949_p3 <= (ap_const_lv31_0 & or_ln467_3_fu_943_p2);
    or_ln467_3_fu_943_p2 <= (or_ln467_fu_925_p2 or or_ln467_1_fu_937_p2);
    or_ln467_fu_925_p2 <= (and_ln467_2_fu_919_p2 or and_ln467_1_fu_913_p2);
    or_ln657_fu_1858_p2 <= (icmp_ln849_fu_1852_p2 or icmp_ln657_reg_2533_pp0_iter22_reg);
    or_ln849_1_fu_2029_p2 <= (icmp_ln849_fu_1852_p2 or icmp_ln451_reg_2270_pp0_iter22_reg);
    or_ln849_2_fu_2040_p2 <= (xor_ln849_fu_2034_p2 or and_ln657_1_fu_2024_p2);
    or_ln849_fu_1995_p2 <= (and_ln849_fu_1989_p2 or and_ln657_fu_1979_p2);
    out_exp_V_fu_1906_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) + unsigned(trunc_ln168_fu_1902_p1));
    p_Result_21_fu_440_p3 <= p_Val2_11_fu_437_p1(31 downto 31);
    p_Result_38_fu_1655_p3 <= grp_fu_2167_p3(24 downto 24);
    p_Result_50_fu_641_p2 <= (tmp_V_8_fu_458_p1 and lshr_ln601_fu_635_p2);
    p_Result_51_fu_799_p3 <= tmp_V_8_fu_458_p1(to_integer(unsigned(sext_ln745_fu_795_p1)) downto to_integer(unsigned(sext_ln745_fu_795_p1))) when (to_integer(unsigned(sext_ln745_fu_795_p1))>= 0 and to_integer(unsigned(sext_ln745_fu_795_p1))<=22) else "-";
    p_Result_52_fu_2082_p3 <= (r_sign_reg_2278_pp0_iter23_reg & ap_const_lv31_3F800000);
    p_Result_53_fu_2089_p3 <= (r_sign_reg_2278_pp0_iter23_reg & ap_const_lv31_7F800000);
    p_Result_54_fu_984_p4 <= ((ap_const_lv1_1 & tmp_V_6_reg_2202_pp0_iter1_reg) & ap_const_lv1_0);
    p_Result_55_fu_2096_p3 <= (r_sign_reg_2278_pp0_iter23_reg & ap_const_lv31_0);
    p_Result_56_fu_1473_p3 <= (ap_const_lv2_1 & tmp_V_8_reg_2236_pp0_iter12_reg);
    p_Result_58_fu_1912_p4 <= ((r_sign_reg_2278_pp0_iter22_reg & out_exp_V_fu_1906_p2) & tmp_V_fu_1894_p3);
    p_Val2_11_fu_437_p1 <= exp_read_reg_2184;
    p_Val2_s_fu_387_p1 <= base_r;
    pow_reduce_anonymo_10_address0 <= zext_ln498_3_fu_1218_p1(6 - 1 downto 0);

    pow_reduce_anonymo_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_10_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_11_address0 <= zext_ln498_1_fu_1738_p1(9 - 1 downto 0);

    pow_reduce_anonymo_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_11_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_6_address0 <= zext_ln498_fu_431_p1(6 - 1 downto 0);

    pow_reduce_anonymo_6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_6_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_7_address0 <= zext_ln498_fu_431_p1(6 - 1 downto 0);

    pow_reduce_anonymo_7_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_7_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_8_address0 <= zext_ln498_4_fu_1242_p1(6 - 1 downto 0);

    pow_reduce_anonymo_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_8_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_9_address0 <= zext_ln498_2_fu_1247_p1(4 - 1 downto 0);

    pow_reduce_anonymo_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_9_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_address0 <= zext_ln498_5_fu_1753_p1(5 - 1 downto 0);

    pow_reduce_anonymo_ce0_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymo_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_10_fu_1541_p2 <= std_logic_vector(shift_left(unsigned(m_frac_l_V_reg_2483),to_integer(unsigned('0' & zext_ln1287_fu_1532_p1(31-1 downto 0)))));
    r_V_11_fu_1563_p2 <= std_logic_vector(shift_left(unsigned(m_fix_l_V_reg_2512),to_integer(unsigned('0' & zext_ln1253_fu_1560_p1(31-1 downto 0)))));
    r_V_12_fu_1568_p2 <= std_logic_vector(shift_right(signed(m_fix_l_V_reg_2512),to_integer(unsigned('0' & zext_ln1253_fu_1560_p1(31-1 downto 0)))));
    r_V_14_fu_1584_p2 <= std_logic_vector(shift_right(signed(m_frac_l_V_reg_2483_pp0_iter16_reg),to_integer(unsigned('0' & zext_ln1253_1_fu_1580_p1(31-1 downto 0)))));
    r_V_21_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_s_fu_993_p3),25));
    r_V_22_fu_1037_p0 <= r_V_22_fu_1037_p00(39 - 1 downto 0);
    r_V_22_fu_1037_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z1_V_fu_1023_p3),43));
    r_V_22_fu_1037_p1 <= r_V_22_fu_1037_p10(4 - 1 downto 0);
    r_V_22_fu_1037_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_reg_2329),43));
    r_V_22_fu_1037_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_22_fu_1037_p0) * unsigned(r_V_22_fu_1037_p1), 43));
    r_V_25_fu_1375_p0 <= zext_ln1070_fu_1372_p1(23 - 1 downto 0);
    r_V_25_fu_1375_p1 <= zext_ln1070_fu_1372_p1(23 - 1 downto 0);
    r_V_25_fu_1375_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_25_fu_1375_p0) * unsigned(r_V_25_fu_1375_p1), 46));
    r_V_26_fu_1573_p3 <= 
        r_V_11_fu_1563_p2 when (isNeg_reg_2313_pp0_iter16_reg(0) = '1') else 
        r_V_12_fu_1568_p2;
    r_V_28_fu_1696_p1 <= r_exp_V_3_reg_2538;
    r_V_28_fu_1696_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv46_B17217F7D) * signed(r_V_28_fu_1696_p1))), 46));
    r_V_29_fu_2178_p0 <= r_V_29_fu_2178_p00(18 - 1 downto 0);
    r_V_29_fu_2178_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_hi_V_reg_2575),36));
    r_V_29_fu_2178_p1 <= r_V_29_fu_2178_p10(18 - 1 downto 0);
    r_V_29_fu_2178_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_V_reg_2570),36));
    r_V_9_fu_1536_p2 <= std_logic_vector(shift_right(signed(m_frac_l_V_reg_2483),to_integer(unsigned('0' & zext_ln1287_fu_1532_p1(31-1 downto 0)))));
    r_V_s_fu_993_p3 <= (ap_const_lv1_1 & tmp_V_6_reg_2202_pp0_iter1_reg);
    r_exp_V_2_fu_1835_p3 <= 
        r_exp_V_3_reg_2538_pp0_iter22_reg when (tmp_33_fu_1822_p3(0) = '1') else 
        r_exp_V_fu_1830_p2;
    r_exp_V_3_fu_1685_p3 <= 
        select_ln805_fu_1677_p3 when (p_Result_38_fu_1655_p3(0) = '1') else 
        tmp_fu_1646_p4;
    r_exp_V_fu_1830_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(r_exp_V_3_reg_2538_pp0_iter22_reg));
    r_sign_fu_837_p2 <= (xor_ln386_fu_589_p2 and or_ln450_fu_831_p2);
    ret_V_30_fu_1112_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_1105_p1) - unsigned(rhs_V_1_fu_1109_p1));
    ret_V_31_fu_1170_p2 <= std_logic_vector(unsigned(zext_ln682_2_fu_1162_p1) + unsigned(rhs_V_2_fu_1166_p1));
    ret_V_32_fu_1202_p2 <= std_logic_vector(unsigned(lhs_V_3_fu_1188_p1) - unsigned(zext_ln682_3_fu_1198_p1));
    ret_V_33_fu_1277_p2 <= std_logic_vector(unsigned(zext_ln682_4_fu_1269_p1) + unsigned(rhs_V_4_fu_1273_p1));
    ret_V_34_fu_1346_p2 <= std_logic_vector(unsigned(lhs_V_5_fu_1332_p1) - unsigned(zext_ln682_5_fu_1342_p1));
    ret_V_35_fu_1408_p2 <= std_logic_vector(unsigned(zext_ln682_6_fu_1401_p1) - unsigned(zext_ln657_11_fu_1405_p1));
    ret_V_36_fu_1443_p2 <= std_logic_vector(signed(sext_ln682_fu_1435_p1) + signed(zext_ln657_fu_1439_p1));
    ret_V_37_fu_1457_p2 <= std_logic_vector(unsigned(zext_ln657_1_fu_1449_p1) + unsigned(zext_ln657_2_fu_1453_p1));
    ret_V_39_fu_1718_p2 <= std_logic_vector(signed(lhs_V_8_fu_1712_p1) - signed(rhs_V_7_fu_1715_p1));
    ret_V_40_fu_1765_p2 <= std_logic_vector(unsigned(lhs_V_9_fu_1758_p1) + unsigned(rhs_V_8_fu_1761_p1));
    ret_V_41_fu_1794_p2 <= std_logic_vector(unsigned(ap_const_lv28_4) + unsigned(lhs_V_10_fu_1791_p1));
    ret_V_42_fu_1816_p2 <= std_logic_vector(unsigned(lhs_V_11_fu_1806_p3) + unsigned(zext_ln657_15_fu_1813_p1));
    ret_V_fu_1099_p2 <= std_logic_vector(unsigned(zext_ln682_1_fu_1091_p1) + unsigned(rhs_V_fu_1095_p1));
    rhs_V_1_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_22_reg_2335),46));
    rhs_V_2_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_1_fu_1148_p3),50));
    rhs_V_3_fu_1191_p3 <= (r_V_23_reg_2372 & ap_const_lv1_0);
    rhs_V_4_fu_1273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_2_fu_1255_p3),63));
    rhs_V_5_fu_1335_p3 <= (r_V_24_reg_2433 & ap_const_lv6_0);
    rhs_V_6_fu_1635_p3 <= (p_Result_57_reg_2528 & ap_const_lv15_4000);
        rhs_V_7_fu_1715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_a_V_reg_2545),37));

    rhs_V_8_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_q0),19));
    rhs_V_fu_1095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_V_fu_1075_p3),45));
    sel_tmp44_fu_2007_p2 <= (tmp91_fu_2001_p2 and and_ln467_5_fu_1974_p2);
    sel_tmp73104_fu_2052_p2 <= (tmp93_fu_2046_p2 or tmp92_fu_2013_p2);
    sel_tmp74_fu_2137_p1 <= newSel102_fu_2130_p3;
    select_ln1312_fu_1546_p3 <= 
        r_V_9_fu_1536_p2 when (isNeg_reg_2313_pp0_iter15_reg(0) = '1') else 
        r_V_10_fu_1541_p2;
    select_ln407_fu_2141_p3 <= 
        ap_const_lv32_3F800000 when (or_ln407_1_reg_2257_pp0_iter23_reg(0) = '1') else 
        sel_tmp74_fu_2137_p1;
    select_ln581_fu_1589_p3 <= 
        r_V_14_fu_1584_p2 when (tmp_20_reg_2252_pp0_iter16_reg(0) = '1') else 
        select_ln1312_reg_2507;
    select_ln805_fu_1677_p3 <= 
        tmp_fu_1646_p4 when (icmp_ln805_fu_1665_p2(0) = '1') else 
        add_ln805_fu_1671_p2;
        sext_ln1311_2_fu_1518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_1_fu_1513_p2),9));

        sext_ln1311_3_fu_1528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_1522_p3),32));

        sext_ln1311_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_1_reg_2497),32));

        sext_ln1453_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_26_fu_1573_p3),67));

        sext_ln657_3_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(log_sum_V_1_reg_2428_pp0_iter12_reg),65));

        sext_ln682_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_7_fu_1428_p3),66));

        sext_ln745_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln745_fu_789_p2),23));

    sf_fu_1053_p4 <= ((ap_const_lv5_10 & mul_ln682_reg_2320_pp0_iter3_reg) & ap_const_lv13_0);
    sub_ln745_fu_789_p2 <= std_logic_vector(unsigned(ap_const_lv9_96) - unsigned(zext_ln339_1_fu_471_p1));
        sum_V_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln662_1_fu_1414_p4),65));

    tmp91_fu_2001_p2 <= (xor_ln181_fu_1863_p2 and or_ln849_fu_1995_p2);
    tmp92_fu_2013_p2 <= (tmp_35_reg_2491_pp0_iter22_reg and or_ln849_fu_1995_p2);
    tmp93_fu_2046_p2 <= (or_ln849_2_fu_2040_p2 and icmp_ln853_fu_1868_p2);
    tmp_11_fu_1884_p4 <= ret_V_42_fu_1816_p2(42 downto 20);
    tmp_15_fu_1062_p4 <= ((ap_const_lv5_10 & mul_ln682_reg_2320_pp0_iter3_reg) & ap_const_lv14_0);
    tmp_20_fu_601_p3 <= m_exp_fu_475_p2(8 downto 8);
    tmp_21_fu_615_p4 <= p_Val2_11_fu_437_p1(27 downto 23);
    tmp_22_fu_757_p3 <= b_exp_fu_465_p2(8 downto 8);
    tmp_23_fu_849_p3 <= b_exp_fu_465_p2(8 downto 8);
    tmp_29_fu_1046_p3 <= mul_ln682_reg_2320_pp0_iter3_reg(24 downto 24);
    tmp_33_fu_1822_p3 <= ret_V_42_fu_1816_p2(43 downto 43);
    tmp_34_fu_1842_p4 <= r_exp_V_2_fu_1835_p3(9 downto 7);
    tmp_V_6_fu_409_p1 <= p_Val2_s_fu_387_p1(23 - 1 downto 0);
    tmp_V_7_fu_448_p4 <= p_Val2_11_fu_437_p1(30 downto 23);
    tmp_V_8_fu_458_p1 <= p_Val2_11_fu_437_p1(23 - 1 downto 0);
    tmp_V_fu_1894_p3 <= 
        tmp_11_fu_1884_p4 when (tmp_33_fu_1822_p3(0) = '1') else 
        tmp_s_fu_1874_p4;
    tmp_fu_1646_p4 <= grp_fu_2167_p3(24 downto 15);
    tmp_s_fu_1874_p4 <= ret_V_42_fu_1816_p2(41 downto 19);
    trunc_ln168_fu_1902_p1 <= r_exp_V_2_fu_1835_p3(8 - 1 downto 0);
    trunc_ln657_fu_1043_p1 <= mul_ln682_reg_2320_pp0_iter3_reg(21 - 1 downto 0);
    trunc_ln662_1_fu_1414_p4 <= ret_V_35_fu_1408_p2(63 downto 24);
    trunc_ln805_fu_1662_p1 <= grp_fu_2167_p3(15 - 1 downto 0);
    ush_1_fu_1513_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(tmp_V_7_reg_2231_pp0_iter15_reg));
    ush_fu_1522_p3 <= 
        sext_ln1311_2_fu_1518_p1 when (isNeg_reg_2313_pp0_iter15_reg(0) = '1') else 
        m_exp_reg_2241_pp0_iter15_reg;
    x_is_n1_fu_515_p2 <= (p_Result_s_reg_2189 and and_ln369_fu_498_p2);
    x_is_p1_fu_509_p2 <= (xor_ln936_fu_504_p2 and and_ln369_fu_498_p2);
    xor_ln181_fu_1863_p2 <= (tmp_35_reg_2491_pp0_iter22_reg xor ap_const_lv1_1);
    xor_ln371_fu_1936_p2 <= (x_is_n1_reg_2246_pp0_iter22_reg xor ap_const_lv1_1);
    xor_ln386_fu_589_p2 <= (or_ln386_1_fu_583_p2 xor ap_const_lv1_1);
    xor_ln401_fu_653_p2 <= (icmp_ln401_fu_595_p2 xor ap_const_lv1_1);
    xor_ln402_fu_609_p2 <= (tmp_20_fu_601_p3 xor ap_const_lv1_1);
    xor_ln407_fu_1921_p2 <= (or_ln407_1_reg_2257_pp0_iter22_reg xor ap_const_lv1_1);
    xor_ln415_fu_701_p2 <= (or_ln415_fu_695_p2 xor ap_const_lv1_1);
    xor_ln445_fu_765_p2 <= (tmp_22_fu_757_p3 xor ap_const_lv1_1);
    xor_ln450_fu_807_p2 <= (icmp_ln450_fu_771_p2 xor ap_const_lv1_1);
    xor_ln460_fu_1947_p2 <= (icmp_ln460_reg_2286_pp0_iter22_reg xor ap_const_lv1_1);
    xor_ln467_fu_1963_p2 <= (icmp_ln467_reg_2292_pp0_iter22_reg xor ap_const_lv1_1);
    xor_ln657_1_fu_2018_p2 <= (or_ln657_fu_1858_p2 xor ap_const_lv1_1);
    xor_ln657_fu_1984_p2 <= (icmp_ln451_reg_2270_pp0_iter22_reg xor ap_const_lv1_1);
    xor_ln849_fu_2034_p2 <= (or_ln849_1_fu_2029_p2 xor ap_const_lv1_1);
    xor_ln936_1_fu_739_p2 <= (p_Result_21_fu_440_p3 xor ap_const_lv1_1);
    xor_ln936_fu_504_p2 <= (p_Result_s_reg_2189 xor ap_const_lv1_1);
    y_is_ninf_fu_751_p2 <= (p_Result_21_fu_440_p3 and and_ln18_fu_532_p2);
    y_is_pinf_fu_745_p2 <= (xor_ln936_1_fu_739_p2 and and_ln18_fu_532_p2);
    z1_V_fu_1023_p3 <= (mul_ln682_reg_2320 & ap_const_lv14_0);
    zext_ln1070_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_reg_2448),46));
    zext_ln1253_1_fu_1580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_fu_1557_p1),67));
    zext_ln1253_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_3_reg_2502),66));
    zext_ln1287_2_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_fu_1053_p4),44));
    zext_ln1287_fu_1532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1311_3_fu_1528_p1),67));
    zext_ln157_1_fu_1251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_10_q0),50));
    zext_ln157_2_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_8_q0),50));
    zext_ln157_fu_1305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_9_q0),56));
    zext_ln339_1_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_7_fu_448_p4),9));
    zext_ln339_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_5_reg_2195),9));
    zext_ln498_1_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_V_fu_1724_p4),64));
    zext_ln498_2_fu_1247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_reg_2329_pp0_iter7_reg),64));
    zext_ln498_3_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_1_reg_2346_pp0_iter6_reg),64));
    zext_ln498_4_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_2_fu_1222_p4),64));
    zext_ln498_5_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_ind_V_fu_1743_p4),64));
    zext_ln498_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index0_V_fu_413_p4),64));
    zext_ln601_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln601_fu_625_p2),23));
    zext_ln657_10_fu_1314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln657_1_reg_2423),56));
    zext_ln657_11_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_2458),64));
    zext_ln657_15_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_29_reg_2585),45));
    zext_ln657_1_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_36_fu_1443_p2),67));
    zext_ln657_2_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_V_fu_1424_p1),67));
    zext_ln657_fu_1439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln657_3_fu_1391_p1),66));
    zext_ln682_1_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_1083_p3),45));
    zext_ln682_2_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_2_fu_1155_p3),50));
    zext_ln682_3_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_3_fu_1191_p3),51));
    zext_ln682_4_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_4_fu_1262_p3),63));
    zext_ln682_5_fu_1342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_V_5_fu_1335_p3),64));
    zext_ln682_6_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_6_fu_1394_p3),64));
end behav;
