    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; OK
OK__0__MASK EQU 0x02
OK__0__PC EQU CYREG_PRT6_PC1
OK__0__PORT EQU 6
OK__0__SHIFT EQU 1
OK__AG EQU CYREG_PRT6_AG
OK__AMUX EQU CYREG_PRT6_AMUX
OK__BIE EQU CYREG_PRT6_BIE
OK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
OK__BYP EQU CYREG_PRT6_BYP
OK__CTL EQU CYREG_PRT6_CTL
OK__DM0 EQU CYREG_PRT6_DM0
OK__DM1 EQU CYREG_PRT6_DM1
OK__DM2 EQU CYREG_PRT6_DM2
OK__DR EQU CYREG_PRT6_DR
OK__INP_DIS EQU CYREG_PRT6_INP_DIS
OK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
OK__LCD_EN EQU CYREG_PRT6_LCD_EN
OK__MASK EQU 0x02
OK__PORT EQU 6
OK__PRT EQU CYREG_PRT6_PRT
OK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
OK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
OK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
OK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
OK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
OK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
OK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
OK__PS EQU CYREG_PRT6_PS
OK__SHIFT EQU 1
OK__SLW EQU CYREG_PRT6_SLW

; LCD_ISR
LCD_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_ISR__INTC_MASK EQU 0x04
LCD_ISR__INTC_NUMBER EQU 2
LCD_ISR__INTC_PRIOR_NUM EQU 7
LCD_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
LCD_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; LCD_Timer_TimerUDB
LCD_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
LCD_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
LCD_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LCD_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
LCD_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
LCD_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
LCD_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
LCD_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
LCD_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
LCD_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
LCD_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LCD_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LCD_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
LCD_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
LCD_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
LCD_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
LCD_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
LCD_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LCD_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
LCD_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
LCD_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
LCD_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
LCD_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
LCD_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
LCD_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
LCD_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
LCD_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LCD_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
LCD_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
LCD_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
LCD_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LCD_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LCD_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
LCD_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
LCD_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
LCD_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
LCD_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LCD_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
LCD_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
LCD_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
LCD_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
LCD_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
LCD_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
LCD_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
LCD_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
LCD_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LCD_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
LCD_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
LCD_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

; Rx_1
Rx_1__0__MASK EQU 0x02
Rx_1__0__PC EQU CYREG_PRT0_PC1
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 1
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x02
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 1
Rx_1__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT0_PC0
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT0_SLW

; CAN_1_CanIP
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

; CAN_1_isr
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BTN_OK
BTN_OK__0__MASK EQU 0x80
BTN_OK__0__PC EQU CYREG_PRT6_PC7
BTN_OK__0__PORT EQU 6
BTN_OK__0__SHIFT EQU 7
BTN_OK__AG EQU CYREG_PRT6_AG
BTN_OK__AMUX EQU CYREG_PRT6_AMUX
BTN_OK__BIE EQU CYREG_PRT6_BIE
BTN_OK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BTN_OK__BYP EQU CYREG_PRT6_BYP
BTN_OK__CTL EQU CYREG_PRT6_CTL
BTN_OK__DM0 EQU CYREG_PRT6_DM0
BTN_OK__DM1 EQU CYREG_PRT6_DM1
BTN_OK__DM2 EQU CYREG_PRT6_DM2
BTN_OK__DR EQU CYREG_PRT6_DR
BTN_OK__INP_DIS EQU CYREG_PRT6_INP_DIS
BTN_OK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BTN_OK__LCD_EN EQU CYREG_PRT6_LCD_EN
BTN_OK__MASK EQU 0x80
BTN_OK__PORT EQU 6
BTN_OK__PRT EQU CYREG_PRT6_PRT
BTN_OK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BTN_OK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BTN_OK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BTN_OK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BTN_OK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BTN_OK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BTN_OK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BTN_OK__PS EQU CYREG_PRT6_PS
BTN_OK__SHIFT EQU 7
BTN_OK__SLW EQU CYREG_PRT6_SLW

; LED_SS
LED_SS__0__MASK EQU 0x04
LED_SS__0__PC EQU CYREG_PRT4_PC2
LED_SS__0__PORT EQU 4
LED_SS__0__SHIFT EQU 2
LED_SS__AG EQU CYREG_PRT4_AG
LED_SS__AMUX EQU CYREG_PRT4_AMUX
LED_SS__BIE EQU CYREG_PRT4_BIE
LED_SS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_SS__BYP EQU CYREG_PRT4_BYP
LED_SS__CTL EQU CYREG_PRT4_CTL
LED_SS__DM0 EQU CYREG_PRT4_DM0
LED_SS__DM1 EQU CYREG_PRT4_DM1
LED_SS__DM2 EQU CYREG_PRT4_DM2
LED_SS__DR EQU CYREG_PRT4_DR
LED_SS__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_SS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_SS__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_SS__MASK EQU 0x04
LED_SS__PORT EQU 4
LED_SS__PRT EQU CYREG_PRT4_PRT
LED_SS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_SS__PS EQU CYREG_PRT4_PS
LED_SS__SHIFT EQU 2
LED_SS__SLW EQU CYREG_PRT4_SLW

; Rotary
Rotary__0__MASK EQU 0x01
Rotary__0__PC EQU CYREG_PRT5_PC0
Rotary__0__PORT EQU 5
Rotary__0__SHIFT EQU 0
Rotary__AG EQU CYREG_PRT5_AG
Rotary__AMUX EQU CYREG_PRT5_AMUX
Rotary__BIE EQU CYREG_PRT5_BIE
Rotary__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rotary__BYP EQU CYREG_PRT5_BYP
Rotary__CTL EQU CYREG_PRT5_CTL
Rotary__DM0 EQU CYREG_PRT5_DM0
Rotary__DM1 EQU CYREG_PRT5_DM1
Rotary__DM2 EQU CYREG_PRT5_DM2
Rotary__DR EQU CYREG_PRT5_DR
Rotary__INP_DIS EQU CYREG_PRT5_INP_DIS
Rotary__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rotary__LCD_EN EQU CYREG_PRT5_LCD_EN
Rotary__MASK EQU 0x01
Rotary__PORT EQU 5
Rotary__PRT EQU CYREG_PRT5_PRT
Rotary__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rotary__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rotary__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rotary__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rotary__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rotary__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rotary__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rotary__PS EQU CYREG_PRT5_PS
Rotary__SHIFT EQU 0
Rotary__SLW EQU CYREG_PRT5_SLW

; isr_OK
isr_OK__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_OK__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_OK__INTC_MASK EQU 0x20
isr_OK__INTC_NUMBER EQU 5
isr_OK__INTC_PRIOR_NUM EQU 7
isr_OK__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_OK__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_OK__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; FSM_ISR
FSM_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FSM_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FSM_ISR__INTC_MASK EQU 0x01
FSM_ISR__INTC_NUMBER EQU 0
FSM_ISR__INTC_PRIOR_NUM EQU 7
FSM_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
FSM_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FSM_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED_CLK
LED_CLK__0__MASK EQU 0x08
LED_CLK__0__PC EQU CYREG_PRT4_PC3
LED_CLK__0__PORT EQU 4
LED_CLK__0__SHIFT EQU 3
LED_CLK__AG EQU CYREG_PRT4_AG
LED_CLK__AMUX EQU CYREG_PRT4_AMUX
LED_CLK__BIE EQU CYREG_PRT4_BIE
LED_CLK__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_CLK__BYP EQU CYREG_PRT4_BYP
LED_CLK__CTL EQU CYREG_PRT4_CTL
LED_CLK__DM0 EQU CYREG_PRT4_DM0
LED_CLK__DM1 EQU CYREG_PRT4_DM1
LED_CLK__DM2 EQU CYREG_PRT4_DM2
LED_CLK__DR EQU CYREG_PRT4_DR
LED_CLK__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_CLK__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_CLK__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_CLK__MASK EQU 0x08
LED_CLK__PORT EQU 4
LED_CLK__PRT EQU CYREG_PRT4_PRT
LED_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_CLK__PS EQU CYREG_PRT4_PS
LED_CLK__SHIFT EQU 3
LED_CLK__SLW EQU CYREG_PRT4_SLW

; clock_1
clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock_1__CFG2_SRC_SEL_MASK EQU 0x07
clock_1__INDEX EQU 0x01
clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_1__PM_ACT_MSK EQU 0x02
clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_1__PM_STBY_MSK EQU 0x02

; BTN_Back
BTN_Back__0__MASK EQU 0x80
BTN_Back__0__PC EQU CYREG_PRT4_PC7
BTN_Back__0__PORT EQU 4
BTN_Back__0__SHIFT EQU 7
BTN_Back__AG EQU CYREG_PRT4_AG
BTN_Back__AMUX EQU CYREG_PRT4_AMUX
BTN_Back__BIE EQU CYREG_PRT4_BIE
BTN_Back__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BTN_Back__BYP EQU CYREG_PRT4_BYP
BTN_Back__CTL EQU CYREG_PRT4_CTL
BTN_Back__DM0 EQU CYREG_PRT4_DM0
BTN_Back__DM1 EQU CYREG_PRT4_DM1
BTN_Back__DM2 EQU CYREG_PRT4_DM2
BTN_Back__DR EQU CYREG_PRT4_DR
BTN_Back__INP_DIS EQU CYREG_PRT4_INP_DIS
BTN_Back__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BTN_Back__LCD_EN EQU CYREG_PRT4_LCD_EN
BTN_Back__MASK EQU 0x80
BTN_Back__PORT EQU 4
BTN_Back__PRT EQU CYREG_PRT4_PRT
BTN_Back__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BTN_Back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BTN_Back__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BTN_Back__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BTN_Back__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BTN_Back__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BTN_Back__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BTN_Back__PS EQU CYREG_PRT4_PS
BTN_Back__SHIFT EQU 7
BTN_Back__SLW EQU CYREG_PRT4_SLW

; Fake_ISR
Fake_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Fake_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Fake_ISR__INTC_MASK EQU 0x02
Fake_ISR__INTC_NUMBER EQU 1
Fake_ISR__INTC_PRIOR_NUM EQU 7
Fake_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Fake_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Fake_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED_MISO
LED_MISO__0__MASK EQU 0x10
LED_MISO__0__PC EQU CYREG_PRT4_PC4
LED_MISO__0__PORT EQU 4
LED_MISO__0__SHIFT EQU 4
LED_MISO__AG EQU CYREG_PRT4_AG
LED_MISO__AMUX EQU CYREG_PRT4_AMUX
LED_MISO__BIE EQU CYREG_PRT4_BIE
LED_MISO__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_MISO__BYP EQU CYREG_PRT4_BYP
LED_MISO__CTL EQU CYREG_PRT4_CTL
LED_MISO__DM0 EQU CYREG_PRT4_DM0
LED_MISO__DM1 EQU CYREG_PRT4_DM1
LED_MISO__DM2 EQU CYREG_PRT4_DM2
LED_MISO__DR EQU CYREG_PRT4_DR
LED_MISO__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_MISO__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_MISO__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_MISO__MASK EQU 0x10
LED_MISO__PORT EQU 4
LED_MISO__PRT EQU CYREG_PRT4_PRT
LED_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_MISO__PS EQU CYREG_PRT4_PS
LED_MISO__SHIFT EQU 4
LED_MISO__SLW EQU CYREG_PRT4_SLW

; LED_MOSI
LED_MOSI__0__MASK EQU 0x20
LED_MOSI__0__PC EQU CYREG_PRT4_PC5
LED_MOSI__0__PORT EQU 4
LED_MOSI__0__SHIFT EQU 5
LED_MOSI__AG EQU CYREG_PRT4_AG
LED_MOSI__AMUX EQU CYREG_PRT4_AMUX
LED_MOSI__BIE EQU CYREG_PRT4_BIE
LED_MOSI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_MOSI__BYP EQU CYREG_PRT4_BYP
LED_MOSI__CTL EQU CYREG_PRT4_CTL
LED_MOSI__DM0 EQU CYREG_PRT4_DM0
LED_MOSI__DM1 EQU CYREG_PRT4_DM1
LED_MOSI__DM2 EQU CYREG_PRT4_DM2
LED_MOSI__DR EQU CYREG_PRT4_DR
LED_MOSI__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_MOSI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_MOSI__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_MOSI__MASK EQU 0x20
LED_MOSI__PORT EQU 4
LED_MOSI__PRT EQU CYREG_PRT4_PRT
LED_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_MOSI__PS EQU CYREG_PRT4_PS
LED_MOSI__SHIFT EQU 5
LED_MOSI__SLW EQU CYREG_PRT4_SLW

; isr_back
isr_back__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_back__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_back__INTC_MASK EQU 0x40
isr_back__INTC_NUMBER EQU 6
isr_back__INTC_PRIOR_NUM EQU 7
isr_back__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_back__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_back__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FSM_Timer_TimerUDB
FSM_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
FSM_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
FSM_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
FSM_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
FSM_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
FSM_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
FSM_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
FSM_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
FSM_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
FSM_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
FSM_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
FSM_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
FSM_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
FSM_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
FSM_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
FSM_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
FSM_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
FSM_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
FSM_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
FSM_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
FSM_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
FSM_Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
FSM_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
FSM_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
FSM_Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
FSM_Timer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
FSM_Timer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
FSM_Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
FSM_Timer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
FSM_Timer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
FSM_Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
FSM_Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
FSM_Timer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
FSM_Timer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
FSM_Timer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
FSM_Timer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; LED_Strip_BSPIM
LED_Strip_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LED_Strip_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LED_Strip_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LED_Strip_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LED_Strip_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LED_Strip_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LED_Strip_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LED_Strip_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LED_Strip_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LED_Strip_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LED_Strip_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
LED_Strip_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LED_Strip_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
LED_Strip_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LED_Strip_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LED_Strip_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LED_Strip_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
LED_Strip_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LED_Strip_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LED_Strip_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
LED_Strip_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LED_Strip_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LED_Strip_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LED_Strip_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
LED_Strip_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
LED_Strip_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
LED_Strip_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
LED_Strip_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
LED_Strip_BSPIM_RxStsReg__4__MASK EQU 0x10
LED_Strip_BSPIM_RxStsReg__4__POS EQU 4
LED_Strip_BSPIM_RxStsReg__5__MASK EQU 0x20
LED_Strip_BSPIM_RxStsReg__5__POS EQU 5
LED_Strip_BSPIM_RxStsReg__6__MASK EQU 0x40
LED_Strip_BSPIM_RxStsReg__6__POS EQU 6
LED_Strip_BSPIM_RxStsReg__MASK EQU 0x70
LED_Strip_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
LED_Strip_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
LED_Strip_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB00_ST
LED_Strip_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
LED_Strip_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
LED_Strip_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
LED_Strip_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
LED_Strip_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LED_Strip_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
LED_Strip_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
LED_Strip_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
LED_Strip_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB03_A0
LED_Strip_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB03_A1
LED_Strip_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
LED_Strip_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB03_D0
LED_Strip_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB03_D1
LED_Strip_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LED_Strip_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
LED_Strip_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB03_F0
LED_Strip_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB03_F1
LED_Strip_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LED_Strip_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LED_Strip_BSPIM_TxStsReg__0__MASK EQU 0x01
LED_Strip_BSPIM_TxStsReg__0__POS EQU 0
LED_Strip_BSPIM_TxStsReg__1__MASK EQU 0x02
LED_Strip_BSPIM_TxStsReg__1__POS EQU 1
LED_Strip_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LED_Strip_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
LED_Strip_BSPIM_TxStsReg__2__MASK EQU 0x04
LED_Strip_BSPIM_TxStsReg__2__POS EQU 2
LED_Strip_BSPIM_TxStsReg__3__MASK EQU 0x08
LED_Strip_BSPIM_TxStsReg__3__POS EQU 3
LED_Strip_BSPIM_TxStsReg__4__MASK EQU 0x10
LED_Strip_BSPIM_TxStsReg__4__POS EQU 4
LED_Strip_BSPIM_TxStsReg__MASK EQU 0x1F
LED_Strip_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
LED_Strip_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LED_Strip_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST

; LED_Strip_IntClock
LED_Strip_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LED_Strip_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LED_Strip_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LED_Strip_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LED_Strip_IntClock__INDEX EQU 0x00
LED_Strip_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LED_Strip_IntClock__PM_ACT_MSK EQU 0x01
LED_Strip_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LED_Strip_IntClock__PM_STBY_MSK EQU 0x01

; LED_Strip_RxInternalInterrupt
LED_Strip_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LED_Strip_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LED_Strip_RxInternalInterrupt__INTC_MASK EQU 0x08
LED_Strip_RxInternalInterrupt__INTC_NUMBER EQU 3
LED_Strip_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
LED_Strip_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
LED_Strip_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LED_Strip_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED_Strip_TxInternalInterrupt
LED_Strip_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LED_Strip_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LED_Strip_TxInternalInterrupt__INTC_MASK EQU 0x10
LED_Strip_TxInternalInterrupt__INTC_NUMBER EQU 4
LED_Strip_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
LED_Strip_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
LED_Strip_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LED_Strip_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Fake_Timer_TimerUDB
Fake_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Fake_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Fake_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Fake_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Fake_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Fake_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Fake_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Fake_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Fake_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Fake_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Fake_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Fake_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Fake_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Fake_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Fake_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Fake_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Fake_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Fake_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Fake_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Fake_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Fake_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Fake_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Fake_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Fake_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Fake_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Fake_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Fake_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Fake_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Fake_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Fake_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Fake_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Fake_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Fake_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Fake_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Fake_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Fake_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Fake_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Fake_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Fake_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Fake_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Fake_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Fake_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Fake_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Fake_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Fake_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Fake_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Fake_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Fake_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Fake_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Fake_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Fake_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
Fake_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Fake_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Fake_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Fake_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Fake_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Fake_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Fake_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Fake_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Fake_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB02_A0
Fake_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB02_A1
Fake_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Fake_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB02_D0
Fake_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB02_D1
Fake_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Fake_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Fake_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB02_F0
Fake_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB02_F1
Fake_Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Fake_Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; isr_rotary
isr_rotary__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rotary__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rotary__INTC_MASK EQU 0x80
isr_rotary__INTC_NUMBER EQU 7
isr_rotary__INTC_PRIOR_NUM EQU 7
isr_rotary__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_rotary__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rotary__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x000000FF
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5500
CYDEV_VDDD_MV EQU 5500
CYDEV_VDDIO0_MV EQU 5500
CYDEV_VDDIO1_MV EQU 5500
CYDEV_VDDIO2_MV EQU 5500
CYDEV_VDDIO3_MV EQU 5500
CYDEV_VIO0_MV EQU 5500
CYDEV_VIO1_MV EQU 5500
CYDEV_VIO2_MV EQU 5500
CYDEV_VIO3_MV EQU 5500
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
