;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; A0
A0__0__DR EQU CYREG_GPIO_PRT0_DR
A0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A0__0__HSIOM_MASK EQU 0x0000F000
A0__0__HSIOM_SHIFT EQU 12
A0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A0__0__INTR EQU CYREG_GPIO_PRT0_INTR
A0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A0__0__MASK EQU 0x08
A0__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
A0__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
A0__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
A0__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
A0__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
A0__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
A0__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
A0__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
A0__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
A0__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
A0__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
A0__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
A0__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
A0__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
A0__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
A0__0__PC EQU CYREG_GPIO_PRT0_PC
A0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
A0__0__PORT EQU 0
A0__0__PS EQU CYREG_GPIO_PRT0_PS
A0__0__SHIFT EQU 3
A0__DR EQU CYREG_GPIO_PRT0_DR
A0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A0__INTR EQU CYREG_GPIO_PRT0_INTR
A0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A0__MASK EQU 0x08
A0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
A0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
A0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
A0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
A0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
A0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
A0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
A0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
A0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
A0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
A0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
A0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
A0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
A0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
A0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
A0__PC EQU CYREG_GPIO_PRT0_PC
A0__PC2 EQU CYREG_GPIO_PRT0_PC2
A0__PORT EQU 0
A0__PS EQU CYREG_GPIO_PRT0_PS
A0__SHIFT EQU 3

; A1
A1__0__DR EQU CYREG_GPIO_PRT0_DR
A1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A1__0__HSIOM_MASK EQU 0x000000F0
A1__0__HSIOM_SHIFT EQU 4
A1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__0__INTR EQU CYREG_GPIO_PRT0_INTR
A1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A1__0__MASK EQU 0x02
A1__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
A1__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
A1__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
A1__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
A1__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
A1__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
A1__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
A1__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
A1__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
A1__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
A1__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
A1__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
A1__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
A1__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
A1__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
A1__0__PC EQU CYREG_GPIO_PRT0_PC
A1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
A1__0__PORT EQU 0
A1__0__PS EQU CYREG_GPIO_PRT0_PS
A1__0__SHIFT EQU 1
A1__DR EQU CYREG_GPIO_PRT0_DR
A1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__INTR EQU CYREG_GPIO_PRT0_INTR
A1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A1__MASK EQU 0x02
A1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
A1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
A1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
A1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
A1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
A1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
A1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
A1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
A1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
A1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
A1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
A1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
A1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
A1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
A1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
A1__PC EQU CYREG_GPIO_PRT0_PC
A1__PC2 EQU CYREG_GPIO_PRT0_PC2
A1__PORT EQU 0
A1__PS EQU CYREG_GPIO_PRT0_PS
A1__SHIFT EQU 1

; A2
A2__0__DR EQU CYREG_GPIO_PRT0_DR
A2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A2__0__HSIOM_MASK EQU 0x0000000F
A2__0__HSIOM_SHIFT EQU 0
A2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A2__0__INTR EQU CYREG_GPIO_PRT0_INTR
A2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A2__0__MASK EQU 0x01
A2__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
A2__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
A2__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
A2__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
A2__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
A2__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
A2__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
A2__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
A2__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
A2__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
A2__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
A2__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
A2__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
A2__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
A2__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
A2__0__PC EQU CYREG_GPIO_PRT0_PC
A2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
A2__0__PORT EQU 0
A2__0__PS EQU CYREG_GPIO_PRT0_PS
A2__0__SHIFT EQU 0
A2__DR EQU CYREG_GPIO_PRT0_DR
A2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A2__INTR EQU CYREG_GPIO_PRT0_INTR
A2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A2__MASK EQU 0x01
A2__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
A2__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
A2__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
A2__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
A2__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
A2__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
A2__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
A2__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
A2__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
A2__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
A2__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
A2__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
A2__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
A2__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
A2__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
A2__PC EQU CYREG_GPIO_PRT0_PC
A2__PC2 EQU CYREG_GPIO_PRT0_PC2
A2__PORT EQU 0
A2__PS EQU CYREG_GPIO_PRT0_PS
A2__SHIFT EQU 0

; B0
B0__0__DR EQU CYREG_GPIO_PRT0_DR
B0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B0__0__HSIOM_MASK EQU 0x00F00000
B0__0__HSIOM_SHIFT EQU 20
B0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B0__0__INTR EQU CYREG_GPIO_PRT0_INTR
B0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B0__0__MASK EQU 0x20
B0__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
B0__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
B0__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
B0__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
B0__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
B0__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
B0__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
B0__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
B0__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
B0__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
B0__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
B0__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
B0__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
B0__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
B0__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
B0__0__PC EQU CYREG_GPIO_PRT0_PC
B0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
B0__0__PORT EQU 0
B0__0__PS EQU CYREG_GPIO_PRT0_PS
B0__0__SHIFT EQU 5
B0__DR EQU CYREG_GPIO_PRT0_DR
B0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B0__INTR EQU CYREG_GPIO_PRT0_INTR
B0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B0__MASK EQU 0x20
B0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
B0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
B0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
B0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
B0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
B0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
B0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
B0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
B0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
B0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
B0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
B0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
B0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
B0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
B0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
B0__PC EQU CYREG_GPIO_PRT0_PC
B0__PC2 EQU CYREG_GPIO_PRT0_PC2
B0__PORT EQU 0
B0__PS EQU CYREG_GPIO_PRT0_PS
B0__SHIFT EQU 5

; B1
B1__0__DR EQU CYREG_GPIO_PRT0_DR
B1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B1__0__HSIOM_MASK EQU 0x00000F00
B1__0__HSIOM_SHIFT EQU 8
B1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__0__INTR EQU CYREG_GPIO_PRT0_INTR
B1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B1__0__MASK EQU 0x04
B1__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
B1__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
B1__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
B1__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
B1__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
B1__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
B1__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
B1__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
B1__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
B1__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
B1__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
B1__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
B1__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
B1__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
B1__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
B1__0__PC EQU CYREG_GPIO_PRT0_PC
B1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
B1__0__PORT EQU 0
B1__0__PS EQU CYREG_GPIO_PRT0_PS
B1__0__SHIFT EQU 2
B1__DR EQU CYREG_GPIO_PRT0_DR
B1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__INTR EQU CYREG_GPIO_PRT0_INTR
B1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B1__MASK EQU 0x04
B1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
B1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
B1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
B1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
B1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
B1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
B1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
B1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
B1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
B1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
B1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
B1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
B1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
B1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
B1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
B1__PC EQU CYREG_GPIO_PRT0_PC
B1__PC2 EQU CYREG_GPIO_PRT0_PC2
B1__PORT EQU 0
B1__PS EQU CYREG_GPIO_PRT0_PS
B1__SHIFT EQU 2

; B2
B2__0__DR EQU CYREG_GPIO_PRT0_DR
B2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B2__0__HSIOM_MASK EQU 0x000F0000
B2__0__HSIOM_SHIFT EQU 16
B2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B2__0__INTR EQU CYREG_GPIO_PRT0_INTR
B2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B2__0__MASK EQU 0x10
B2__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
B2__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
B2__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
B2__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
B2__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
B2__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
B2__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
B2__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
B2__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
B2__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
B2__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
B2__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
B2__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
B2__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
B2__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
B2__0__PC EQU CYREG_GPIO_PRT0_PC
B2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
B2__0__PORT EQU 0
B2__0__PS EQU CYREG_GPIO_PRT0_PS
B2__0__SHIFT EQU 4
B2__DR EQU CYREG_GPIO_PRT0_DR
B2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B2__INTR EQU CYREG_GPIO_PRT0_INTR
B2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B2__MASK EQU 0x10
B2__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
B2__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
B2__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
B2__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
B2__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
B2__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
B2__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
B2__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
B2__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
B2__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
B2__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
B2__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
B2__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
B2__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
B2__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
B2__PC EQU CYREG_GPIO_PRT0_PC
B2__PC2 EQU CYREG_GPIO_PRT0_PC2
B2__PORT EQU 0
B2__PS EQU CYREG_GPIO_PRT0_PS
B2__SHIFT EQU 4

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000042
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000042
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x20000
ADC_IRQ__INTC_NUMBER EQU 17
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LCD
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__0__PORT EQU 11
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__1__PORT EQU 11
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__2__PORT EQU 11
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__3__PORT EQU 11
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__4__PORT EQU 11
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__5__PORT EQU 11
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL11
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__6__PORT EQU 11
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT11_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT11_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT11_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT11_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT11_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT11_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA6_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA6_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA6_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA6_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA6_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA6_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA6_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA6_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA6_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA6_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA6_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA6_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA6_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA6_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA6_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT11_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT11_PC2
LCD_LCDPort__PORT EQU 11
LCD_LCDPort__PS EQU CYREG_GPIO_PRT11_PS
LCD_LCDPort__SHIFT EQU 0

; PWM0
PWM0_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT5_CC
PWM0_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT5_CC_BUFF
PWM0_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT5_COUNTER
PWM0_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT5_CTRL
PWM0_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT5_INTR
PWM0_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT5_INTR_MASK
PWM0_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT5_INTR_MASKED
PWM0_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT5_INTR_SET
PWM0_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT5_PERIOD
PWM0_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT5_PERIOD_BUFF
PWM0_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT5_STATUS
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x20
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 5
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x2000
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 13
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x20000000
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 29
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x200000
PWM0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 21
PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x20
PWM0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 5
PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x20
PWM0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 5
PWM0_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 5
PWM0_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT5_TR_CTRL0
PWM0_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT5_TR_CTRL1
PWM0_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT5_TR_CTRL2

; PWM1
PWM1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; PWM2
PWM2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL16
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; Pot0Pin
Pot0Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Pot0Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pot0Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pot0Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pot0Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pot0Pin__0__HSIOM_MASK EQU 0x0000000F
Pot0Pin__0__HSIOM_SHIFT EQU 0
Pot0Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot0Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pot0Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot0Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pot0Pin__0__MASK EQU 0x01
Pot0Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pot0Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pot0Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pot0Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pot0Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pot0Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pot0Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pot0Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pot0Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pot0Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pot0Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pot0Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pot0Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pot0Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pot0Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pot0Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Pot0Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pot0Pin__0__PORT EQU 2
Pot0Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Pot0Pin__0__SHIFT EQU 0
Pot0Pin__DR EQU CYREG_GPIO_PRT2_DR
Pot0Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pot0Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pot0Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pot0Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot0Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Pot0Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot0Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pot0Pin__MASK EQU 0x01
Pot0Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pot0Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pot0Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pot0Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pot0Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pot0Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pot0Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pot0Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pot0Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pot0Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pot0Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pot0Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pot0Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pot0Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pot0Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pot0Pin__PC EQU CYREG_GPIO_PRT2_PC
Pot0Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Pot0Pin__PORT EQU 2
Pot0Pin__PS EQU CYREG_GPIO_PRT2_PS
Pot0Pin__SHIFT EQU 0

; Pot1Pin
Pot1Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Pot1Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pot1Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pot1Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pot1Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pot1Pin__0__HSIOM_MASK EQU 0x000000F0
Pot1Pin__0__HSIOM_SHIFT EQU 4
Pot1Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot1Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pot1Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot1Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pot1Pin__0__MASK EQU 0x02
Pot1Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pot1Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pot1Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pot1Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pot1Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pot1Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pot1Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pot1Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pot1Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pot1Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pot1Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pot1Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pot1Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pot1Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pot1Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pot1Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Pot1Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pot1Pin__0__PORT EQU 2
Pot1Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Pot1Pin__0__SHIFT EQU 1
Pot1Pin__DR EQU CYREG_GPIO_PRT2_DR
Pot1Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pot1Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pot1Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pot1Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot1Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Pot1Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot1Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pot1Pin__MASK EQU 0x02
Pot1Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pot1Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pot1Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pot1Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pot1Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pot1Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pot1Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pot1Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pot1Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pot1Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pot1Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pot1Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pot1Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pot1Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pot1Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pot1Pin__PC EQU CYREG_GPIO_PRT2_PC
Pot1Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Pot1Pin__PORT EQU 2
Pot1Pin__PS EQU CYREG_GPIO_PRT2_PS
Pot1Pin__SHIFT EQU 1

; Pot2Pin
Pot2Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Pot2Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pot2Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pot2Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pot2Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pot2Pin__0__HSIOM_MASK EQU 0x00000F00
Pot2Pin__0__HSIOM_SHIFT EQU 8
Pot2Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot2Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pot2Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot2Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pot2Pin__0__MASK EQU 0x04
Pot2Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pot2Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pot2Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pot2Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pot2Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pot2Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pot2Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pot2Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pot2Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pot2Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pot2Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pot2Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pot2Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pot2Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pot2Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pot2Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Pot2Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pot2Pin__0__PORT EQU 2
Pot2Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Pot2Pin__0__SHIFT EQU 2
Pot2Pin__DR EQU CYREG_GPIO_PRT2_DR
Pot2Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pot2Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pot2Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pot2Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot2Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Pot2Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pot2Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pot2Pin__MASK EQU 0x04
Pot2Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pot2Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pot2Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pot2Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pot2Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pot2Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pot2Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pot2Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pot2Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pot2Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pot2Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pot2Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pot2Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pot2Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pot2Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pot2Pin__PC EQU CYREG_GPIO_PRT2_PC
Pot2Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Pot2Pin__PORT EQU 2
Pot2Pin__PS EQU CYREG_GPIO_PRT2_PS
Pot2Pin__SHIFT EQU 2

; isrLim0
isrLim0__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrLim0__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrLim0__INTC_MASK EQU 0x01
isrLim0__INTC_NUMBER EQU 0
isrLim0__INTC_PRIOR_MASK EQU 0xC0
isrLim0__INTC_PRIOR_NUM EQU 3
isrLim0__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isrLim0__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrLim0__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isrLim1
isrLim1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrLim1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrLim1__INTC_MASK EQU 0x02
isrLim1__INTC_NUMBER EQU 1
isrLim1__INTC_PRIOR_MASK EQU 0xC000
isrLim1__INTC_PRIOR_NUM EQU 3
isrLim1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isrLim1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrLim1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isrLim2
isrLim2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrLim2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrLim2__INTC_MASK EQU 0x04
isrLim2__INTC_NUMBER EQU 2
isrLim2__INTC_PRIOR_MASK EQU 0xC00000
isrLim2__INTC_PRIOR_NUM EQU 3
isrLim2__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isrLim2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrLim2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; QuadDec0
QuadDec0_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec0_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec0_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec0_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec0_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec0_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec0_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec0_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec0_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec0_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec0_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec0_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec0_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; QuadDec1
QuadDec1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
QuadDec1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
QuadDec1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
QuadDec1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
QuadDec1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
QuadDec1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
QuadDec1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
QuadDec1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
QuadDec1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
QuadDec1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
QuadDec1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
QuadDec1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
QuadDec1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; QuadDec2
QuadDec2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
QuadDec2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
QuadDec2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
QuadDec2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
QuadDec2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
QuadDec2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
QuadDec2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
QuadDec2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
QuadDec2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
QuadDec2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
QuadDec2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
QuadDec2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
QuadDec2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

; LimitPin0
LimitPin0__0__DR EQU CYREG_GPIO_PRT5_DR
LimitPin0__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LimitPin0__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LimitPin0__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LimitPin0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LimitPin0__0__HSIOM_MASK EQU 0x00F00000
LimitPin0__0__HSIOM_SHIFT EQU 20
LimitPin0__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin0__0__INTR EQU CYREG_GPIO_PRT5_INTR
LimitPin0__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin0__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LimitPin0__0__MASK EQU 0x20
LimitPin0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LimitPin0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LimitPin0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LimitPin0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LimitPin0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LimitPin0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LimitPin0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LimitPin0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LimitPin0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LimitPin0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LimitPin0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LimitPin0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LimitPin0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LimitPin0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LimitPin0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LimitPin0__0__PC EQU CYREG_GPIO_PRT5_PC
LimitPin0__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LimitPin0__0__PORT EQU 5
LimitPin0__0__PS EQU CYREG_GPIO_PRT5_PS
LimitPin0__0__SHIFT EQU 5
LimitPin0__DR EQU CYREG_GPIO_PRT5_DR
LimitPin0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LimitPin0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LimitPin0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LimitPin0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin0__INTR EQU CYREG_GPIO_PRT5_INTR
LimitPin0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LimitPin0__MASK EQU 0x20
LimitPin0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LimitPin0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LimitPin0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LimitPin0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LimitPin0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LimitPin0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LimitPin0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LimitPin0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LimitPin0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LimitPin0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LimitPin0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LimitPin0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LimitPin0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LimitPin0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LimitPin0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LimitPin0__PC EQU CYREG_GPIO_PRT5_PC
LimitPin0__PC2 EQU CYREG_GPIO_PRT5_PC2
LimitPin0__PORT EQU 5
LimitPin0__PS EQU CYREG_GPIO_PRT5_PS
LimitPin0__SHIFT EQU 5
LimitPin0__SNAP EQU CYREG_GPIO_PRT5_INTR

; LimitPin1
LimitPin1__0__DR EQU CYREG_GPIO_PRT5_DR
LimitPin1__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LimitPin1__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LimitPin1__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LimitPin1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LimitPin1__0__HSIOM_MASK EQU 0x000F0000
LimitPin1__0__HSIOM_SHIFT EQU 16
LimitPin1__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin1__0__INTR EQU CYREG_GPIO_PRT5_INTR
LimitPin1__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin1__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LimitPin1__0__MASK EQU 0x10
LimitPin1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LimitPin1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LimitPin1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LimitPin1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LimitPin1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LimitPin1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LimitPin1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LimitPin1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LimitPin1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LimitPin1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LimitPin1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LimitPin1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LimitPin1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LimitPin1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LimitPin1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LimitPin1__0__PC EQU CYREG_GPIO_PRT5_PC
LimitPin1__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LimitPin1__0__PORT EQU 5
LimitPin1__0__PS EQU CYREG_GPIO_PRT5_PS
LimitPin1__0__SHIFT EQU 4
LimitPin1__DR EQU CYREG_GPIO_PRT5_DR
LimitPin1__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LimitPin1__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LimitPin1__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LimitPin1__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin1__INTR EQU CYREG_GPIO_PRT5_INTR
LimitPin1__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LimitPin1__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LimitPin1__MASK EQU 0x10
LimitPin1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LimitPin1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LimitPin1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LimitPin1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LimitPin1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LimitPin1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LimitPin1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LimitPin1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LimitPin1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LimitPin1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LimitPin1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LimitPin1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LimitPin1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LimitPin1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LimitPin1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LimitPin1__PC EQU CYREG_GPIO_PRT5_PC
LimitPin1__PC2 EQU CYREG_GPIO_PRT5_PC2
LimitPin1__PORT EQU 5
LimitPin1__PS EQU CYREG_GPIO_PRT5_PS
LimitPin1__SHIFT EQU 4
LimitPin1__SNAP EQU CYREG_GPIO_PRT5_INTR

; LimitPin2
LimitPin2__0__DR EQU CYREG_GPIO_PRT1_DR
LimitPin2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LimitPin2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LimitPin2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LimitPin2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LimitPin2__0__HSIOM_MASK EQU 0x0000F000
LimitPin2__0__HSIOM_SHIFT EQU 12
LimitPin2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LimitPin2__0__INTR EQU CYREG_GPIO_PRT1_INTR
LimitPin2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LimitPin2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LimitPin2__0__MASK EQU 0x08
LimitPin2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LimitPin2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LimitPin2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LimitPin2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LimitPin2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LimitPin2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LimitPin2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LimitPin2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LimitPin2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LimitPin2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LimitPin2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LimitPin2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LimitPin2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LimitPin2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LimitPin2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LimitPin2__0__PC EQU CYREG_GPIO_PRT1_PC
LimitPin2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LimitPin2__0__PORT EQU 1
LimitPin2__0__PS EQU CYREG_GPIO_PRT1_PS
LimitPin2__0__SHIFT EQU 3
LimitPin2__DR EQU CYREG_GPIO_PRT1_DR
LimitPin2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LimitPin2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LimitPin2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LimitPin2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LimitPin2__INTR EQU CYREG_GPIO_PRT1_INTR
LimitPin2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LimitPin2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LimitPin2__MASK EQU 0x08
LimitPin2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LimitPin2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LimitPin2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LimitPin2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LimitPin2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LimitPin2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LimitPin2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LimitPin2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LimitPin2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LimitPin2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LimitPin2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LimitPin2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LimitPin2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LimitPin2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LimitPin2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LimitPin2__PC EQU CYREG_GPIO_PRT1_PC
LimitPin2__PC2 EQU CYREG_GPIO_PRT1_PC2
LimitPin2__PORT EQU 1
LimitPin2__PS EQU CYREG_GPIO_PRT1_PS
LimitPin2__SHIFT EQU 3
LimitPin2__SNAP EQU CYREG_GPIO_PRT1_INTR

; QuadClock
QuadClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL15
QuadClock__DIV_ID EQU 0x00000041
QuadClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
QuadClock__PA_DIV_ID EQU 0x000000FF

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101311A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
