;redcode
;assert 1
	SPL 0, -52
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	DJN 400, 90
	MOV -1, <-20
	SUB @127, 100
	CMP #12, 100
	CMP #12, 100
	SUB <300, 90
	SUB @121, 106
	SUB @127, 100
	SUB @127, 100
	CMP @121, 106
	SUB <300, 90
	SUB -7, <-420
	JMP -1, @-20
	SUB @127, 106
	SUB @227, 100
	SUB @127, 106
	JMN -0, 0
	CMP -32, @10
	CMP -32, @10
	CMP @227, 100
	SLT 123, 0
	SUB #27, 100
	SUB #321, 1
	SUB -32, @10
	CMP @127, 100
	SUB #27, 100
	SUB #72, @200
	SPL 0, 300
	SUB -7, <420
	SUB -7, <-420
	SLT 123, 0
	SPL 0, 300
	JMN 0, <9
	CMP #12, 100
	SUB @127, 106
	JMN -0, 0
	SPL -32, #10
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB #321, 101
	MOV -7, <-20
	SLT 123, 0
