$date
	Wed May 21 18:36:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fir_tb $end
$var wire 16 ! sample_out [15:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 8 $ sample_in [7:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 8 % sample_in [7:0] $end
$var parameter 32 & h0 $end
$var parameter 32 ' h1 $end
$var parameter 32 ( h2 $end
$var reg 16 ) sample_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 (
b10 '
b1 &
$end
#0
$dumpvars
b0 )
b0 %
b0 $
1#
0"
b0 !
$end
#5000
1"
#10000
0"
0#
#15000
1"
#20000
0"
b101 $
b101 %
#25000
1"
#30000
0"
b1010 $
b1010 %
#35000
b101 !
b101 )
1"
#40000
0"
b1111 $
b1111 %
#45000
b10100 !
b10100 )
1"
#50000
0"
b10100 $
b10100 %
#55000
b101000 !
b101000 )
1"
#60000
0"
b0 $
b0 %
#65000
b111100 !
b111100 )
1"
#70000
0"
#75000
b110111 !
b110111 )
1"
#80000
0"
#85000
b10100 !
b10100 )
1"
#90000
0"
#95000
b0 !
b0 )
1"
#100000
0"
#105000
1"
#110000
0"
