-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sliding_window is
port (
    in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    out_V_V1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V1_full_n : IN STD_LOGIC;
    out_V_V1_write : OUT STD_LOGIC;
    out_V_V2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V2_full_n : IN STD_LOGIC;
    out_V_V2_write : OUT STD_LOGIC;
    out_V_V3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V3_full_n : IN STD_LOGIC;
    out_V_V3_write : OUT STD_LOGIC;
    out_V_V4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V4_full_n : IN STD_LOGIC;
    out_V_V4_write : OUT STD_LOGIC;
    out_V_V15_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V15_full_n : IN STD_LOGIC;
    out_V_V15_write : OUT STD_LOGIC;
    out_V_V16_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V16_full_n : IN STD_LOGIC;
    out_V_V16_write : OUT STD_LOGIC;
    out_V_V17_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V17_full_n : IN STD_LOGIC;
    out_V_V17_write : OUT STD_LOGIC;
    out_V_V18_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V18_full_n : IN STD_LOGIC;
    out_V_V18_write : OUT STD_LOGIC;
    out_V_V19_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V19_full_n : IN STD_LOGIC;
    out_V_V19_write : OUT STD_LOGIC;
    out_V_V210_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V210_full_n : IN STD_LOGIC;
    out_V_V210_write : OUT STD_LOGIC;
    out_V_V211_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V211_full_n : IN STD_LOGIC;
    out_V_V211_write : OUT STD_LOGIC;
    out_V_V212_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V212_full_n : IN STD_LOGIC;
    out_V_V212_write : OUT STD_LOGIC;
    out_V_V213_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V213_full_n : IN STD_LOGIC;
    out_V_V213_write : OUT STD_LOGIC;
    out_V_V214_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V214_full_n : IN STD_LOGIC;
    out_V_V214_write : OUT STD_LOGIC;
    out_V_V315_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V315_full_n : IN STD_LOGIC;
    out_V_V315_write : OUT STD_LOGIC;
    out_V_V316_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V316_full_n : IN STD_LOGIC;
    out_V_V316_write : OUT STD_LOGIC;
    out_V_V317_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V317_full_n : IN STD_LOGIC;
    out_V_V317_write : OUT STD_LOGIC;
    out_V_V318_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V318_full_n : IN STD_LOGIC;
    out_V_V318_write : OUT STD_LOGIC;
    out_V_V319_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V319_full_n : IN STD_LOGIC;
    out_V_V319_write : OUT STD_LOGIC;
    out_V_V420_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V420_full_n : IN STD_LOGIC;
    out_V_V420_write : OUT STD_LOGIC;
    out_V_V421_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V421_full_n : IN STD_LOGIC;
    out_V_V421_write : OUT STD_LOGIC;
    out_V_V422_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V422_full_n : IN STD_LOGIC;
    out_V_V422_write : OUT STD_LOGIC;
    out_V_V423_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V423_full_n : IN STD_LOGIC;
    out_V_V423_write : OUT STD_LOGIC;
    out_V_V424_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V424_full_n : IN STD_LOGIC;
    out_V_V424_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of sliding_window is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal sliding_window_line_U0_ap_start : STD_LOGIC;
    signal sliding_window_line_U0_ap_done : STD_LOGIC;
    signal sliding_window_line_U0_ap_continue : STD_LOGIC;
    signal sliding_window_line_U0_ap_idle : STD_LOGIC;
    signal sliding_window_line_U0_ap_ready : STD_LOGIC;
    signal sliding_window_line_U0_in_V_V_read : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_0_0_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_0_0_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_0_1_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_0_1_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_0_2_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_0_2_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_0_3_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_0_3_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_0_4_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_0_4_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_1_0_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_1_0_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_1_1_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_1_1_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_1_2_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_1_2_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_1_3_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_1_3_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_1_4_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_1_4_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_2_0_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_2_0_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_2_1_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_2_1_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_2_2_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_2_2_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_2_3_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_2_3_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_2_4_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_2_4_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_3_0_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_3_0_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_3_1_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_3_1_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_3_2_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_3_2_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_3_3_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_3_3_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_3_4_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_3_4_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_4_0_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_4_0_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_4_1_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_4_1_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_4_2_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_4_2_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_4_3_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_4_3_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_frame_buffer_4_4_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_line_U0_frame_buffer_4_4_V_V_write : STD_LOGIC;
    signal sliding_window_line_U0_start_out : STD_LOGIC;
    signal sliding_window_line_U0_start_write : STD_LOGIC;
    signal sliding_window_out_U0_ap_start : STD_LOGIC;
    signal sliding_window_out_U0_ap_done : STD_LOGIC;
    signal sliding_window_out_U0_ap_continue : STD_LOGIC;
    signal sliding_window_out_U0_ap_idle : STD_LOGIC;
    signal sliding_window_out_U0_ap_ready : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_0_0_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_0_1_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V1_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_0_2_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_0_3_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V3_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V3_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_0_4_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_1_0_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_1_1_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V4_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V4_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V25_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V25_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V255_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V255_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_1_2_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_1_3_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V256_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V256_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V257_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V257_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_1_4_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_2_0_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_2_1_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V258_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V258_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V26_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V26_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V269_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V269_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_2_2_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_2_3_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2610_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2610_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2611_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2611_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_2_4_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_3_0_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_3_1_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2612_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2612_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V27_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V27_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2713_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2713_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_3_2_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_3_3_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2714_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2714_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2715_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2715_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_3_4_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_4_0_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_4_1_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2716_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2716_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V28_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V28_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2817_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2817_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_4_2_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_4_3_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2818_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2818_write : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2819_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2819_write : STD_LOGIC;
    signal sliding_window_out_U0_frame_buffer_4_4_V_V_read : STD_LOGIC;
    signal sliding_window_out_U0_out_V_V2820_din : STD_LOGIC_VECTOR (15 downto 0);
    signal sliding_window_out_U0_out_V_V2820_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal frame_buffer_0_0_full_n : STD_LOGIC;
    signal frame_buffer_0_0_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_0_0_empty_n : STD_LOGIC;
    signal frame_buffer_0_1_full_n : STD_LOGIC;
    signal frame_buffer_0_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_0_1_empty_n : STD_LOGIC;
    signal frame_buffer_0_2_full_n : STD_LOGIC;
    signal frame_buffer_0_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_0_2_empty_n : STD_LOGIC;
    signal frame_buffer_0_3_full_n : STD_LOGIC;
    signal frame_buffer_0_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_0_3_empty_n : STD_LOGIC;
    signal frame_buffer_0_4_full_n : STD_LOGIC;
    signal frame_buffer_0_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_0_4_empty_n : STD_LOGIC;
    signal frame_buffer_1_0_full_n : STD_LOGIC;
    signal frame_buffer_1_0_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_1_0_empty_n : STD_LOGIC;
    signal frame_buffer_1_1_full_n : STD_LOGIC;
    signal frame_buffer_1_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_1_1_empty_n : STD_LOGIC;
    signal frame_buffer_1_2_full_n : STD_LOGIC;
    signal frame_buffer_1_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_1_2_empty_n : STD_LOGIC;
    signal frame_buffer_1_3_full_n : STD_LOGIC;
    signal frame_buffer_1_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_1_3_empty_n : STD_LOGIC;
    signal frame_buffer_1_4_full_n : STD_LOGIC;
    signal frame_buffer_1_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_1_4_empty_n : STD_LOGIC;
    signal frame_buffer_2_0_full_n : STD_LOGIC;
    signal frame_buffer_2_0_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_2_0_empty_n : STD_LOGIC;
    signal frame_buffer_2_1_full_n : STD_LOGIC;
    signal frame_buffer_2_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_2_1_empty_n : STD_LOGIC;
    signal frame_buffer_2_2_full_n : STD_LOGIC;
    signal frame_buffer_2_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_2_2_empty_n : STD_LOGIC;
    signal frame_buffer_2_3_full_n : STD_LOGIC;
    signal frame_buffer_2_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_2_3_empty_n : STD_LOGIC;
    signal frame_buffer_2_4_full_n : STD_LOGIC;
    signal frame_buffer_2_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_2_4_empty_n : STD_LOGIC;
    signal frame_buffer_3_0_full_n : STD_LOGIC;
    signal frame_buffer_3_0_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_3_0_empty_n : STD_LOGIC;
    signal frame_buffer_3_1_full_n : STD_LOGIC;
    signal frame_buffer_3_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_3_1_empty_n : STD_LOGIC;
    signal frame_buffer_3_2_full_n : STD_LOGIC;
    signal frame_buffer_3_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_3_2_empty_n : STD_LOGIC;
    signal frame_buffer_3_3_full_n : STD_LOGIC;
    signal frame_buffer_3_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_3_3_empty_n : STD_LOGIC;
    signal frame_buffer_3_4_full_n : STD_LOGIC;
    signal frame_buffer_3_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_3_4_empty_n : STD_LOGIC;
    signal frame_buffer_4_0_full_n : STD_LOGIC;
    signal frame_buffer_4_0_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_4_0_empty_n : STD_LOGIC;
    signal frame_buffer_4_1_full_n : STD_LOGIC;
    signal frame_buffer_4_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_4_1_empty_n : STD_LOGIC;
    signal frame_buffer_4_2_full_n : STD_LOGIC;
    signal frame_buffer_4_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_4_2_empty_n : STD_LOGIC;
    signal frame_buffer_4_3_full_n : STD_LOGIC;
    signal frame_buffer_4_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_4_3_empty_n : STD_LOGIC;
    signal frame_buffer_4_4_full_n : STD_LOGIC;
    signal frame_buffer_4_4_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal frame_buffer_4_4_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_sliding_window_out_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sliding_window_out_U0_full_n : STD_LOGIC;
    signal start_for_sliding_window_out_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sliding_window_out_U0_empty_n : STD_LOGIC;
    signal sliding_window_out_U0_start_full_n : STD_LOGIC;
    signal sliding_window_out_U0_start_write : STD_LOGIC;

    component sliding_window_line_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        frame_buffer_0_0_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_0_V_V_full_n : IN STD_LOGIC;
        frame_buffer_0_0_V_V_write : OUT STD_LOGIC;
        frame_buffer_0_1_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_1_V_V_full_n : IN STD_LOGIC;
        frame_buffer_0_1_V_V_write : OUT STD_LOGIC;
        frame_buffer_0_2_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_2_V_V_full_n : IN STD_LOGIC;
        frame_buffer_0_2_V_V_write : OUT STD_LOGIC;
        frame_buffer_0_3_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_3_V_V_full_n : IN STD_LOGIC;
        frame_buffer_0_3_V_V_write : OUT STD_LOGIC;
        frame_buffer_0_4_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_4_V_V_full_n : IN STD_LOGIC;
        frame_buffer_0_4_V_V_write : OUT STD_LOGIC;
        frame_buffer_1_0_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_0_V_V_full_n : IN STD_LOGIC;
        frame_buffer_1_0_V_V_write : OUT STD_LOGIC;
        frame_buffer_1_1_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_1_V_V_full_n : IN STD_LOGIC;
        frame_buffer_1_1_V_V_write : OUT STD_LOGIC;
        frame_buffer_1_2_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_2_V_V_full_n : IN STD_LOGIC;
        frame_buffer_1_2_V_V_write : OUT STD_LOGIC;
        frame_buffer_1_3_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_3_V_V_full_n : IN STD_LOGIC;
        frame_buffer_1_3_V_V_write : OUT STD_LOGIC;
        frame_buffer_1_4_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_4_V_V_full_n : IN STD_LOGIC;
        frame_buffer_1_4_V_V_write : OUT STD_LOGIC;
        frame_buffer_2_0_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_0_V_V_full_n : IN STD_LOGIC;
        frame_buffer_2_0_V_V_write : OUT STD_LOGIC;
        frame_buffer_2_1_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_1_V_V_full_n : IN STD_LOGIC;
        frame_buffer_2_1_V_V_write : OUT STD_LOGIC;
        frame_buffer_2_2_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_2_V_V_full_n : IN STD_LOGIC;
        frame_buffer_2_2_V_V_write : OUT STD_LOGIC;
        frame_buffer_2_3_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_3_V_V_full_n : IN STD_LOGIC;
        frame_buffer_2_3_V_V_write : OUT STD_LOGIC;
        frame_buffer_2_4_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_4_V_V_full_n : IN STD_LOGIC;
        frame_buffer_2_4_V_V_write : OUT STD_LOGIC;
        frame_buffer_3_0_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_0_V_V_full_n : IN STD_LOGIC;
        frame_buffer_3_0_V_V_write : OUT STD_LOGIC;
        frame_buffer_3_1_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_1_V_V_full_n : IN STD_LOGIC;
        frame_buffer_3_1_V_V_write : OUT STD_LOGIC;
        frame_buffer_3_2_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_2_V_V_full_n : IN STD_LOGIC;
        frame_buffer_3_2_V_V_write : OUT STD_LOGIC;
        frame_buffer_3_3_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_3_V_V_full_n : IN STD_LOGIC;
        frame_buffer_3_3_V_V_write : OUT STD_LOGIC;
        frame_buffer_3_4_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_4_V_V_full_n : IN STD_LOGIC;
        frame_buffer_3_4_V_V_write : OUT STD_LOGIC;
        frame_buffer_4_0_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_0_V_V_full_n : IN STD_LOGIC;
        frame_buffer_4_0_V_V_write : OUT STD_LOGIC;
        frame_buffer_4_1_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_1_V_V_full_n : IN STD_LOGIC;
        frame_buffer_4_1_V_V_write : OUT STD_LOGIC;
        frame_buffer_4_2_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_2_V_V_full_n : IN STD_LOGIC;
        frame_buffer_4_2_V_V_write : OUT STD_LOGIC;
        frame_buffer_4_3_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_3_V_V_full_n : IN STD_LOGIC;
        frame_buffer_4_3_V_V_write : OUT STD_LOGIC;
        frame_buffer_4_4_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_4_V_V_full_n : IN STD_LOGIC;
        frame_buffer_4_4_V_V_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component sliding_window_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        frame_buffer_0_0_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_0_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_0_0_V_V_read : OUT STD_LOGIC;
        frame_buffer_0_1_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_1_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_0_1_V_V_read : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        out_V_V1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V1_full_n : IN STD_LOGIC;
        out_V_V1_write : OUT STD_LOGIC;
        frame_buffer_0_2_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_2_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_0_2_V_V_read : OUT STD_LOGIC;
        frame_buffer_0_3_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_3_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_0_3_V_V_read : OUT STD_LOGIC;
        out_V_V2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2_full_n : IN STD_LOGIC;
        out_V_V2_write : OUT STD_LOGIC;
        out_V_V3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V3_full_n : IN STD_LOGIC;
        out_V_V3_write : OUT STD_LOGIC;
        frame_buffer_0_4_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_0_4_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_0_4_V_V_read : OUT STD_LOGIC;
        frame_buffer_1_0_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_0_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_1_0_V_V_read : OUT STD_LOGIC;
        frame_buffer_1_1_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_1_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_1_1_V_V_read : OUT STD_LOGIC;
        out_V_V4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V4_full_n : IN STD_LOGIC;
        out_V_V4_write : OUT STD_LOGIC;
        out_V_V25_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V25_full_n : IN STD_LOGIC;
        out_V_V25_write : OUT STD_LOGIC;
        out_V_V255_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V255_full_n : IN STD_LOGIC;
        out_V_V255_write : OUT STD_LOGIC;
        frame_buffer_1_2_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_2_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_1_2_V_V_read : OUT STD_LOGIC;
        frame_buffer_1_3_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_3_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_1_3_V_V_read : OUT STD_LOGIC;
        out_V_V256_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V256_full_n : IN STD_LOGIC;
        out_V_V256_write : OUT STD_LOGIC;
        out_V_V257_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V257_full_n : IN STD_LOGIC;
        out_V_V257_write : OUT STD_LOGIC;
        frame_buffer_1_4_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_1_4_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_1_4_V_V_read : OUT STD_LOGIC;
        frame_buffer_2_0_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_0_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_2_0_V_V_read : OUT STD_LOGIC;
        frame_buffer_2_1_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_1_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_2_1_V_V_read : OUT STD_LOGIC;
        out_V_V258_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V258_full_n : IN STD_LOGIC;
        out_V_V258_write : OUT STD_LOGIC;
        out_V_V26_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V26_full_n : IN STD_LOGIC;
        out_V_V26_write : OUT STD_LOGIC;
        out_V_V269_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V269_full_n : IN STD_LOGIC;
        out_V_V269_write : OUT STD_LOGIC;
        frame_buffer_2_2_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_2_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_2_2_V_V_read : OUT STD_LOGIC;
        frame_buffer_2_3_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_3_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_2_3_V_V_read : OUT STD_LOGIC;
        out_V_V2610_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2610_full_n : IN STD_LOGIC;
        out_V_V2610_write : OUT STD_LOGIC;
        out_V_V2611_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2611_full_n : IN STD_LOGIC;
        out_V_V2611_write : OUT STD_LOGIC;
        frame_buffer_2_4_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_2_4_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_2_4_V_V_read : OUT STD_LOGIC;
        frame_buffer_3_0_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_0_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_3_0_V_V_read : OUT STD_LOGIC;
        frame_buffer_3_1_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_1_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_3_1_V_V_read : OUT STD_LOGIC;
        out_V_V2612_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2612_full_n : IN STD_LOGIC;
        out_V_V2612_write : OUT STD_LOGIC;
        out_V_V27_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V27_full_n : IN STD_LOGIC;
        out_V_V27_write : OUT STD_LOGIC;
        out_V_V2713_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2713_full_n : IN STD_LOGIC;
        out_V_V2713_write : OUT STD_LOGIC;
        frame_buffer_3_2_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_2_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_3_2_V_V_read : OUT STD_LOGIC;
        frame_buffer_3_3_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_3_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_3_3_V_V_read : OUT STD_LOGIC;
        out_V_V2714_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2714_full_n : IN STD_LOGIC;
        out_V_V2714_write : OUT STD_LOGIC;
        out_V_V2715_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2715_full_n : IN STD_LOGIC;
        out_V_V2715_write : OUT STD_LOGIC;
        frame_buffer_3_4_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_3_4_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_3_4_V_V_read : OUT STD_LOGIC;
        frame_buffer_4_0_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_0_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_4_0_V_V_read : OUT STD_LOGIC;
        frame_buffer_4_1_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_1_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_4_1_V_V_read : OUT STD_LOGIC;
        out_V_V2716_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2716_full_n : IN STD_LOGIC;
        out_V_V2716_write : OUT STD_LOGIC;
        out_V_V28_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V28_full_n : IN STD_LOGIC;
        out_V_V28_write : OUT STD_LOGIC;
        out_V_V2817_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2817_full_n : IN STD_LOGIC;
        out_V_V2817_write : OUT STD_LOGIC;
        frame_buffer_4_2_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_2_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_4_2_V_V_read : OUT STD_LOGIC;
        frame_buffer_4_3_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_3_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_4_3_V_V_read : OUT STD_LOGIC;
        out_V_V2818_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2818_full_n : IN STD_LOGIC;
        out_V_V2818_write : OUT STD_LOGIC;
        out_V_V2819_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2819_full_n : IN STD_LOGIC;
        out_V_V2819_write : OUT STD_LOGIC;
        frame_buffer_4_4_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        frame_buffer_4_4_V_V_empty_n : IN STD_LOGIC;
        frame_buffer_4_4_V_V_read : OUT STD_LOGIC;
        out_V_V2820_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V2820_full_n : IN STD_LOGIC;
        out_V_V2820_write : OUT STD_LOGIC );
    end component;


    component fifo_w16_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_slidingcud IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    sliding_window_line_U0 : component sliding_window_line_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => sliding_window_line_U0_ap_start,
        start_full_n => start_for_sliding_window_out_U0_full_n,
        ap_done => sliding_window_line_U0_ap_done,
        ap_continue => sliding_window_line_U0_ap_continue,
        ap_idle => sliding_window_line_U0_ap_idle,
        ap_ready => sliding_window_line_U0_ap_ready,
        in_V_V_dout => in_V_V_dout,
        in_V_V_empty_n => in_V_V_empty_n,
        in_V_V_read => sliding_window_line_U0_in_V_V_read,
        frame_buffer_0_0_V_V_din => sliding_window_line_U0_frame_buffer_0_0_V_V_din,
        frame_buffer_0_0_V_V_full_n => frame_buffer_0_0_full_n,
        frame_buffer_0_0_V_V_write => sliding_window_line_U0_frame_buffer_0_0_V_V_write,
        frame_buffer_0_1_V_V_din => sliding_window_line_U0_frame_buffer_0_1_V_V_din,
        frame_buffer_0_1_V_V_full_n => frame_buffer_0_1_full_n,
        frame_buffer_0_1_V_V_write => sliding_window_line_U0_frame_buffer_0_1_V_V_write,
        frame_buffer_0_2_V_V_din => sliding_window_line_U0_frame_buffer_0_2_V_V_din,
        frame_buffer_0_2_V_V_full_n => frame_buffer_0_2_full_n,
        frame_buffer_0_2_V_V_write => sliding_window_line_U0_frame_buffer_0_2_V_V_write,
        frame_buffer_0_3_V_V_din => sliding_window_line_U0_frame_buffer_0_3_V_V_din,
        frame_buffer_0_3_V_V_full_n => frame_buffer_0_3_full_n,
        frame_buffer_0_3_V_V_write => sliding_window_line_U0_frame_buffer_0_3_V_V_write,
        frame_buffer_0_4_V_V_din => sliding_window_line_U0_frame_buffer_0_4_V_V_din,
        frame_buffer_0_4_V_V_full_n => frame_buffer_0_4_full_n,
        frame_buffer_0_4_V_V_write => sliding_window_line_U0_frame_buffer_0_4_V_V_write,
        frame_buffer_1_0_V_V_din => sliding_window_line_U0_frame_buffer_1_0_V_V_din,
        frame_buffer_1_0_V_V_full_n => frame_buffer_1_0_full_n,
        frame_buffer_1_0_V_V_write => sliding_window_line_U0_frame_buffer_1_0_V_V_write,
        frame_buffer_1_1_V_V_din => sliding_window_line_U0_frame_buffer_1_1_V_V_din,
        frame_buffer_1_1_V_V_full_n => frame_buffer_1_1_full_n,
        frame_buffer_1_1_V_V_write => sliding_window_line_U0_frame_buffer_1_1_V_V_write,
        frame_buffer_1_2_V_V_din => sliding_window_line_U0_frame_buffer_1_2_V_V_din,
        frame_buffer_1_2_V_V_full_n => frame_buffer_1_2_full_n,
        frame_buffer_1_2_V_V_write => sliding_window_line_U0_frame_buffer_1_2_V_V_write,
        frame_buffer_1_3_V_V_din => sliding_window_line_U0_frame_buffer_1_3_V_V_din,
        frame_buffer_1_3_V_V_full_n => frame_buffer_1_3_full_n,
        frame_buffer_1_3_V_V_write => sliding_window_line_U0_frame_buffer_1_3_V_V_write,
        frame_buffer_1_4_V_V_din => sliding_window_line_U0_frame_buffer_1_4_V_V_din,
        frame_buffer_1_4_V_V_full_n => frame_buffer_1_4_full_n,
        frame_buffer_1_4_V_V_write => sliding_window_line_U0_frame_buffer_1_4_V_V_write,
        frame_buffer_2_0_V_V_din => sliding_window_line_U0_frame_buffer_2_0_V_V_din,
        frame_buffer_2_0_V_V_full_n => frame_buffer_2_0_full_n,
        frame_buffer_2_0_V_V_write => sliding_window_line_U0_frame_buffer_2_0_V_V_write,
        frame_buffer_2_1_V_V_din => sliding_window_line_U0_frame_buffer_2_1_V_V_din,
        frame_buffer_2_1_V_V_full_n => frame_buffer_2_1_full_n,
        frame_buffer_2_1_V_V_write => sliding_window_line_U0_frame_buffer_2_1_V_V_write,
        frame_buffer_2_2_V_V_din => sliding_window_line_U0_frame_buffer_2_2_V_V_din,
        frame_buffer_2_2_V_V_full_n => frame_buffer_2_2_full_n,
        frame_buffer_2_2_V_V_write => sliding_window_line_U0_frame_buffer_2_2_V_V_write,
        frame_buffer_2_3_V_V_din => sliding_window_line_U0_frame_buffer_2_3_V_V_din,
        frame_buffer_2_3_V_V_full_n => frame_buffer_2_3_full_n,
        frame_buffer_2_3_V_V_write => sliding_window_line_U0_frame_buffer_2_3_V_V_write,
        frame_buffer_2_4_V_V_din => sliding_window_line_U0_frame_buffer_2_4_V_V_din,
        frame_buffer_2_4_V_V_full_n => frame_buffer_2_4_full_n,
        frame_buffer_2_4_V_V_write => sliding_window_line_U0_frame_buffer_2_4_V_V_write,
        frame_buffer_3_0_V_V_din => sliding_window_line_U0_frame_buffer_3_0_V_V_din,
        frame_buffer_3_0_V_V_full_n => frame_buffer_3_0_full_n,
        frame_buffer_3_0_V_V_write => sliding_window_line_U0_frame_buffer_3_0_V_V_write,
        frame_buffer_3_1_V_V_din => sliding_window_line_U0_frame_buffer_3_1_V_V_din,
        frame_buffer_3_1_V_V_full_n => frame_buffer_3_1_full_n,
        frame_buffer_3_1_V_V_write => sliding_window_line_U0_frame_buffer_3_1_V_V_write,
        frame_buffer_3_2_V_V_din => sliding_window_line_U0_frame_buffer_3_2_V_V_din,
        frame_buffer_3_2_V_V_full_n => frame_buffer_3_2_full_n,
        frame_buffer_3_2_V_V_write => sliding_window_line_U0_frame_buffer_3_2_V_V_write,
        frame_buffer_3_3_V_V_din => sliding_window_line_U0_frame_buffer_3_3_V_V_din,
        frame_buffer_3_3_V_V_full_n => frame_buffer_3_3_full_n,
        frame_buffer_3_3_V_V_write => sliding_window_line_U0_frame_buffer_3_3_V_V_write,
        frame_buffer_3_4_V_V_din => sliding_window_line_U0_frame_buffer_3_4_V_V_din,
        frame_buffer_3_4_V_V_full_n => frame_buffer_3_4_full_n,
        frame_buffer_3_4_V_V_write => sliding_window_line_U0_frame_buffer_3_4_V_V_write,
        frame_buffer_4_0_V_V_din => sliding_window_line_U0_frame_buffer_4_0_V_V_din,
        frame_buffer_4_0_V_V_full_n => frame_buffer_4_0_full_n,
        frame_buffer_4_0_V_V_write => sliding_window_line_U0_frame_buffer_4_0_V_V_write,
        frame_buffer_4_1_V_V_din => sliding_window_line_U0_frame_buffer_4_1_V_V_din,
        frame_buffer_4_1_V_V_full_n => frame_buffer_4_1_full_n,
        frame_buffer_4_1_V_V_write => sliding_window_line_U0_frame_buffer_4_1_V_V_write,
        frame_buffer_4_2_V_V_din => sliding_window_line_U0_frame_buffer_4_2_V_V_din,
        frame_buffer_4_2_V_V_full_n => frame_buffer_4_2_full_n,
        frame_buffer_4_2_V_V_write => sliding_window_line_U0_frame_buffer_4_2_V_V_write,
        frame_buffer_4_3_V_V_din => sliding_window_line_U0_frame_buffer_4_3_V_V_din,
        frame_buffer_4_3_V_V_full_n => frame_buffer_4_3_full_n,
        frame_buffer_4_3_V_V_write => sliding_window_line_U0_frame_buffer_4_3_V_V_write,
        frame_buffer_4_4_V_V_din => sliding_window_line_U0_frame_buffer_4_4_V_V_din,
        frame_buffer_4_4_V_V_full_n => frame_buffer_4_4_full_n,
        frame_buffer_4_4_V_V_write => sliding_window_line_U0_frame_buffer_4_4_V_V_write,
        start_out => sliding_window_line_U0_start_out,
        start_write => sliding_window_line_U0_start_write);

    sliding_window_out_U0 : component sliding_window_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => sliding_window_out_U0_ap_start,
        ap_done => sliding_window_out_U0_ap_done,
        ap_continue => sliding_window_out_U0_ap_continue,
        ap_idle => sliding_window_out_U0_ap_idle,
        ap_ready => sliding_window_out_U0_ap_ready,
        frame_buffer_0_0_V_V_dout => frame_buffer_0_0_dout,
        frame_buffer_0_0_V_V_empty_n => frame_buffer_0_0_empty_n,
        frame_buffer_0_0_V_V_read => sliding_window_out_U0_frame_buffer_0_0_V_V_read,
        frame_buffer_0_1_V_V_dout => frame_buffer_0_1_dout,
        frame_buffer_0_1_V_V_empty_n => frame_buffer_0_1_empty_n,
        frame_buffer_0_1_V_V_read => sliding_window_out_U0_frame_buffer_0_1_V_V_read,
        out_V_V_din => sliding_window_out_U0_out_V_V_din,
        out_V_V_full_n => out_V_V_full_n,
        out_V_V_write => sliding_window_out_U0_out_V_V_write,
        out_V_V1_din => sliding_window_out_U0_out_V_V1_din,
        out_V_V1_full_n => out_V_V1_full_n,
        out_V_V1_write => sliding_window_out_U0_out_V_V1_write,
        frame_buffer_0_2_V_V_dout => frame_buffer_0_2_dout,
        frame_buffer_0_2_V_V_empty_n => frame_buffer_0_2_empty_n,
        frame_buffer_0_2_V_V_read => sliding_window_out_U0_frame_buffer_0_2_V_V_read,
        frame_buffer_0_3_V_V_dout => frame_buffer_0_3_dout,
        frame_buffer_0_3_V_V_empty_n => frame_buffer_0_3_empty_n,
        frame_buffer_0_3_V_V_read => sliding_window_out_U0_frame_buffer_0_3_V_V_read,
        out_V_V2_din => sliding_window_out_U0_out_V_V2_din,
        out_V_V2_full_n => out_V_V2_full_n,
        out_V_V2_write => sliding_window_out_U0_out_V_V2_write,
        out_V_V3_din => sliding_window_out_U0_out_V_V3_din,
        out_V_V3_full_n => out_V_V3_full_n,
        out_V_V3_write => sliding_window_out_U0_out_V_V3_write,
        frame_buffer_0_4_V_V_dout => frame_buffer_0_4_dout,
        frame_buffer_0_4_V_V_empty_n => frame_buffer_0_4_empty_n,
        frame_buffer_0_4_V_V_read => sliding_window_out_U0_frame_buffer_0_4_V_V_read,
        frame_buffer_1_0_V_V_dout => frame_buffer_1_0_dout,
        frame_buffer_1_0_V_V_empty_n => frame_buffer_1_0_empty_n,
        frame_buffer_1_0_V_V_read => sliding_window_out_U0_frame_buffer_1_0_V_V_read,
        frame_buffer_1_1_V_V_dout => frame_buffer_1_1_dout,
        frame_buffer_1_1_V_V_empty_n => frame_buffer_1_1_empty_n,
        frame_buffer_1_1_V_V_read => sliding_window_out_U0_frame_buffer_1_1_V_V_read,
        out_V_V4_din => sliding_window_out_U0_out_V_V4_din,
        out_V_V4_full_n => out_V_V4_full_n,
        out_V_V4_write => sliding_window_out_U0_out_V_V4_write,
        out_V_V25_din => sliding_window_out_U0_out_V_V25_din,
        out_V_V25_full_n => out_V_V15_full_n,
        out_V_V25_write => sliding_window_out_U0_out_V_V25_write,
        out_V_V255_din => sliding_window_out_U0_out_V_V255_din,
        out_V_V255_full_n => out_V_V16_full_n,
        out_V_V255_write => sliding_window_out_U0_out_V_V255_write,
        frame_buffer_1_2_V_V_dout => frame_buffer_1_2_dout,
        frame_buffer_1_2_V_V_empty_n => frame_buffer_1_2_empty_n,
        frame_buffer_1_2_V_V_read => sliding_window_out_U0_frame_buffer_1_2_V_V_read,
        frame_buffer_1_3_V_V_dout => frame_buffer_1_3_dout,
        frame_buffer_1_3_V_V_empty_n => frame_buffer_1_3_empty_n,
        frame_buffer_1_3_V_V_read => sliding_window_out_U0_frame_buffer_1_3_V_V_read,
        out_V_V256_din => sliding_window_out_U0_out_V_V256_din,
        out_V_V256_full_n => out_V_V17_full_n,
        out_V_V256_write => sliding_window_out_U0_out_V_V256_write,
        out_V_V257_din => sliding_window_out_U0_out_V_V257_din,
        out_V_V257_full_n => out_V_V18_full_n,
        out_V_V257_write => sliding_window_out_U0_out_V_V257_write,
        frame_buffer_1_4_V_V_dout => frame_buffer_1_4_dout,
        frame_buffer_1_4_V_V_empty_n => frame_buffer_1_4_empty_n,
        frame_buffer_1_4_V_V_read => sliding_window_out_U0_frame_buffer_1_4_V_V_read,
        frame_buffer_2_0_V_V_dout => frame_buffer_2_0_dout,
        frame_buffer_2_0_V_V_empty_n => frame_buffer_2_0_empty_n,
        frame_buffer_2_0_V_V_read => sliding_window_out_U0_frame_buffer_2_0_V_V_read,
        frame_buffer_2_1_V_V_dout => frame_buffer_2_1_dout,
        frame_buffer_2_1_V_V_empty_n => frame_buffer_2_1_empty_n,
        frame_buffer_2_1_V_V_read => sliding_window_out_U0_frame_buffer_2_1_V_V_read,
        out_V_V258_din => sliding_window_out_U0_out_V_V258_din,
        out_V_V258_full_n => out_V_V19_full_n,
        out_V_V258_write => sliding_window_out_U0_out_V_V258_write,
        out_V_V26_din => sliding_window_out_U0_out_V_V26_din,
        out_V_V26_full_n => out_V_V210_full_n,
        out_V_V26_write => sliding_window_out_U0_out_V_V26_write,
        out_V_V269_din => sliding_window_out_U0_out_V_V269_din,
        out_V_V269_full_n => out_V_V211_full_n,
        out_V_V269_write => sliding_window_out_U0_out_V_V269_write,
        frame_buffer_2_2_V_V_dout => frame_buffer_2_2_dout,
        frame_buffer_2_2_V_V_empty_n => frame_buffer_2_2_empty_n,
        frame_buffer_2_2_V_V_read => sliding_window_out_U0_frame_buffer_2_2_V_V_read,
        frame_buffer_2_3_V_V_dout => frame_buffer_2_3_dout,
        frame_buffer_2_3_V_V_empty_n => frame_buffer_2_3_empty_n,
        frame_buffer_2_3_V_V_read => sliding_window_out_U0_frame_buffer_2_3_V_V_read,
        out_V_V2610_din => sliding_window_out_U0_out_V_V2610_din,
        out_V_V2610_full_n => out_V_V212_full_n,
        out_V_V2610_write => sliding_window_out_U0_out_V_V2610_write,
        out_V_V2611_din => sliding_window_out_U0_out_V_V2611_din,
        out_V_V2611_full_n => out_V_V213_full_n,
        out_V_V2611_write => sliding_window_out_U0_out_V_V2611_write,
        frame_buffer_2_4_V_V_dout => frame_buffer_2_4_dout,
        frame_buffer_2_4_V_V_empty_n => frame_buffer_2_4_empty_n,
        frame_buffer_2_4_V_V_read => sliding_window_out_U0_frame_buffer_2_4_V_V_read,
        frame_buffer_3_0_V_V_dout => frame_buffer_3_0_dout,
        frame_buffer_3_0_V_V_empty_n => frame_buffer_3_0_empty_n,
        frame_buffer_3_0_V_V_read => sliding_window_out_U0_frame_buffer_3_0_V_V_read,
        frame_buffer_3_1_V_V_dout => frame_buffer_3_1_dout,
        frame_buffer_3_1_V_V_empty_n => frame_buffer_3_1_empty_n,
        frame_buffer_3_1_V_V_read => sliding_window_out_U0_frame_buffer_3_1_V_V_read,
        out_V_V2612_din => sliding_window_out_U0_out_V_V2612_din,
        out_V_V2612_full_n => out_V_V214_full_n,
        out_V_V2612_write => sliding_window_out_U0_out_V_V2612_write,
        out_V_V27_din => sliding_window_out_U0_out_V_V27_din,
        out_V_V27_full_n => out_V_V315_full_n,
        out_V_V27_write => sliding_window_out_U0_out_V_V27_write,
        out_V_V2713_din => sliding_window_out_U0_out_V_V2713_din,
        out_V_V2713_full_n => out_V_V316_full_n,
        out_V_V2713_write => sliding_window_out_U0_out_V_V2713_write,
        frame_buffer_3_2_V_V_dout => frame_buffer_3_2_dout,
        frame_buffer_3_2_V_V_empty_n => frame_buffer_3_2_empty_n,
        frame_buffer_3_2_V_V_read => sliding_window_out_U0_frame_buffer_3_2_V_V_read,
        frame_buffer_3_3_V_V_dout => frame_buffer_3_3_dout,
        frame_buffer_3_3_V_V_empty_n => frame_buffer_3_3_empty_n,
        frame_buffer_3_3_V_V_read => sliding_window_out_U0_frame_buffer_3_3_V_V_read,
        out_V_V2714_din => sliding_window_out_U0_out_V_V2714_din,
        out_V_V2714_full_n => out_V_V317_full_n,
        out_V_V2714_write => sliding_window_out_U0_out_V_V2714_write,
        out_V_V2715_din => sliding_window_out_U0_out_V_V2715_din,
        out_V_V2715_full_n => out_V_V318_full_n,
        out_V_V2715_write => sliding_window_out_U0_out_V_V2715_write,
        frame_buffer_3_4_V_V_dout => frame_buffer_3_4_dout,
        frame_buffer_3_4_V_V_empty_n => frame_buffer_3_4_empty_n,
        frame_buffer_3_4_V_V_read => sliding_window_out_U0_frame_buffer_3_4_V_V_read,
        frame_buffer_4_0_V_V_dout => frame_buffer_4_0_dout,
        frame_buffer_4_0_V_V_empty_n => frame_buffer_4_0_empty_n,
        frame_buffer_4_0_V_V_read => sliding_window_out_U0_frame_buffer_4_0_V_V_read,
        frame_buffer_4_1_V_V_dout => frame_buffer_4_1_dout,
        frame_buffer_4_1_V_V_empty_n => frame_buffer_4_1_empty_n,
        frame_buffer_4_1_V_V_read => sliding_window_out_U0_frame_buffer_4_1_V_V_read,
        out_V_V2716_din => sliding_window_out_U0_out_V_V2716_din,
        out_V_V2716_full_n => out_V_V319_full_n,
        out_V_V2716_write => sliding_window_out_U0_out_V_V2716_write,
        out_V_V28_din => sliding_window_out_U0_out_V_V28_din,
        out_V_V28_full_n => out_V_V420_full_n,
        out_V_V28_write => sliding_window_out_U0_out_V_V28_write,
        out_V_V2817_din => sliding_window_out_U0_out_V_V2817_din,
        out_V_V2817_full_n => out_V_V421_full_n,
        out_V_V2817_write => sliding_window_out_U0_out_V_V2817_write,
        frame_buffer_4_2_V_V_dout => frame_buffer_4_2_dout,
        frame_buffer_4_2_V_V_empty_n => frame_buffer_4_2_empty_n,
        frame_buffer_4_2_V_V_read => sliding_window_out_U0_frame_buffer_4_2_V_V_read,
        frame_buffer_4_3_V_V_dout => frame_buffer_4_3_dout,
        frame_buffer_4_3_V_V_empty_n => frame_buffer_4_3_empty_n,
        frame_buffer_4_3_V_V_read => sliding_window_out_U0_frame_buffer_4_3_V_V_read,
        out_V_V2818_din => sliding_window_out_U0_out_V_V2818_din,
        out_V_V2818_full_n => out_V_V422_full_n,
        out_V_V2818_write => sliding_window_out_U0_out_V_V2818_write,
        out_V_V2819_din => sliding_window_out_U0_out_V_V2819_din,
        out_V_V2819_full_n => out_V_V423_full_n,
        out_V_V2819_write => sliding_window_out_U0_out_V_V2819_write,
        frame_buffer_4_4_V_V_dout => frame_buffer_4_4_dout,
        frame_buffer_4_4_V_V_empty_n => frame_buffer_4_4_empty_n,
        frame_buffer_4_4_V_V_read => sliding_window_out_U0_frame_buffer_4_4_V_V_read,
        out_V_V2820_din => sliding_window_out_U0_out_V_V2820_din,
        out_V_V2820_full_n => out_V_V424_full_n,
        out_V_V2820_write => sliding_window_out_U0_out_V_V2820_write);

    frame_buffer_0_0_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_0_0_V_V_din,
        if_full_n => frame_buffer_0_0_full_n,
        if_write => sliding_window_line_U0_frame_buffer_0_0_V_V_write,
        if_dout => frame_buffer_0_0_dout,
        if_empty_n => frame_buffer_0_0_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_0_0_V_V_read);

    frame_buffer_0_1_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_0_1_V_V_din,
        if_full_n => frame_buffer_0_1_full_n,
        if_write => sliding_window_line_U0_frame_buffer_0_1_V_V_write,
        if_dout => frame_buffer_0_1_dout,
        if_empty_n => frame_buffer_0_1_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_0_1_V_V_read);

    frame_buffer_0_2_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_0_2_V_V_din,
        if_full_n => frame_buffer_0_2_full_n,
        if_write => sliding_window_line_U0_frame_buffer_0_2_V_V_write,
        if_dout => frame_buffer_0_2_dout,
        if_empty_n => frame_buffer_0_2_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_0_2_V_V_read);

    frame_buffer_0_3_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_0_3_V_V_din,
        if_full_n => frame_buffer_0_3_full_n,
        if_write => sliding_window_line_U0_frame_buffer_0_3_V_V_write,
        if_dout => frame_buffer_0_3_dout,
        if_empty_n => frame_buffer_0_3_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_0_3_V_V_read);

    frame_buffer_0_4_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_0_4_V_V_din,
        if_full_n => frame_buffer_0_4_full_n,
        if_write => sliding_window_line_U0_frame_buffer_0_4_V_V_write,
        if_dout => frame_buffer_0_4_dout,
        if_empty_n => frame_buffer_0_4_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_0_4_V_V_read);

    frame_buffer_1_0_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_1_0_V_V_din,
        if_full_n => frame_buffer_1_0_full_n,
        if_write => sliding_window_line_U0_frame_buffer_1_0_V_V_write,
        if_dout => frame_buffer_1_0_dout,
        if_empty_n => frame_buffer_1_0_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_1_0_V_V_read);

    frame_buffer_1_1_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_1_1_V_V_din,
        if_full_n => frame_buffer_1_1_full_n,
        if_write => sliding_window_line_U0_frame_buffer_1_1_V_V_write,
        if_dout => frame_buffer_1_1_dout,
        if_empty_n => frame_buffer_1_1_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_1_1_V_V_read);

    frame_buffer_1_2_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_1_2_V_V_din,
        if_full_n => frame_buffer_1_2_full_n,
        if_write => sliding_window_line_U0_frame_buffer_1_2_V_V_write,
        if_dout => frame_buffer_1_2_dout,
        if_empty_n => frame_buffer_1_2_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_1_2_V_V_read);

    frame_buffer_1_3_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_1_3_V_V_din,
        if_full_n => frame_buffer_1_3_full_n,
        if_write => sliding_window_line_U0_frame_buffer_1_3_V_V_write,
        if_dout => frame_buffer_1_3_dout,
        if_empty_n => frame_buffer_1_3_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_1_3_V_V_read);

    frame_buffer_1_4_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_1_4_V_V_din,
        if_full_n => frame_buffer_1_4_full_n,
        if_write => sliding_window_line_U0_frame_buffer_1_4_V_V_write,
        if_dout => frame_buffer_1_4_dout,
        if_empty_n => frame_buffer_1_4_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_1_4_V_V_read);

    frame_buffer_2_0_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_2_0_V_V_din,
        if_full_n => frame_buffer_2_0_full_n,
        if_write => sliding_window_line_U0_frame_buffer_2_0_V_V_write,
        if_dout => frame_buffer_2_0_dout,
        if_empty_n => frame_buffer_2_0_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_2_0_V_V_read);

    frame_buffer_2_1_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_2_1_V_V_din,
        if_full_n => frame_buffer_2_1_full_n,
        if_write => sliding_window_line_U0_frame_buffer_2_1_V_V_write,
        if_dout => frame_buffer_2_1_dout,
        if_empty_n => frame_buffer_2_1_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_2_1_V_V_read);

    frame_buffer_2_2_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_2_2_V_V_din,
        if_full_n => frame_buffer_2_2_full_n,
        if_write => sliding_window_line_U0_frame_buffer_2_2_V_V_write,
        if_dout => frame_buffer_2_2_dout,
        if_empty_n => frame_buffer_2_2_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_2_2_V_V_read);

    frame_buffer_2_3_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_2_3_V_V_din,
        if_full_n => frame_buffer_2_3_full_n,
        if_write => sliding_window_line_U0_frame_buffer_2_3_V_V_write,
        if_dout => frame_buffer_2_3_dout,
        if_empty_n => frame_buffer_2_3_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_2_3_V_V_read);

    frame_buffer_2_4_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_2_4_V_V_din,
        if_full_n => frame_buffer_2_4_full_n,
        if_write => sliding_window_line_U0_frame_buffer_2_4_V_V_write,
        if_dout => frame_buffer_2_4_dout,
        if_empty_n => frame_buffer_2_4_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_2_4_V_V_read);

    frame_buffer_3_0_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_3_0_V_V_din,
        if_full_n => frame_buffer_3_0_full_n,
        if_write => sliding_window_line_U0_frame_buffer_3_0_V_V_write,
        if_dout => frame_buffer_3_0_dout,
        if_empty_n => frame_buffer_3_0_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_3_0_V_V_read);

    frame_buffer_3_1_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_3_1_V_V_din,
        if_full_n => frame_buffer_3_1_full_n,
        if_write => sliding_window_line_U0_frame_buffer_3_1_V_V_write,
        if_dout => frame_buffer_3_1_dout,
        if_empty_n => frame_buffer_3_1_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_3_1_V_V_read);

    frame_buffer_3_2_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_3_2_V_V_din,
        if_full_n => frame_buffer_3_2_full_n,
        if_write => sliding_window_line_U0_frame_buffer_3_2_V_V_write,
        if_dout => frame_buffer_3_2_dout,
        if_empty_n => frame_buffer_3_2_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_3_2_V_V_read);

    frame_buffer_3_3_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_3_3_V_V_din,
        if_full_n => frame_buffer_3_3_full_n,
        if_write => sliding_window_line_U0_frame_buffer_3_3_V_V_write,
        if_dout => frame_buffer_3_3_dout,
        if_empty_n => frame_buffer_3_3_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_3_3_V_V_read);

    frame_buffer_3_4_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_3_4_V_V_din,
        if_full_n => frame_buffer_3_4_full_n,
        if_write => sliding_window_line_U0_frame_buffer_3_4_V_V_write,
        if_dout => frame_buffer_3_4_dout,
        if_empty_n => frame_buffer_3_4_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_3_4_V_V_read);

    frame_buffer_4_0_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_4_0_V_V_din,
        if_full_n => frame_buffer_4_0_full_n,
        if_write => sliding_window_line_U0_frame_buffer_4_0_V_V_write,
        if_dout => frame_buffer_4_0_dout,
        if_empty_n => frame_buffer_4_0_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_4_0_V_V_read);

    frame_buffer_4_1_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_4_1_V_V_din,
        if_full_n => frame_buffer_4_1_full_n,
        if_write => sliding_window_line_U0_frame_buffer_4_1_V_V_write,
        if_dout => frame_buffer_4_1_dout,
        if_empty_n => frame_buffer_4_1_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_4_1_V_V_read);

    frame_buffer_4_2_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_4_2_V_V_din,
        if_full_n => frame_buffer_4_2_full_n,
        if_write => sliding_window_line_U0_frame_buffer_4_2_V_V_write,
        if_dout => frame_buffer_4_2_dout,
        if_empty_n => frame_buffer_4_2_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_4_2_V_V_read);

    frame_buffer_4_3_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_4_3_V_V_din,
        if_full_n => frame_buffer_4_3_full_n,
        if_write => sliding_window_line_U0_frame_buffer_4_3_V_V_write,
        if_dout => frame_buffer_4_3_dout,
        if_empty_n => frame_buffer_4_3_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_4_3_V_V_read);

    frame_buffer_4_4_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliding_window_line_U0_frame_buffer_4_4_V_V_din,
        if_full_n => frame_buffer_4_4_full_n,
        if_write => sliding_window_line_U0_frame_buffer_4_4_V_V_write,
        if_dout => frame_buffer_4_4_dout,
        if_empty_n => frame_buffer_4_4_empty_n,
        if_read => sliding_window_out_U0_frame_buffer_4_4_V_V_read);

    start_for_slidingcud_U : component start_for_slidingcud
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_sliding_window_out_U0_din,
        if_full_n => start_for_sliding_window_out_U0_full_n,
        if_write => sliding_window_line_U0_start_write,
        if_dout => start_for_sliding_window_out_U0_dout,
        if_empty_n => start_for_sliding_window_out_U0_empty_n,
        if_read => sliding_window_out_U0_ap_ready);




    ap_done <= sliding_window_out_U0_ap_done;
    ap_idle <= (sliding_window_out_U0_ap_idle and sliding_window_line_U0_ap_idle);
    ap_ready <= sliding_window_line_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= sliding_window_out_U0_ap_done;
    ap_sync_ready <= sliding_window_line_U0_ap_ready;
    in_V_V_read <= sliding_window_line_U0_in_V_V_read;
    out_V_V15_din <= sliding_window_out_U0_out_V_V25_din;
    out_V_V15_write <= sliding_window_out_U0_out_V_V25_write;
    out_V_V16_din <= sliding_window_out_U0_out_V_V255_din;
    out_V_V16_write <= sliding_window_out_U0_out_V_V255_write;
    out_V_V17_din <= sliding_window_out_U0_out_V_V256_din;
    out_V_V17_write <= sliding_window_out_U0_out_V_V256_write;
    out_V_V18_din <= sliding_window_out_U0_out_V_V257_din;
    out_V_V18_write <= sliding_window_out_U0_out_V_V257_write;
    out_V_V19_din <= sliding_window_out_U0_out_V_V258_din;
    out_V_V19_write <= sliding_window_out_U0_out_V_V258_write;
    out_V_V1_din <= sliding_window_out_U0_out_V_V1_din;
    out_V_V1_write <= sliding_window_out_U0_out_V_V1_write;
    out_V_V210_din <= sliding_window_out_U0_out_V_V26_din;
    out_V_V210_write <= sliding_window_out_U0_out_V_V26_write;
    out_V_V211_din <= sliding_window_out_U0_out_V_V269_din;
    out_V_V211_write <= sliding_window_out_U0_out_V_V269_write;
    out_V_V212_din <= sliding_window_out_U0_out_V_V2610_din;
    out_V_V212_write <= sliding_window_out_U0_out_V_V2610_write;
    out_V_V213_din <= sliding_window_out_U0_out_V_V2611_din;
    out_V_V213_write <= sliding_window_out_U0_out_V_V2611_write;
    out_V_V214_din <= sliding_window_out_U0_out_V_V2612_din;
    out_V_V214_write <= sliding_window_out_U0_out_V_V2612_write;
    out_V_V2_din <= sliding_window_out_U0_out_V_V2_din;
    out_V_V2_write <= sliding_window_out_U0_out_V_V2_write;
    out_V_V315_din <= sliding_window_out_U0_out_V_V27_din;
    out_V_V315_write <= sliding_window_out_U0_out_V_V27_write;
    out_V_V316_din <= sliding_window_out_U0_out_V_V2713_din;
    out_V_V316_write <= sliding_window_out_U0_out_V_V2713_write;
    out_V_V317_din <= sliding_window_out_U0_out_V_V2714_din;
    out_V_V317_write <= sliding_window_out_U0_out_V_V2714_write;
    out_V_V318_din <= sliding_window_out_U0_out_V_V2715_din;
    out_V_V318_write <= sliding_window_out_U0_out_V_V2715_write;
    out_V_V319_din <= sliding_window_out_U0_out_V_V2716_din;
    out_V_V319_write <= sliding_window_out_U0_out_V_V2716_write;
    out_V_V3_din <= sliding_window_out_U0_out_V_V3_din;
    out_V_V3_write <= sliding_window_out_U0_out_V_V3_write;
    out_V_V420_din <= sliding_window_out_U0_out_V_V28_din;
    out_V_V420_write <= sliding_window_out_U0_out_V_V28_write;
    out_V_V421_din <= sliding_window_out_U0_out_V_V2817_din;
    out_V_V421_write <= sliding_window_out_U0_out_V_V2817_write;
    out_V_V422_din <= sliding_window_out_U0_out_V_V2818_din;
    out_V_V422_write <= sliding_window_out_U0_out_V_V2818_write;
    out_V_V423_din <= sliding_window_out_U0_out_V_V2819_din;
    out_V_V423_write <= sliding_window_out_U0_out_V_V2819_write;
    out_V_V424_din <= sliding_window_out_U0_out_V_V2820_din;
    out_V_V424_write <= sliding_window_out_U0_out_V_V2820_write;
    out_V_V4_din <= sliding_window_out_U0_out_V_V4_din;
    out_V_V4_write <= sliding_window_out_U0_out_V_V4_write;
    out_V_V_din <= sliding_window_out_U0_out_V_V_din;
    out_V_V_write <= sliding_window_out_U0_out_V_V_write;
    sliding_window_line_U0_ap_continue <= ap_const_logic_1;
    sliding_window_line_U0_ap_start <= ap_start;
    sliding_window_out_U0_ap_continue <= ap_continue;
    sliding_window_out_U0_ap_start <= start_for_sliding_window_out_U0_empty_n;
    sliding_window_out_U0_start_full_n <= ap_const_logic_1;
    sliding_window_out_U0_start_write <= ap_const_logic_0;
    start_for_sliding_window_out_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
