<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1132" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1132{left:611px;bottom:68px;letter-spacing:0.1px;}
#t2_1132{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1132{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1132{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1132{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_1132{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_1132{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_1132{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t9_1132{left:702px;bottom:1044px;}
#ta_1132{left:717px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.62px;}
#tb_1132{left:69px;bottom:1020px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tc_1132{left:69px;bottom:984px;letter-spacing:0.13px;}
#td_1132{left:69px;bottom:961px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#te_1132{left:365px;bottom:961px;letter-spacing:-0.11px;}
#tf_1132{left:69px;bottom:943px;letter-spacing:-0.12px;}
#tg_1132{left:69px;bottom:924px;letter-spacing:-0.14px;}
#th_1132{left:90px;bottom:906px;letter-spacing:-0.07px;}
#ti_1132{left:200px;bottom:906px;letter-spacing:-0.11px;}
#tj_1132{left:117px;bottom:888px;letter-spacing:-0.12px;}
#tk_1132{left:117px;bottom:869px;letter-spacing:-0.12px;}
#tl_1132{left:117px;bottom:851px;letter-spacing:-0.12px;}
#tm_1132{left:117px;bottom:833px;letter-spacing:-0.13px;}
#tn_1132{left:90px;bottom:814px;letter-spacing:-0.11px;}
#to_1132{left:200px;bottom:814px;letter-spacing:-0.11px;}
#tp_1132{left:117px;bottom:796px;letter-spacing:-0.12px;}
#tq_1132{left:117px;bottom:778px;letter-spacing:-0.11px;}
#tr_1132{left:117px;bottom:759px;letter-spacing:-0.13px;}
#ts_1132{left:90px;bottom:741px;letter-spacing:-0.09px;}
#tt_1132{left:200px;bottom:741px;letter-spacing:-0.11px;}
#tu_1132{left:117px;bottom:723px;letter-spacing:-0.1px;}
#tv_1132{left:117px;bottom:704px;letter-spacing:-0.13px;}
#tw_1132{left:90px;bottom:686px;letter-spacing:-0.08px;}
#tx_1132{left:200px;bottom:686px;letter-spacing:-0.1px;}
#ty_1132{left:117px;bottom:668px;letter-spacing:-0.11px;}
#tz_1132{left:117px;bottom:649px;letter-spacing:-0.13px;}
#t10_1132{left:69px;bottom:631px;letter-spacing:-0.13px;}
#t11_1132{left:69px;bottom:594px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t12_1132{left:69px;bottom:571px;letter-spacing:-0.11px;}
#t13_1132{left:69px;bottom:534px;letter-spacing:0.12px;word-spacing:0.03px;}
#t14_1132{left:69px;bottom:513px;letter-spacing:-0.16px;}
#t15_1132{left:69px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t16_1132{left:69px;bottom:455px;letter-spacing:-0.16px;}
#t17_1132{left:210px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_1132{left:210px;bottom:434px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_1132{left:210px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_1132{left:210px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_1132{left:210px;bottom:370px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_1132{left:210px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1d_1132{left:210px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_1132{left:210px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_1132{left:69px;bottom:284px;letter-spacing:-0.16px;}
#t1g_1132{left:210px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_1132{left:69px;bottom:263px;letter-spacing:-0.18px;}
#t1i_1132{left:210px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_1132{left:210px;bottom:241px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1k_1132{left:69px;bottom:220px;letter-spacing:-0.22px;}
#t1l_1132{left:210px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1m_1132{left:210px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_1132{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1132{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1132{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1132{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_1132{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_1132{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1132" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1132Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1132" style="-webkit-user-select: none;"><object width="935" height="1210" data="1132/1132.svg" type="image/svg+xml" id="pdf1132" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1132" class="t s1_1132">INVPCID—Invalidate Process-Context Identifier </span>
<span id="t2_1132" class="t s2_1132">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1132" class="t s1_1132">3-536 </span><span id="t4_1132" class="t s1_1132">Vol. 2A </span>
<span id="t5_1132" class="t s3_1132">If CR4.PCIDE = 0, a logical processor does not cache information for any PCID other than 000H. In this case, </span>
<span id="t6_1132" class="t s3_1132">executions with INVPCID types 0 and 1 are allowed only if the PCID specified in the INVPCID descriptor is 000H; </span>
<span id="t7_1132" class="t s3_1132">executions with INVPCID types 2 and 3 invalidate mappings only for PCID 000H. Note that CR4.PCIDE must be 0 </span>
<span id="t8_1132" class="t s3_1132">outside IA-32e mode (see Section 4.10.1, “Process-Context Identifiers (PCIDs),” of the Intel </span>
<span id="t9_1132" class="t s4_1132">® </span>
<span id="ta_1132" class="t s3_1132">64 and IA-32 Archi- </span>
<span id="tb_1132" class="t s3_1132">tectures Software Developer’s Manual, Volume 3A). </span>
<span id="tc_1132" class="t s5_1132">Operation </span>
<span id="td_1132" class="t s6_1132">INVPCID_TYPE := value of register operand; </span><span id="te_1132" class="t s6_1132">// must be in the range of 0–3 </span>
<span id="tf_1132" class="t s6_1132">INVPCID_DESC := value of memory operand; </span>
<span id="tg_1132" class="t s6_1132">CASE INVPCID_TYPE OF </span>
<span id="th_1132" class="t s6_1132">0: </span><span id="ti_1132" class="t s6_1132">// individual-address invalidation </span>
<span id="tj_1132" class="t s6_1132">PCID := INVPCID_DESC[11:0]; </span>
<span id="tk_1132" class="t s6_1132">L_ADDR := INVPCID_DESC[127:64]; </span>
<span id="tl_1132" class="t s6_1132">Invalidate mappings for L_ADDR associated with PCID except global translations; </span>
<span id="tm_1132" class="t s6_1132">BREAK; </span>
<span id="tn_1132" class="t s6_1132">1: </span><span id="to_1132" class="t s6_1132">// single PCID invalidation </span>
<span id="tp_1132" class="t s6_1132">PCID := INVPCID_DESC[11:0]; </span>
<span id="tq_1132" class="t s6_1132">Invalidate all mappings associated with PCID except global translations; </span>
<span id="tr_1132" class="t s6_1132">BREAK; </span>
<span id="ts_1132" class="t s6_1132">2: </span><span id="tt_1132" class="t s6_1132">// all PCID invalidation including global translations </span>
<span id="tu_1132" class="t s6_1132">Invalidate all mappings for all PCIDs, including global translations; </span>
<span id="tv_1132" class="t s6_1132">BREAK; </span>
<span id="tw_1132" class="t s6_1132">3: </span><span id="tx_1132" class="t s6_1132">// all PCID invalidation retaining global translations </span>
<span id="ty_1132" class="t s6_1132">Invalidate all mappings for all PCIDs except global translations; </span>
<span id="tz_1132" class="t s6_1132">BREAK; </span>
<span id="t10_1132" class="t s6_1132">ESAC; </span>
<span id="t11_1132" class="t s5_1132">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="t12_1132" class="t s6_1132">INVPCID void _invpcid(unsigned __int32 type, void * descriptor); </span>
<span id="t13_1132" class="t s5_1132">SIMD Floating-Point Exceptions </span>
<span id="t14_1132" class="t s3_1132">None. </span>
<span id="t15_1132" class="t s5_1132">Protected Mode Exceptions </span>
<span id="t16_1132" class="t s3_1132">#GP(0) </span><span id="t17_1132" class="t s3_1132">If the current privilege level is not 0. </span>
<span id="t18_1132" class="t s3_1132">If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="t19_1132" class="t s3_1132">If the DS, ES, FS, or GS register contains an unusable segment. </span>
<span id="t1a_1132" class="t s3_1132">If the source operand is located in an execute-only code segment. </span>
<span id="t1b_1132" class="t s3_1132">If an invalid type is specified in the register operand, i.e., INVPCID_TYPE &gt; 3. </span>
<span id="t1c_1132" class="t s3_1132">If bits 63:12 of INVPCID_DESC are not all zero. </span>
<span id="t1d_1132" class="t s3_1132">If INVPCID_TYPE is either 0 or 1 and INVPCID_DESC[11:0] is not zero. </span>
<span id="t1e_1132" class="t s3_1132">If INVPCID_TYPE is 0 and the linear address in INVPCID_DESC[127:64] is not canonical. </span>
<span id="t1f_1132" class="t s3_1132">#PF(fault-code) </span><span id="t1g_1132" class="t s3_1132">If a page fault occurs in accessing the memory operand. </span>
<span id="t1h_1132" class="t s3_1132">#SS(0) </span><span id="t1i_1132" class="t s3_1132">If the memory operand effective address is outside the SS segment limit. </span>
<span id="t1j_1132" class="t s3_1132">If the SS register contains an unusable segment. </span>
<span id="t1k_1132" class="t s3_1132">#UD </span><span id="t1l_1132" class="t s3_1132">If if CPUID.(EAX=07H, ECX=0H):EBX.INVPCID (bit 10) = 0. </span>
<span id="t1m_1132" class="t s3_1132">If the LOCK prefix is used. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
