{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1446775826828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1446775826828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 20:10:26 2015 " "Processing started: Thu Nov 05 20:10:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1446775826828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1446775826828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1446775826829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1446775827071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/registerFile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446775827516 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775827516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775827516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446775827519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775827519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775827519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446775827521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775827521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775827521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi4to1-behavior " "Found design unit 1: bit16multi4to1-behavior" {  } { { "bit16multi4to1.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/bit16multi4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446775827524 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi4to1 " "Found entity 1: bit16multi4to1" {  } { { "bit16multi4to1.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/bit16multi4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775827524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775827524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi2to1-behavior " "Found design unit 1: bit16multi2to1-behavior" {  } { { "bit16multi2to1.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/bit16multi2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446775827526 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi2to1 " "Found entity 1: bit16multi2to1" {  } { { "bit16multi2to1.vhd" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/bit16multi2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775827526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775827526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlUnit " "Elaborating entity \"controlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1446775827553 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "controlUnit.vhdl" "Mod0" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1446775827888 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1446775827888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1446775828599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446775828600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446775828600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446775828600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446775828600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446775828600 ""}  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1446775828600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775828654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775828654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775828677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775828677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775828797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775828797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775829642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775829642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775829701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775829701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446775829725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446775829725 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[0\] GND " "Pin \"alu_op\[0\]\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|alu_op[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_op\[1\] GND " "Pin \"alu_op\[1\]\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|alu_op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_select\[0\] VCC " "Pin \"c_select\[0\]\" is stuck at VCC" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|c_select[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_select\[1\] GND " "Pin \"c_select\[1\]\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|c_select[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_select\[0\] GND " "Pin \"y_select\[0\]\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|y_select[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y_select\[1\] GND " "Pin \"y_select\[1\]\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|y_select[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_write GND " "Pin \"rf_write\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|rf_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_select GND " "Pin \"b_select\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|b_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_inv GND " "Pin \"a_inv\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|a_inv"} { "Warning" "WMLS_MLS_STUCK_PIN" "extend\[0\] GND " "Pin \"extend\[0\]\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|extend[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "extend\[1\] GND " "Pin \"extend\[1\]\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|extend[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir_enable GND " "Pin \"ir_enable\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|ir_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "ma_select VCC " "Pin \"ma_select\" is stuck at VCC" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|ma_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write GND " "Pin \"mem_write\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|mem_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_select VCC " "Pin \"pc_select\" is stuck at VCC" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|pc_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "inc_select GND " "Pin \"inc_select\" is stuck at GND" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446775834682 "|ControlUnit|inc_select"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1446775834682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1446775835416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1446775835416 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cond\[0\] " "No output dependent on input pin \"Cond\[0\]\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|Cond[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cond\[1\] " "No output dependent on input pin \"Cond\[1\]\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|Cond[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cond\[2\] " "No output dependent on input pin \"Cond\[2\]\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|Cond[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cond\[3\] " "No output dependent on input pin \"Cond\[3\]\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|Cond[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s " "No output dependent on input pin \"s\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|s"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n " "No output dependent on input pin \"n\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "No output dependent on input pin \"c\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|c"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v " "No output dependent on input pin \"v\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|v"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "z " "No output dependent on input pin \"z\"" {  } { { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1446775836055 "|ControlUnit|z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1446775836055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1960 " "Implemented 1960 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1446775836056 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1446775836056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1922 " "Implemented 1922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1446775836056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1446775836056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1446775836092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 20:10:36 2015 " "Processing ended: Thu Nov 05 20:10:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1446775836092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1446775836092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1446775836092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1446775836092 ""}
