// Seed: 711592374
module module_0 (
    inout uwire id_0,
    output logic id_1,
    output id_2,
    input id_3
);
  assign id_0[1'b0] = (1);
  always @(1'b0);
  assign id_2[1] = 1;
endmodule
