[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BindVarsAndEnum/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 164
LIB: work
FILE: ${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv
n<> u<163> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<163> s<162> l<1:1>
  n<> u<162> t<Source_text> p<163> c<161> l<1:1> el<18:10>
    n<> u<161> t<Description> p<162> c<160> l<1:1> el<18:10>
      n<> u<160> t<Module_declaration> p<161> c<29> l<1:1> el<18:10>
        n<> u<29> t<Module_ansi_header> p<160> c<2> s<41> l<1:1> el<3:22>
          n<module> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
          n<conditional_Fsm> u<3> t<STRING_CONST> p<29> s<28> l<1:8> el<1:23>
          n<> u<28> t<List_of_port_declarations> p<29> c<11> l<1:24> el<3:21>
            n<> u<11> t<Ansi_port_declaration> p<28> c<9> s<19> l<1:26> el<1:41>
              n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:26> el<1:35>
                n<> u<4> t<PortDir_Inp> p<9> s<8> l<1:26> el<1:31>
                n<> u<8> t<Net_port_type> p<9> c<7> l<1:32> el<1:35>
                  n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:32> el<1:35>
                    n<> u<6> t<Data_type> p<7> c<5> l<1:32> el<1:35>
                      n<> u<5> t<IntVec_TypeBit> p<6> l<1:32> el<1:35>
              n<reset> u<10> t<STRING_CONST> p<11> l<1:36> el<1:41>
            n<> u<19> t<Ansi_port_declaration> p<28> c<17> s<27> l<2:3> el<2:22>
              n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<2:3> el<2:12>
                n<> u<12> t<PortDir_Inp> p<17> s<16> l<2:3> el<2:8>
                n<> u<16> t<Net_port_type> p<17> c<15> l<2:9> el<2:12>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<2:9> el<2:12>
                    n<> u<14> t<Data_type> p<15> c<13> l<2:9> el<2:12>
                      n<> u<13> t<IntVec_TypeBit> p<14> l<2:9> el<2:12>
              n<increment> u<18> t<STRING_CONST> p<19> l<2:13> el<2:22>
            n<> u<27> t<Ansi_port_declaration> p<28> c<25> l<3:3> el<3:19>
              n<> u<25> t<Net_port_header> p<27> c<20> s<26> l<3:3> el<3:13>
                n<> u<20> t<PortDir_Out> p<25> s<24> l<3:3> el<3:9>
                n<> u<24> t<Net_port_type> p<25> c<23> l<3:10> el<3:13>
                  n<> u<23> t<Data_type_or_implicit> p<24> c<22> l<3:10> el<3:13>
                    n<> u<22> t<Data_type> p<23> c<21> l<3:10> el<3:13>
                      n<> u<21> t<IntegerAtomType_Int> p<22> l<3:10> el<3:13>
              n<count> u<26> t<STRING_CONST> p<27> l<3:14> el<3:19>
        n<> u<41> t<Non_port_module_item> p<160> c<40> s<68> l<5:3> el<5:13>
          n<> u<40> t<Module_or_generate_item> p<41> c<39> l<5:3> el<5:13>
            n<> u<39> t<Module_common_item> p<40> c<38> l<5:3> el<5:13>
              n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<5:3> el<5:13>
                n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<5:3> el<5:13>
                  n<> u<36> t<Data_declaration> p<37> c<35> l<5:3> el<5:13>
                    n<> u<35> t<Variable_declaration> p<36> c<31> l<5:3> el<5:13>
                      n<> u<31> t<Data_type> p<35> c<30> s<34> l<5:3> el<5:6>
                        n<> u<30> t<IntVec_TypeBit> p<31> l<5:3> el<5:6>
                      n<> u<34> t<List_of_variable_decl_assignments> p<35> c<33> l<5:7> el<5:12>
                        n<> u<33> t<Variable_decl_assignment> p<34> c<32> l<5:7> el<5:12>
                          n<clock> u<32> t<STRING_CONST> p<33> l<5:7> el<5:12>
        n<> u<68> t<Non_port_module_item> p<160> c<67> s<80> l<7:3> el<7:65>
          n<> u<67> t<Module_or_generate_item> p<68> c<66> l<7:3> el<7:65>
            n<> u<66> t<Module_common_item> p<67> c<65> l<7:3> el<7:65>
              n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<7:3> el<7:65>
                n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<7:3> el<7:65>
                  n<> u<63> t<Data_declaration> p<64> c<62> l<7:3> el<7:65>
                    n<> u<62> t<Type_declaration> p<63> c<60> l<7:3> el<7:65>
                      n<> u<60> t<Data_type> p<62> c<53> s<61> l<7:11> el<7:58>
                        n<> u<53> t<Enum_base_type> p<60> c<42> s<55> l<7:16> el<7:27>
                          n<> u<42> t<IntVec_TypeLogic> p<53> s<52> l<7:16> el<7:21>
                          n<> u<52> t<Packed_dimension> p<53> c<51> l<7:22> el<7:27>
                            n<> u<51> t<Constant_range> p<52> c<46> l<7:23> el<7:26>
                              n<> u<46> t<Constant_expression> p<51> c<45> s<50> l<7:23> el<7:24>
                                n<> u<45> t<Constant_primary> p<46> c<44> l<7:23> el<7:24>
                                  n<> u<44> t<Primary_literal> p<45> c<43> l<7:23> el<7:24>
                                    n<1> u<43> t<INT_CONST> p<44> l<7:23> el<7:24>
                              n<> u<50> t<Constant_expression> p<51> c<49> l<7:25> el<7:26>
                                n<> u<49> t<Constant_primary> p<50> c<48> l<7:25> el<7:26>
                                  n<> u<48> t<Primary_literal> p<49> c<47> l<7:25> el<7:26>
                                    n<0> u<47> t<INT_CONST> p<48> l<7:25> el<7:26>
                        n<> u<55> t<Enum_name_declaration> p<60> c<54> s<57> l<7:29> el<7:34>
                          n<RESET> u<54> t<STRING_CONST> p<55> l<7:29> el<7:34>
                        n<> u<57> t<Enum_name_declaration> p<60> c<56> s<59> l<7:36> el<7:43>
                          n<COUNTER> u<56> t<STRING_CONST> p<57> l<7:36> el<7:43>
                        n<> u<59> t<Enum_name_declaration> p<60> c<58> l<7:45> el<7:57>
                          n<COUNTER_DONE> u<58> t<STRING_CONST> p<59> l<7:45> el<7:57>
                      n<state> u<61> t<STRING_CONST> p<62> l<7:59> el<7:64>
        n<> u<80> t<Non_port_module_item> p<160> c<79> s<109> l<8:3> el<8:32>
          n<> u<79> t<Module_or_generate_item> p<80> c<78> l<8:3> el<8:32>
            n<> u<78> t<Module_common_item> p<79> c<77> l<8:3> el<8:32>
              n<> u<77> t<Module_or_generate_item_declaration> p<78> c<76> l<8:3> el<8:32>
                n<> u<76> t<Package_or_generate_item_declaration> p<77> c<75> l<8:3> el<8:32>
                  n<> u<75> t<Net_declaration> p<76> c<69> l<8:3> el<8:32>
                    n<state> u<69> t<STRING_CONST> p<75> s<74> l<8:3> el<8:8>
                    n<> u<74> t<List_of_net_decl_assignments> p<75> c<71> l<8:9> el<8:31>
                      n<> u<71> t<Net_decl_assignment> p<74> c<70> s<73> l<8:9> el<8:19>
                        n<curr_state> u<70> t<STRING_CONST> p<71> l<8:9> el<8:19>
                      n<> u<73> t<Net_decl_assignment> p<74> c<72> l<8:21> el<8:31>
                        n<next_state> u<72> t<STRING_CONST> p<73> l<8:21> el<8:31>
        n<> u<109> t<Non_port_module_item> p<160> c<108> s<158> l<11:3> el<11:31>
          n<> u<108> t<Module_or_generate_item> p<109> c<107> l<11:3> el<11:31>
            n<> u<107> t<Module_common_item> p<108> c<106> l<11:3> el<11:31>
              n<> u<106> t<Always_construct> p<107> c<81> l<11:3> el<11:31>
                n<> u<81> t<ALWAYS> p<106> s<105> l<11:3> el<11:9>
                n<> u<105> t<Statement> p<106> c<104> l<11:10> el<11:31>
                  n<> u<104> t<Statement_item> p<105> c<103> l<11:10> el<11:31>
                    n<> u<103> t<Procedural_timing_control_statement> p<104> c<85> l<11:10> el<11:31>
                      n<> u<85> t<Procedural_timing_control> p<103> c<84> s<102> l<11:10> el<11:15>
                        n<> u<84> t<Delay_control> p<85> c<83> l<11:10> el<11:15>
                          n<#10> u<83> t<INT_CONST> p<84> c<82> l<11:10> el<11:15>
                            n<ns> u<82> t<Time_unit> p<83> l<11:13> el<11:15>
                      n<> u<102> t<Statement_or_null> p<103> c<101> l<11:16> el<11:31>
                        n<> u<101> t<Statement> p<102> c<100> l<11:16> el<11:31>
                          n<> u<100> t<Statement_item> p<101> c<99> l<11:16> el<11:31>
                            n<> u<99> t<Blocking_assignment> p<100> c<98> l<11:16> el<11:30>
                              n<> u<98> t<Operator_assignment> p<99> c<90> l<11:16> el<11:30>
                                n<> u<90> t<Variable_lvalue> p<98> c<87> s<91> l<11:16> el<11:21>
                                  n<> u<87> t<Ps_or_hierarchical_identifier> p<90> c<86> s<89> l<11:16> el<11:21>
                                    n<clock> u<86> t<STRING_CONST> p<87> l<11:16> el<11:21>
                                  n<> u<89> t<Select> p<90> c<88> l<11:22> el<11:22>
                                    n<> u<88> t<Bit_select> p<89> l<11:22> el<11:22>
                                n<> u<91> t<AssignOp_Assign> p<98> s<97> l<11:22> el<11:23>
                                n<> u<97> t<Expression> p<98> c<96> l<11:24> el<11:30>
                                  n<> u<96> t<Unary_Tilda> p<97> s<95> l<11:24> el<11:25>
                                  n<> u<95> t<Expression> p<97> c<94> l<11:25> el<11:30>
                                    n<> u<94> t<Primary> p<95> c<93> l<11:25> el<11:30>
                                      n<> u<93> t<Primary_literal> p<94> c<92> l<11:25> el<11:30>
                                        n<clock> u<92> t<STRING_CONST> p<93> l<11:25> el<11:30>
        n<> u<158> t<Non_port_module_item> p<160> c<157> s<159> l<13:3> el<17:4>
          n<> u<157> t<Module_or_generate_item> p<158> c<156> l<13:3> el<17:4>
            n<> u<156> t<Module_common_item> p<157> c<155> l<13:3> el<17:4>
              n<> u<155> t<Always_construct> p<156> c<110> l<13:3> el<17:4>
                n<> u<110> t<ALWAYS_FF> p<155> s<154> l<13:3> el<13:12>
                n<> u<154> t<Statement> p<155> c<153> l<13:13> el<17:4>
                  n<> u<153> t<Statement_item> p<154> c<152> l<13:13> el<17:4>
                    n<> u<152> t<Procedural_timing_control_statement> p<153> c<118> l<13:13> el<17:4>
                      n<> u<118> t<Procedural_timing_control> p<152> c<117> s<151> l<13:13> el<13:29>
                        n<> u<117> t<Event_control> p<118> c<116> l<13:13> el<13:29>
                          n<> u<116> t<Event_expression> p<117> c<111> l<13:15> el<13:28>
                            n<> u<111> t<Edge_Posedge> p<116> s<115> l<13:15> el<13:22>
                            n<> u<115> t<Expression> p<116> c<114> l<13:23> el<13:28>
                              n<> u<114> t<Primary> p<115> c<113> l<13:23> el<13:28>
                                n<> u<113> t<Primary_literal> p<114> c<112> l<13:23> el<13:28>
                                  n<clock> u<112> t<STRING_CONST> p<113> l<13:23> el<13:28>
                      n<> u<151> t<Statement_or_null> p<152> c<150> l<13:30> el<17:4>
                        n<> u<150> t<Statement> p<151> c<149> l<13:30> el<17:4>
                          n<> u<149> t<Statement_item> p<150> c<148> l<13:30> el<17:4>
                            n<> u<148> t<Seq_block> p<149> c<146> l<13:30> el<17:4>
                              n<> u<146> t<Statement_or_null> p<148> c<145> s<147> l<14:3> el<16:6>
                                n<> u<145> t<Statement> p<146> c<144> l<14:3> el<16:6>
                                  n<> u<144> t<Statement_item> p<145> c<143> l<14:3> el<16:6>
                                    n<> u<143> t<Conditional_statement> p<144> c<124> l<14:3> el<16:6>
                                      n<> u<124> t<Cond_predicate> p<143> c<123> s<142> l<14:7> el<14:12>
                                        n<> u<123> t<Expression_or_cond_pattern> p<124> c<122> l<14:7> el<14:12>
                                          n<> u<122> t<Expression> p<123> c<121> l<14:7> el<14:12>
                                            n<> u<121> t<Primary> p<122> c<120> l<14:7> el<14:12>
                                              n<> u<120> t<Primary_literal> p<121> c<119> l<14:7> el<14:12>
                                                n<reset> u<119> t<STRING_CONST> p<120> l<14:7> el<14:12>
                                      n<> u<142> t<Statement_or_null> p<143> c<141> l<14:14> el<16:6>
                                        n<> u<141> t<Statement> p<142> c<140> l<14:14> el<16:6>
                                          n<> u<140> t<Statement_item> p<141> c<139> l<14:14> el<16:6>
                                            n<> u<139> t<Seq_block> p<140> c<137> l<14:14> el<16:6>
                                              n<> u<137> t<Statement_or_null> p<139> c<136> s<138> l<15:3> el<15:23>
                                                n<> u<136> t<Statement> p<137> c<135> l<15:3> el<15:23>
                                                  n<> u<135> t<Statement_item> p<136> c<134> l<15:3> el<15:23>
                                                    n<> u<134> t<Nonblocking_assignment> p<135> c<129> l<15:3> el<15:22>
                                                      n<> u<129> t<Variable_lvalue> p<134> c<126> s<133> l<15:3> el<15:13>
                                                        n<> u<126> t<Ps_or_hierarchical_identifier> p<129> c<125> s<128> l<15:3> el<15:13>
                                                          n<curr_state> u<125> t<STRING_CONST> p<126> l<15:3> el<15:13>
                                                        n<> u<128> t<Select> p<129> c<127> l<15:14> el<15:14>
                                                          n<> u<127> t<Bit_select> p<128> l<15:14> el<15:14>
                                                      n<> u<133> t<Expression> p<134> c<132> l<15:17> el<15:22>
                                                        n<> u<132> t<Primary> p<133> c<131> l<15:17> el<15:22>
                                                          n<> u<131> t<Primary_literal> p<132> c<130> l<15:17> el<15:22>
                                                            n<RESET> u<130> t<STRING_CONST> p<131> l<15:17> el<15:22>
                                              n<> u<138> t<END> p<139> l<16:3> el<16:6>
                              n<> u<147> t<END> p<148> l<17:1> el<17:4>
        n<> u<159> t<ENDMODULE> p<160> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv:1:1: No timescale set for "conditional_Fsm".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv:1:1: Compile module "work@conditional_Fsm".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
Assignment                                             2
Begin                                                  2
BitTypespec                                            5
BitVar                                                 3
ClassDefn                                              8
ClassTypespec                                          1
Constant                                               7
DelayControl                                           1
Design                                                 1
EnumConst                                              8
EnumTypespec                                           2
EnumVar                                                2
EventControl                                           1
Function                                               9
IODecl                                                11
IfStmt                                                 1
IntTypespec                                           11
IntVar                                                 1
LogicTypespec                                          2
Module                                                 2
Operation                                              2
Package                                                1
Port                                                   3
Range                                                  1
RefObj                                                 6
RefTypespec                                           22
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BindVarsAndEnum/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/BindVarsAndEnum/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@conditional_Fsm
  |vpiVariables:
  \_BitVar: (work@conditional_Fsm.reset), line:1:36, endln:1:41
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.reset), line:1:32, endln:1:35
      |vpiParent:
      \_BitVar: (work@conditional_Fsm.reset), line:1:36, endln:1:41
      |vpiFullName:work@conditional_Fsm.reset
      |vpiActual:
      \_BitTypespec: , line:1:32, endln:1:35
    |vpiName:reset
    |vpiFullName:work@conditional_Fsm.reset
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@conditional_Fsm.increment), line:2:13, endln:2:22
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.increment), line:2:9, endln:2:12
      |vpiParent:
      \_BitVar: (work@conditional_Fsm.increment), line:2:13, endln:2:22
      |vpiFullName:work@conditional_Fsm.increment
      |vpiActual:
      \_BitTypespec: , line:2:9, endln:2:12
    |vpiName:increment
    |vpiFullName:work@conditional_Fsm.increment
    |vpiVisibility:1
  |vpiVariables:
  \_IntVar: (work@conditional_Fsm.count), line:3:14, endln:3:19
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.count), line:3:10, endln:3:13
      |vpiParent:
      \_IntVar: (work@conditional_Fsm.count), line:3:14, endln:3:19
      |vpiFullName:work@conditional_Fsm.count
      |vpiActual:
      \_IntTypespec: , line:3:10, endln:3:13
    |vpiName:count
    |vpiFullName:work@conditional_Fsm.count
    |vpiSigned:1
    |vpiVisibility:1
  |vpiVariables:
  \_BitVar: (work@conditional_Fsm.clock), line:5:7, endln:5:12
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.clock), line:5:3, endln:5:6
      |vpiParent:
      \_BitVar: (work@conditional_Fsm.clock), line:5:7, endln:5:12
      |vpiFullName:work@conditional_Fsm.clock
      |vpiActual:
      \_BitTypespec: , line:5:3, endln:5:6
    |vpiName:clock
    |vpiFullName:work@conditional_Fsm.clock
    |vpiVisibility:1
  |vpiVariables:
  \_EnumVar: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.curr_state.state), line:8:3, endln:8:8
      |vpiParent:
      \_EnumVar: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19
      |vpiName:state
      |vpiFullName:work@conditional_Fsm.curr_state.state
      |vpiActual:
      \_EnumTypespec: (state), line:7:11, endln:7:64
    |vpiName:curr_state
    |vpiFullName:work@conditional_Fsm.curr_state
    |vpiVisibility:1
  |vpiVariables:
  \_EnumVar: (work@conditional_Fsm.next_state), line:8:21, endln:8:31
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.next_state.state), line:8:3, endln:8:8
      |vpiParent:
      \_EnumVar: (work@conditional_Fsm.next_state), line:8:21, endln:8:31
      |vpiName:state
      |vpiFullName:work@conditional_Fsm.next_state.state
      |vpiActual:
      \_EnumTypespec: (state), line:7:11, endln:7:64
    |vpiName:next_state
    |vpiFullName:work@conditional_Fsm.next_state
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:16, endln:7:27
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:7:22, endln:7:27
      |vpiParent:
      \_LogicTypespec: , line:7:16, endln:7:27
      |vpiLeftRange:
      \_Constant: , line:7:23, endln:7:24
        |vpiParent:
        \_Range: , line:7:22, endln:7:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:25, endln:7:26
        |vpiParent:
        \_Range: , line:7:22, endln:7:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_EnumTypespec: (state), line:7:11, endln:7:64
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiName:state
    |vpiBaseTypespec:
    \_RefTypespec: (work@conditional_Fsm.state), line:7:16, endln:7:27
      |vpiParent:
      \_EnumTypespec: (state), line:7:11, endln:7:64
      |vpiFullName:work@conditional_Fsm.state
      |vpiActual:
      \_LogicTypespec: , line:7:16, endln:7:27
    |vpiEnumConst:
    \_EnumConst: (RESET), line:7:29, endln:7:34
      |vpiParent:
      \_EnumTypespec: (state), line:7:11, endln:7:64
      |vpiName:RESET
      |INT:0
      |vpiDecompile:0
      |vpiSize:2
    |vpiEnumConst:
    \_EnumConst: (COUNTER), line:7:36, endln:7:43
      |vpiParent:
      \_EnumTypespec: (state), line:7:11, endln:7:64
      |vpiName:COUNTER
      |INT:1
      |vpiDecompile:1
      |vpiSize:2
    |vpiEnumConst:
    \_EnumConst: (COUNTER_DONE), line:7:45, endln:7:57
      |vpiParent:
      \_EnumTypespec: (state), line:7:11, endln:7:64
      |vpiName:COUNTER_DONE
      |INT:2
      |vpiDecompile:2
      |vpiSize:2
  |vpiTypedef:
  \_BitTypespec: , line:1:32, endln:1:35
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_BitTypespec: , line:2:9, endln:2:12
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_IntTypespec: , line:3:10, endln:3:13
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiSigned:1
  |vpiTypedef:
  \_BitTypespec: , line:5:3, endln:5:6
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_BitTypespec: , line:1:32, endln:1:35
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_BitTypespec: , line:2:9, endln:2:12
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_IntTypespec: , line:3:10, endln:3:13
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:16, endln:7:27
  |vpiImportTypespec:
  \_EnumTypespec: (state), line:7:11, endln:7:64
  |vpiImportTypespec:
  \_BitTypespec: , line:1:32, endln:1:35
  |vpiImportTypespec:
  \_BitVar: (work@conditional_Fsm.reset), line:1:36, endln:1:41
  |vpiImportTypespec:
  \_BitTypespec: , line:2:9, endln:2:12
  |vpiImportTypespec:
  \_BitVar: (work@conditional_Fsm.increment), line:2:13, endln:2:22
  |vpiImportTypespec:
  \_IntTypespec: , line:3:10, endln:3:13
  |vpiImportTypespec:
  \_IntVar: (work@conditional_Fsm.count), line:3:14, endln:3:19
  |vpiImportTypespec:
  \_BitTypespec: , line:5:3, endln:5:6
  |vpiImportTypespec:
  \_BitVar: (work@conditional_Fsm.clock), line:5:7, endln:5:12
  |vpiImportTypespec:
  \_EnumVar: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19
  |vpiImportTypespec:
  \_EnumVar: (work@conditional_Fsm.next_state), line:8:21, endln:8:31
  |vpiImportTypespec:
  \_BitTypespec: , line:1:32, endln:1:35
  |vpiImportTypespec:
  \_BitTypespec: , line:2:9, endln:2:12
  |vpiImportTypespec:
  \_IntTypespec: , line:3:10, endln:3:13
  |vpiDefName:work@conditional_Fsm
  |vpiPort:
  \_Port: (reset), line:1:36, endln:1:41
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiName:reset
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.reset), line:1:32, endln:1:35
      |vpiParent:
      \_Port: (reset), line:1:36, endln:1:41
      |vpiFullName:work@conditional_Fsm.reset
      |vpiActual:
      \_BitTypespec: , line:1:32, endln:1:35
  |vpiPort:
  \_Port: (increment), line:2:13, endln:2:22
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiName:increment
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.increment), line:2:9, endln:2:12
      |vpiParent:
      \_Port: (increment), line:2:13, endln:2:22
      |vpiFullName:work@conditional_Fsm.increment
      |vpiActual:
      \_BitTypespec: , line:2:9, endln:2:12
  |vpiPort:
  \_Port: (count), line:3:14, endln:3:19
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiName:count
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@conditional_Fsm.count), line:3:10, endln:3:13
      |vpiParent:
      \_Port: (count), line:3:14, endln:3:19
      |vpiFullName:work@conditional_Fsm.count
      |vpiActual:
      \_IntTypespec: , line:3:10, endln:3:13
  |vpiProcess:
  \_Always: , line:11:3, endln:11:31
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_DelayControl: , line:11:10, endln:11:30
      |vpiParent:
      \_Always: , line:11:3, endln:11:31
      |#10
      |vpiStmt:
      \_Assignment: , line:11:16, endln:11:30
        |vpiParent:
        \_DelayControl: , line:11:10, endln:11:30
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:11:24, endln:11:30
          |vpiParent:
          \_Assignment: , line:11:16, endln:11:30
          |vpiOpType:4
          |vpiOperand:
          \_RefObj: (work@conditional_Fsm.clock), line:11:25, endln:11:30
            |vpiParent:
            \_Operation: , line:11:24, endln:11:30
            |vpiName:clock
            |vpiFullName:work@conditional_Fsm.clock
            |vpiActual:
            \_BitVar: (work@conditional_Fsm.clock), line:5:7, endln:5:12
        |vpiLhs:
        \_RefObj: (work@conditional_Fsm.clock), line:11:16, endln:11:21
          |vpiParent:
          \_Assignment: , line:11:16, endln:11:30
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_BitVar: (work@conditional_Fsm.clock), line:5:7, endln:5:12
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:13:3, endln:17:4
    |vpiParent:
    \_Module: work@conditional_Fsm (work@conditional_Fsm), file:${SURELOG_DIR}/tests/BindVarsAndEnum/dut.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_EventControl: , line:13:13, endln:13:29
      |vpiParent:
      \_Always: , line:13:3, endln:17:4
      |vpiCondition:
      \_Operation: , line:13:15, endln:13:28
        |vpiParent:
        \_EventControl: , line:13:13, endln:13:29
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@conditional_Fsm.clock), line:13:23, endln:13:28
          |vpiParent:
          \_Operation: , line:13:15, endln:13:28
          |vpiName:clock
          |vpiFullName:work@conditional_Fsm.clock
          |vpiActual:
          \_BitVar: (work@conditional_Fsm.clock), line:5:7, endln:5:12
      |vpiStmt:
      \_Begin: (work@conditional_Fsm), line:13:30, endln:17:4
        |vpiParent:
        \_EventControl: , line:13:13, endln:13:29
        |vpiFullName:work@conditional_Fsm
        |vpiStmt:
        \_IfStmt: , line:14:3, endln:16:6
          |vpiParent:
          \_Begin: (work@conditional_Fsm), line:13:30, endln:17:4
          |vpiCondition:
          \_RefObj: (work@conditional_Fsm.reset), line:14:7, endln:14:12
            |vpiParent:
            \_IfStmt: , line:14:3, endln:16:6
            |vpiName:reset
            |vpiFullName:work@conditional_Fsm.reset
            |vpiActual:
            \_BitVar: (work@conditional_Fsm.reset), line:1:36, endln:1:41
          |vpiStmt:
          \_Begin: (work@conditional_Fsm), line:14:14, endln:16:6
            |vpiParent:
            \_IfStmt: , line:14:3, endln:16:6
            |vpiFullName:work@conditional_Fsm
            |vpiStmt:
            \_Assignment: , line:15:3, endln:15:22
              |vpiParent:
              \_Begin: (work@conditional_Fsm), line:14:14, endln:16:6
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@conditional_Fsm.RESET), line:15:17, endln:15:22
                |vpiParent:
                \_Assignment: , line:15:3, endln:15:22
                |vpiName:RESET
                |vpiFullName:work@conditional_Fsm.RESET
                |vpiActual:
                \_EnumConst: (RESET), line:7:29, endln:7:34
              |vpiLhs:
              \_RefObj: (work@conditional_Fsm.curr_state), line:15:3, endln:15:13
                |vpiParent:
                \_Assignment: , line:15:3, endln:15:22
                |vpiName:curr_state
                |vpiFullName:work@conditional_Fsm.curr_state
                |vpiActual:
                \_EnumVar: (work@conditional_Fsm.curr_state), line:8:9, endln:8:19
    |vpiAlwaysType:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
