Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_aes_encrypt_top glbl -prj aes_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s aes_encrypt -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_MixColumn_AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_MixColumn_AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_KeySchedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_KeySchedule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_KeySchedule_Rcon0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_KeySchedule_Rcon0_rom
INFO: [VRFC 10-311] analyzing module aes_encrypt_KeySchedule_Rcon0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_aes_encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_key_ram
INFO: [VRFC 10-311] analyzing module aes_encrypt_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_MixColumn_AddRoundKey_ret.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_MixColumn_AddRoundKey_ret_ram
INFO: [VRFC 10-311] analyzing module aes_encrypt_MixColumn_AddRoundKey_ret
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_udiv_7ns_4ns_5_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_udiv_7ns_4ns_5_11_1_div_u
INFO: [VRFC 10-311] analyzing module aes_encrypt_udiv_7ns_4ns_5_11_1_div
INFO: [VRFC 10-311] analyzing module aes_encrypt_udiv_7ns_4ns_5_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_urem_7ns_4ns_3_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_urem_7ns_4ns_3_11_1_div_u
INFO: [VRFC 10-311] analyzing module aes_encrypt_urem_7ns_4ns_3_11_1_div
INFO: [VRFC 10-311] analyzing module aes_encrypt_urem_7ns_4ns_3_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_ByteSub_ShiftRow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_ByteSub_ShiftRow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_mul_4ns_4ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_mul_4ns_4ns_8_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module aes_encrypt_mul_4ns_4ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_word_ram
INFO: [VRFC 10-311] analyzing module aes_encrypt_word
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_mul_4ns_4ns_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_mul_4ns_4ns_7_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module aes_encrypt_mul_4ns_4ns_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/aes_encrypt_KeySchedule_Sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt_KeySchedule_Sbox_rom
INFO: [VRFC 10-311] analyzing module aes_encrypt_KeySchedule_Sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/grunt/Vitis_HLS/aes_hls/solution1/sim/verilog/df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.aes_encrypt_word_ram
Compiling module xil_defaultlib.aes_encrypt_word(DataWidth=8,Add...
Compiling module xil_defaultlib.aes_encrypt_MixColumn_AddRoundKe...
Compiling module xil_defaultlib.aes_encrypt_MixColumn_AddRoundKe...
Compiling module xil_defaultlib.aes_encrypt_key_ram
Compiling module xil_defaultlib.aes_encrypt_key(DataWidth=8,Addr...
Compiling module xil_defaultlib.aes_encrypt_KeySchedule_Sbox_rom
Compiling module xil_defaultlib.aes_encrypt_KeySchedule_Sbox(Dat...
Compiling module xil_defaultlib.aes_encrypt_ByteSub_ShiftRow
Compiling module xil_defaultlib.aes_encrypt_KeySchedule_Rcon0_ro...
Compiling module xil_defaultlib.aes_encrypt_KeySchedule_Rcon0(Da...
Compiling module xil_defaultlib.aes_encrypt_mul_4ns_4ns_8_1_1_Mu...
Compiling module xil_defaultlib.aes_encrypt_mul_4ns_4ns_8_1_1(ID...
Compiling module xil_defaultlib.aes_encrypt_urem_7ns_4ns_3_11_1_...
Compiling module xil_defaultlib.aes_encrypt_urem_7ns_4ns_3_11_1_...
Compiling module xil_defaultlib.aes_encrypt_urem_7ns_4ns_3_11_1(...
Compiling module xil_defaultlib.aes_encrypt_udiv_7ns_4ns_5_11_1_...
Compiling module xil_defaultlib.aes_encrypt_udiv_7ns_4ns_5_11_1_...
Compiling module xil_defaultlib.aes_encrypt_udiv_7ns_4ns_5_11_1(...
Compiling module xil_defaultlib.aes_encrypt_KeySchedule
Compiling module xil_defaultlib.aes_encrypt_mul_4ns_4ns_7_1_1_Mu...
Compiling module xil_defaultlib.aes_encrypt_mul_4ns_4ns_7_1_1(ID...
Compiling module xil_defaultlib.aes_encrypt_MixColumn_AddRoundKe...
Compiling module xil_defaultlib.aes_encrypt
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_aes_encrypt_top
Compiling module work.glbl
Built simulation snapshot aes_encrypt
