{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"\u6b22\u8fce\u6765\u5230MicroZero\u7684\u4e3b\u9875","text":"<p>\u672c\u9879\u76ee\u4e3b\u9875: Github Gitlab </p> <p>\u672c\u9879\u76ee\u516c\u5f00\u7f51\u9875: https://micro-zero.github.io/</p> <p>NOTE\uff1a \u8fd9\u662f\u4e00\u4e2a\u5728Github\u4e0a\u7684\u5f00\u653e\u7f51\u9875\uff0c\u6682\u4e0d\u516c\u5f00\u6709\u6548\u4fe1\u606f\u3002\u5f00\u53d1\u4eba\u5458\u8bf7\u79fb\u6b65\u81f3Gitlab\uff08\u9700\u8981\u6743\u9650\uff09\uff1a</p> <ul> <li> <p>\u4e3b\u7f51\u9875&amp;\u6559\u5e08\u7f51\u9875\uff1ahttps://micro-zero.gitlab.io/</p> </li> <li> <p>\u5b66\u751f\u7f51\u9875\uff1ahttps://micro-zero-student.gitlab.io/</p> </li> </ul>"},{"location":"#_1","title":"\u524d\u8a00","text":"<p>\u8fd9\u662f\u4e00\u4e2a\u4ece\u96f6\u5f00\u59cb\u7684\u5fae\u5904\u7406\u5668\u8bbe\u8ba1\u9879\u76ee\uff0c\u6211\u4eec\u6765\u81ea\u5317\u4eac\u5927\u5b66\u8ba1\u7b97\u673a\u5b66\u9662\u7cfb\u7edf\u7ed3\u6784\u7814\u7a76\u6240\uff0c\u6211\u4eec\u7684\u76ee\u6807\u662f\u8bbe\u8ba1\u4e00\u4e2a\u6309\u5e8f\u5904\u7406\u5668\u6838\uff0c\u5e76\u4ee5\u6b64\u4e3a\u57fa\u7840\u8fdb\u884c\u5404\u79cd\u7814\u7a76\u3002</p> <p>This is a micro processor design project from zero. We are from Micro Processor Research Center, School of Computer Science, Peking University. Our goal is to design an in-order processor core and do various research based on it.</p>"},{"location":"#_2","title":"\u8bb8\u53ef","text":"<p>CC-BY-NC-SA\uff1a\u7f72\u540d-\u975e\u5546\u4e1a\u6027\u4f7f\u7528-\u76f8\u540c\u65b9\u5f0f\u5171\u4eab</p> <p>\u8054\u7cfb\u65b9\u5f0f\uff1a \u738b\u7ff0\u58a8//Wang Hanmo , Email\uff1awanghanmo [at] stu.pku.edu.cn</p>"},{"location":"%E5%85%B3%E4%BA%8E%E6%88%91%E4%BB%AC/%E5%B0%8F%E7%BB%84%E6%88%90%E5%91%98/","title":"\u5c0f\u7ec4\u6210\u5458","text":"<p>\u6211\u4eec\u5c0f\u7ec4\u75315\u540d\u5b66\u751f\u548c3\u540d\u8001\u5e08\u7ec4\u6210\u3002</p>"},{"location":"%E7%A0%94%E5%8F%91%E8%B5%84%E6%BA%90/%E4%BB%A3%E7%A0%81/","title":"\u4ee3\u7801","text":"<p>\u90e8\u5206\u5f00\u6e90\u5904\u7406\u5668\u8bbe\u8ba1\u6e90\u4ee3\u7801\uff1a</p> <ul> <li>Ariane\uff1aopenhwgroup/cva6</li> <li>BlackParrot\uff1ablack-parrot/black-parrot</li> <li>\u897f\u6570\uff1awesterndigitalcorporation/swerv_eh1</li> <li>\u7384\u94c1C906\uff1aT-head-Semi/openc906</li> <li>VexRiscv\uff1aSpinalHDL/VexRiscv</li> </ul>"},{"location":"%E7%A0%94%E5%8F%91%E8%B5%84%E6%BA%90/%E5%B7%A5%E5%85%B7/","title":"\u5de5\u5177","text":""},{"location":"%E7%A0%94%E5%8F%91%E8%B5%84%E6%BA%90/%E5%B7%A5%E5%85%B7/#riscv","title":"RISCV\u5de5\u5177\u94fe","text":"<ul> <li>\u4ea4\u53c9\u7f16\u8bd1\u5de5\u5177\u94fe\uff1a</li> <li>Spike\u6a21\u62df\u5668\uff1a</li> <li>pk\u4ee3\u7406\u5185\u6838\uff1a</li> </ul>"},{"location":"%E7%A0%94%E5%8F%91%E8%B5%84%E6%BA%90/%E5%B7%A5%E5%85%B7/#fpga","title":"FPGA","text":"<ul> <li>Vivado\u5b89\u88c5\uff1a</li> <li>Genesys2\u624b\u518c\uff1a</li> </ul>"},{"location":"%E7%A0%94%E5%8F%91%E8%B5%84%E6%BA%90/%E6%96%87%E6%A1%A3/","title":"\u6587\u6863","text":""},{"location":"%E7%A0%94%E5%8F%91%E8%B5%84%E6%BA%90/%E8%AE%BA%E6%96%87/","title":"\u8bba\u6587","text":""},{"location":"%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3/%E6%80%BB%E4%BD%93%E6%96%B9%E6%A1%88/","title":"\u603b\u4f53\u65b9\u6848","text":"<p>TODO: \u786e\u5b9a\u603b\u9886\u6027\u7684\u8bbe\u8ba1\u65b9\u6848\u548c\u67b6\u6784\u56fe</p>"},{"location":"%E8%BF%87%E7%A8%8B%E8%AE%B0%E5%BD%95/","title":"\u6bcf\u5468\u7ec4\u4f1a","text":"<p>\u6211\u4eec\u5c0f\u7ec4\u6bcf\u5468\u8fdb\u884c\u4e00\u6b21\u4f8b\u4f1a\uff0c\u8bb0\u5f55\u6c47\u62a5\u4e0e\u8ba8\u8bba\u7684\u5185\u5bb9\u3002</p>"}]}