# This is the QIP file for DSP Builder for Intel FPGAs system 'duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter.sv
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter_Scale.qip
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter_Scale1.qip
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter_SingleRateFIR_Im.qip
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_Chan_Filter_lineup1_Chan_Filter_SingleRateFIR_Re.qip
