// Seed: 1114577502
module module_0 (
    input tri id_0,
    input wor id_1
);
  wire id_3;
  wire id_4;
  reg  id_5 = id_5;
  reg  id_6;
  assign id_5 = id_5;
  always $display(1);
  wire id_7;
  always @(posedge 1'd0) id_6 <= id_5;
  wire id_8;
  wire id_9;
  module_2(
      id_4, id_9, id_8, id_9, id_4, id_4, id_7
  );
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1
);
  wire id_3;
  module_0(
      id_0, id_0
  );
  wire id_4;
  assign id_3 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_8;
  assign id_8 = id_7;
  id_9(
      1, id_7(1)
  );
endmodule
