<stg><name>diffeq</name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %x_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %y_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %u_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_assign"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %u

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %clock

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %clock, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %y_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %a_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %u_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %u

]]></Node>
<StgValue><ssdm name="u_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %dx_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dx

]]></Node>
<StgValue><ssdm name="dx_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
entry:22 %bitcast_ln6_1 = bitcast i64 %a_read

]]></Node>
<StgValue><ssdm name="bitcast_ln6_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln6_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="52" op_0_bw="64">
<![CDATA[
entry:24 %trunc_ln6 = trunc i64 %bitcast_ln6_1

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:25 %icmp_ln6_2 = icmp_ne  i11 %tmp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln6_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:26 %icmp_ln6_3 = icmp_eq  i52 %trunc_ln6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:27 %or_ln6_1 = or i1 %icmp_ln6_3, i1 %icmp_ln6_2

]]></Node>
<StgValue><ssdm name="or_ln6_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %store_ln6 = store i64 %u_read, i64 %u_assign

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %store_ln6 = store i64 %y_read, i64 %y_assign

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %store_ln6 = store i64 %x_read, i64 %x_assign

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:31 %br_ln6 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond:0 %x_assign_load = load i64 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond:8 %tmp_2 = fcmp_olt  i64 %x_assign_load, i64 %a_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
while.cond:2 %bitcast_ln6 = bitcast i64 %x_assign_load

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:3 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="52" op_0_bw="64">
<![CDATA[
while.cond:4 %trunc_ln6_1 = trunc i64 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="trunc_ln6_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
while.cond:5 %icmp_ln6 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
while.cond:6 %icmp_ln6_1 = icmp_eq  i52 %trunc_ln6_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:7 %or_ln6 = or i1 %icmp_ln6_1, i1 %icmp_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond:8 %tmp_2 = fcmp_olt  i64 %x_assign_load, i64 %a_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:9 %and_ln6 = and i1 %tmp_2, i1 %or_ln6_1

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:10 %and_ln6_1 = and i1 %and_ln6, i1 %or_ln6

]]></Node>
<StgValue><ssdm name="and_ln6_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:11 %br_ln6 = br i1 %and_ln6_1, void %while.end, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:3 %mul = dmul i64 %x_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %x1 = dadd i64 %x_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:0 %y_assign_load = load i64 %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:3 %mul = dmul i64 %x_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:7 %mul3 = dmul i64 %y_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %x1 = dadd i64 %x_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="91" st_id="4" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:3 %mul = dmul i64 %x_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:7 %mul3 = dmul i64 %y_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %x1 = dadd i64 %x_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:3 %mul = dmul i64 %x_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:7 %mul3 = dmul i64 %y_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %x1 = dadd i64 %x_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="97" st_id="6" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:3 %mul = dmul i64 %x_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:7 %mul3 = dmul i64 %y_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %x1 = dadd i64 %x_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="100" st_id="7" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:3 %mul = dmul i64 %x_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:7 %mul3 = dmul i64 %y_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %x1 = dadd i64 %x_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="103" st_id="8" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:3 %mul = dmul i64 %x_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:7 %mul3 = dmul i64 %y_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:12 %x1 = dadd i64 %x_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body:1 %u_assign_load = load i64 %u_assign

]]></Node>
<StgValue><ssdm name="u_assign_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %mul1 = dmul i64 %mul, i64 %u_assign_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:7 %mul3 = dmul i64 %y_assign_load, i64 3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:15 %store_ln6 = store i64 %x1, i64 %x_assign

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.end:0 %y_assign_load_1 = load i64 %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_load_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64">
<![CDATA[
while.end:1 %ret_ln13 = ret i64 %y_assign_load_1

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="110" st_id="10" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %mul1 = dmul i64 %mul, i64 %u_assign_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %mul4 = dmul i64 %mul3, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="112" st_id="11" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %mul1 = dmul i64 %mul, i64 %u_assign_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %mul4 = dmul i64 %mul3, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:10 %mul6 = dmul i64 %u_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="115" st_id="12" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %mul1 = dmul i64 %mul, i64 %u_assign_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %mul4 = dmul i64 %mul3, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:10 %mul6 = dmul i64 %u_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="118" st_id="13" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %mul1 = dmul i64 %mul, i64 %u_assign_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %mul4 = dmul i64 %mul3, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:10 %mul6 = dmul i64 %u_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="121" st_id="14" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %mul1 = dmul i64 %mul, i64 %u_assign_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %mul4 = dmul i64 %mul3, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:10 %mul6 = dmul i64 %u_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="124" st_id="15" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:4 %mul1 = dmul i64 %mul, i64 %u_assign_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %mul4 = dmul i64 %mul3, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:10 %mul6 = dmul i64 %u_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="127" st_id="16" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %mul2 = dmul i64 %mul1, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:8 %mul4 = dmul i64 %mul3, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:10 %mul6 = dmul i64 %u_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="130" st_id="17" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %mul2 = dmul i64 %mul1, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:10 %mul6 = dmul i64 %u_assign_load, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="132" st_id="18" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %mul2 = dmul i64 %mul1, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:11 %y1 = dadd i64 %y_assign_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="134" st_id="19" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %mul2 = dmul i64 %mul1, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:11 %y1 = dadd i64 %y_assign_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="136" st_id="20" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %mul2 = dmul i64 %mul1, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:11 %y1 = dadd i64 %y_assign_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="138" st_id="21" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %mul2 = dmul i64 %mul1, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:11 %y1 = dadd i64 %y_assign_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="140" st_id="22" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:5 %mul2 = dmul i64 %mul1, i64 %dx_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:11 %y1 = dadd i64 %y_assign_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="142" st_id="23" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %sub = dsub i64 %u_assign_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:11 %y1 = dadd i64 %y_assign_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="144" st_id="24" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %sub = dsub i64 %u_assign_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:11 %y1 = dadd i64 %y_assign_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="146" st_id="25" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %sub = dsub i64 %u_assign_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:14 %store_ln6 = store i64 %y1, i64 %y_assign

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="148" st_id="26" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %sub = dsub i64 %u_assign_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="149" st_id="27" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %sub = dsub i64 %u_assign_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="150" st_id="28" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln6_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %sub = dsub i64 %u_assign_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="151" st_id="29" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:6 %sub = dsub i64 %u_assign_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="152" st_id="30" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %u1 = dsub i64 %sub, i64 %mul4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="153" st_id="31" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %u1 = dsub i64 %sub, i64 %mul4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="154" st_id="32" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %u1 = dsub i64 %sub, i64 %mul4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="155" st_id="33" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %u1 = dsub i64 %sub, i64 %mul4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="156" st_id="34" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %u1 = dsub i64 %sub, i64 %mul4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="157" st_id="35" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %u1 = dsub i64 %sub, i64 %mul4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="158" st_id="36" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body:9 %u1 = dsub i64 %sub, i64 %mul4

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="159" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:2 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="160" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:13 %store_ln6 = store i64 %u1, i64 %u_assign

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="161" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
while.body:16 %br_ln6 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
