// Seed: 699045023
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output wor  id_2
);
  generate
    assign #(-1) id_2 = -1;
    assign id_2 = -1'd0;
  endgenerate
  logic id_4;
  ;
  assign module_2.id_16 = 0;
  assign id_4 = id_0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    output wor id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6
  );
  assign modCall_1.id_0 = 0;
  parameter id_8 = -1;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri id_3,
    input wand id_4,
    output wand id_5,
    input supply0 id_6,
    output wand id_7,
    output tri id_8,
    output tri0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri0 id_13,
    output tri id_14,
    input tri0 id_15,
    input supply0 id_16,
    input uwire id_17,
    output uwire id_18,
    output tri id_19,
    input wor id_20,
    input wire id_21,
    output uwire id_22,
    inout wire id_23,
    input tri0 id_24,
    output supply0 id_25,
    input wand id_26
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_20,
      id_16,
      id_25
  );
  wire id_28;
endmodule
