// Seed: 2141226228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout tri id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout supply1 id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = 1 == id_11;
  assign id_8  = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd67,
    parameter id_4 = 32'd64
) (
    id_1,
    _id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  input wire _id_3;
  output wire _id_2;
  output logic [7:0] id_1;
  assign id_2 = id_4;
  integer [id_2 : id_4] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_1[1] = -1 == 1'b0;
  logic [7:0] id_6;
  ;
  assign id_6[(-1)] = 1'b0 == -1;
  assign id_6[-1*id_3] = 1;
endmodule
