vlog -f compile_questa_sv.f
# QuestaSim vlog 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Compiling module ex1_dut
# -- Compiling module ex1_clock_driver
# -- Compiling interface ex1_interface
# ** Note: (vlog-2286) Using implicit +incdir+/soft/Mentor/Questa_10.2c_5/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package ex1_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module top
# -- Importing package ex1_pkg
# 
# Top level modules:
# 	top
vsim -do "run -all" top
# vsim -do {run -all} top 
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.ex1_pkg(fast)
# Loading work.top(fast)
# Loading work.ex1_dut(fast)
# Loading work.ex1_clock_driver(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /soft/Mentor/Questa_10.2c_5/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all 
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ...
# DUT @ 0 port_name = '{x, x, x, x, x, x, x, x}
# DUT @ 10 port_name = '{x, x, x, x, x, x, x, x}
# DUT @ 30 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 50 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 70 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 90 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 110 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 130 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 150 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 170 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# DUT @ 190 port_name = '{0, 0, 1, 1, 0, 0, 0, 0}
# UVM_INFO @ 200: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------
# Name         Type        Size  Value
# ------------------------------------
# environment  ex1_env     -     @458 
#   _driver    ex1_driver  -     @470 
# ------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : /soft/Mentor/Questa_10.2c_5/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 54  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /soft/Mentor/Questa_10.2c_5/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
quit -sim
transcript file ""
