
*** Running vivado
    with args -log design_1_FIR_lowpass_300Hz_Left_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FIR_lowpass_300Hz_Left_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_FIR_lowpass_300Hz_Left_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1332.262 ; gain = 602.578
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/projects_HLS/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/projects_HLS/lowpass_300hz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/projects_HLS/bandpass_300_3kHz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/projects_HLS/bandpass_3k_20kHz'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.121 ; gain = 24.859
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_FIR_lowpass_300Hz_Left_0, cache-ID = 398f652b1677e5fc.
INFO: [Common 17-206] Exiting Vivado at Tue Jun  3 16:53:10 2025...
