$date
	Wed Feb 16 01:36:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DivisibleByThree_test $end
$var wire 1 ! Q $end
$var reg 1 " RESET $end
$var reg 1 # clk $end
$scope module D3 $end
$var wire 1 " RESET $end
$var wire 1 # clk $end
$var wire 1 ! Q $end
$var reg 2 $ NextSTATE [1:0] $end
$var reg 2 % STATE [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
1#
1"
1!
$end
#2
0"
0#
#4
b10 $
0!
b1 %
1#
#6
0#
#8
b0 $
b10 %
1#
#10
0#
#12
b1 $
1!
b0 %
1#
#14
0#
#16
b10 $
0!
b1 %
1#
#18
0#
#20
b0 $
b10 %
1#
#22
0#
#24
b1 $
1!
b0 %
1#
#26
0#
#28
b10 $
0!
b1 %
1#
#30
0#
#32
b0 $
b10 %
1#
#34
0#
#36
b1 $
1!
b0 %
1#
#38
0#
#40
b10 $
0!
b1 %
1#
#42
0#
#44
b0 $
b10 %
1#
#46
0#
#48
b1 $
1!
b0 %
1#
#50
0#
#52
b10 $
0!
b1 %
1#
#54
0#
#56
b0 $
b10 %
1#
#58
0#
#60
b1 $
1!
b0 %
1#
#62
0#
#64
b10 $
0!
b1 %
1#
#66
0#
#68
b0 $
b10 %
1#
#70
0#
#72
b1 $
1!
b0 %
1#
