Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/lab7_circuit1_schematic/circuit1_sch_circuit1_sch_sch_tb_isim_beh.exe -prj /home/ise/lab7_circuit1_schematic/circuit1_sch_circuit1_sch_sch_tb_beh.prj work.circuit1_sch_circuit1_sch_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/lab7_circuit1_schematic/xnor_rtl.vhd" into library work
Parsing VHDL file "/home/ise/lab7_circuit1_schematic/or_rtl.vhd" into library work
Parsing VHDL file "/home/ise/lab7_circuit1_schematic/and_rtl.vhd" into library work
Parsing VHDL file "/home/ise/lab7_circuit1_schematic/circuit1_sch.vhf" into library work
Parsing VHDL file "/home/ise/lab7_circuit1_schematic/circuit1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 112896 KB
Fuse CPU Usage: 850 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity or_rtl [or_rtl_default]
Compiling architecture behavioral of entity and_rtl [and_rtl_default]
Compiling architecture behavioral of entity xnor_rtl [xnor_rtl_default]
Compiling architecture behavioral of entity circuit1_sch [circuit1_sch_default]
Compiling architecture behavioral of entity circuit1_sch_circuit1_sch_sch_tb
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable /home/ise/lab7_circuit1_schematic/circuit1_sch_circuit1_sch_sch_tb_isim_beh.exe
Fuse Memory Usage: 128256 KB
Fuse CPU Usage: 910 ms
GCC CPU Usage: 1060 ms
