# Project application: SV tests

## Application

### Sandbox application

* Project name: SV tests
* Project repo(s): https://github.com/SymbiFlow/sv-tests
* Brief summary of the project: SystemVerilog test framework for checking SV spec support coverage in various open source tools - parsers, linters, formatters etc.
* Project's open source license: ISC
* Link to issue tracker: https://github.com/SymbiFlow/sv-tests/issues
* Link to website: https://symbiflow.github.io/sv-tests-results/
* Links to social media accounts: N/A
* Who uses this project, and at what scale: Google, Antmicro, WDC, numerous users in open source community
* Why does the project want to join CHIPS Alliance: To help drive SystemVerilog support in open source ASIC/FPGA tooling
* Primary contact from the project during the Sandbox application process:
 * Name: Tom Gorochowik
 * Email: tgorochowik@antmicro.com
 * GitHub handle: @tgorochowik
 * Role within the project: Maintainer
