/*
 * Copyright (C) 2014 Freescale Semiconductor, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */

BOOT_FROM	sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */

/* ddr-setup.cfg */
/* IMOUX */
/* DDR IO TYPE */
DATA 4 0x020E0774 000C0000 /* IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE */
DATA 4 0x020E0754 00000000 /* IOMUXC_SW_PAD_CTL_GRP_DDRPKE */
/* CLOCK  */
DATA 4 0x020E04AC 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 */
DATA 4 0x020E04B0 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1 */
/* ADDRESS */
DATA 4 0x020E0464 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS */
DATA 4 0x020E0490 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS */
DATA 4 0x020E074C 00000030 /* IOMUXC_SW_PAD_CTL_GRP_ADDDS */
/* Control */
DATA 4 0x020E0494 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET */
DATA 4 0x020E04A0 00000000 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS */
DATA 4 0x020E04B4 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0 */
DATA 4 0x020E04B8 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1 */
DATA 4 0x020E076C 00000030 /* IOMUXC_SW_PAD_CTL_GRP_CTLDS */
/* Data Strobes */
DATA 4 0x020E0750 00020000 /* IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL */
DATA 4 0x020E04BC 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 */
DATA 4 0x020E04C0 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 */
/* Data */
DATA 4 0x020E0760 00020000 /* IOMUXC_SW_PAD_CTL_GRP_DDRMODE */
DATA 4 0x020E0764 00000030 /* IOMUXC_SW_PAD_CTL_GRP_B0DS */
DATA 4 0x020E0770 00000030 /* IOMUXC_SW_PAD_CTL_GRP_B1DS */
DATA 4 0x020E0470 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 */
DATA 4 0x020E0474 00000030 /* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 */
/* Calibration setup */
DATA 4 0x021b0800 A1390003 /* DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration. */
DATA 4 0x021b080c 00000000 /* TODO Calibrate */
/* Read DQS Gating calibration */
DATA 4 0x021b083c,0x00000000 /* MPDGCTRL0 PHY0 TODO Calibrate */
/* Read calibration */
DATA 4 0x021b0848,0x40404040 /* MPRDDLCTL PHY0 TODO Calibrate */
/* Write calibration */
DATA 4 0x021b0850,0x40404040 /*MPWRDLCTL PHY0 TODO Calibrate */
/* read data bit delay */
DATA 4 0x021b081c,0x33333333 /* DDR_PHY_P0_MPREDQBY0DL3 */
DATA 4 0x021b0820,0x33333333 /* DDR_PHY_P0_MPREDQBY0DL3 */
/* Complete calibration by forced measurement */
DATA 4 0x021b08b8,0x00000800 /* DDR_PHY_P0_MPMUR0, frc_msr */


/*=============================================================================
 * DDR Controller Registers
 *=============================================================================
 * Manufacturer:   ISSI
 * Device Part Number:   IS43TR16256AL-125KBL
 * Clock Freq.:    400MHz
 * Density per CS in Gb:    8
 * Chip Selects used: 1
 * Number of Banks:   8
 * Row address:       15
 * Column address:    10
 * Data bus width  16
 *=============================================================================
*/
/* MMDC init */
DATA 4 0x021b0004,0x0002002D /* MMDC0_MDPDC */
DATA 4 0x021b0008,0x00333040 /* MMDC0_MDOTC */
DATA 4 0x021b000c,0x676B52F3 /* MMDC0_MDCFG0 */
DATA 4 0x021b0010,0xB66D8B63 /* MMDC0_MDCFG1 */
DATA 4 0x021b0014,0x01FF00DB /* MMDC0_MDCFG2 */

/* MDMISC: RALAT kept to the high level of 5.
 * MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits:
 * a. better operation at low frequency, for LPDDR2 freq < 100MHz, change RALAT to 3
 * b. Small performence improvment
 */
DATA 4 0x021b0018,0x00011740 /* MMDC0_MDMISC */
DATA 4 0x021b001c,0x00008000 /* MMDC0_MDSCR, set the Configuration request bit during MMDC set up */
DATA 4 0x021b002c,0x000026D2 /* MMDC0_MDRWD */
DATA 4 0x021b0030,0x006B1023 /* MMDC0_MDOR */
DATA 4 0x021b0040,0x00000027 /* Chan0 CS0_END */
DATA 4 0x021b0000,0x84180000 /* MMDC0_MDCTL */

/* Mode register writes */
DATA 4 0x021b001c,0x02008032 /* MMDC0_MDSCR, MR2 write, CS0 */
DATA 4 0x021b001c,0x00008033 /* MMDC0_MDSCR, MR3 write, CS0 */
DATA 4 0x021b001c,0x00048031 /* MMDC0_MDSCR, MR1 write, CS0 */
DATA 4 0x021b001c,0x05208030 /* MMDC0_MDSCR, MR0write, CS0 */
DATA 4 0x021b001c,0x04008040 /* MMDC0_MDSCR, ZQ calibration command sent to device on CS0 */
DATA 4 0x021b0020,0x00007800 /* MMDC0_MDREF */
DATA 4 0x021b0818,0x00022227 /* DDR_PHY_P0_MPODTCTRL */
DATA 4 0x021b4818,0x00022227 /* DDR_PHY_P1_MPODTCTRL */
DATA 4 0x021b0004,0x0002556D /* MMDC0_MDPDC now SDCTL power down enabled */
DATA 4 0x021b0404,0x00011006 /* MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached. */
DATA 4 0x021b001c,0x00000000 /* MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete) */

/* clocks.cfg */
DATA 4 0x020C4068 00C03F3F /* CCM CGR 0 */
DATA 4 0x020C406C 0030FC03 /* CCM CGR 1 */
DATA 4 0x020C4070 0FFFC000 /* CCM CGR 2 */
DATA 4 0x020C4074 3FF00000 /* CCM CGR 3 */
DATA 4 0x020C4078 00FFF300 /* CCM CGR 4 */
DATA 4 0x020C407C 0F0000C3 /* CCM CGR 5 */
DATA 4 0x020C4080 000003FF /* CCM CGR 6 */
DATA 4 0x020E0010 F00000CF /* IOMUX GRP4 */
DATA 4 0x020E0018 007F007F /* IOMUX GRP6 */
DATA 4 0x020E001C 007F007F /* IOMUX GRP7 */
DATA 4 0x020C4060 000000FB /* CCM_CCOSR */
