

================================================================
== Vitis HLS Report for 'implement'
================================================================
* Date:           Sun May  5 21:31:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.237 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271                   |implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1                   |      261|      261|   0.870 us|   0.870 us|    261|     261|       no|
        |grp_gesvdj_2D_double_16_1_16_s_fu_284                                       |gesvdj_2D_double_16_1_16_s                                       |    13934|   415008|  46.442 us|   1.383 ms|  13934|  415008|       no|
        |grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291                 |implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2                 |      260|      260|   0.867 us|   0.867 us|    260|     260|       no|
        |grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301                              |implement_Pipeline_VITIS_LOOP_125_1                              |        5|       18|  16.665 ns|  59.994 ns|      5|      18|       no|
        |grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312                          |implement_Pipeline_NSort_shift_buf_Loop                          |        2|        4|   6.666 ns|  13.332 ns|      2|       4|       no|
        |grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318                        |implement_Pipeline_NSort_shift_buf_Loop12                        |        2|        4|   6.666 ns|  13.332 ns|      2|       4|       no|
        |grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324           |implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1           |        ?|        ?|          ?|          ?|      ?|       ?|       no|
        |grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339  |implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1  |        ?|        ?|          ?|          ?|      ?|       ?|       no|
        |grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353                              |implement_Pipeline_VITIS_LOOP_238_2                              |        5|        5|  16.665 ns|  16.665 ns|      5|       5|       no|
        |grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364                              |implement_Pipeline_VITIS_LOOP_244_4                              |        ?|        ?|          ?|          ?|      ?|       ?|       no|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NSort_main_Loop  |        ?|        ?|   10 ~ 28|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      274|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|     42|    39206|    18646|     0|
|Memory               |        2|      -|      520|      529|     2|
|Multiplexer          |        -|      -|        -|     1010|     -|
|Register             |        -|      -|      807|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|     42|    40533|    20459|     2|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|        4|        4|    ~0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|        1|        1|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U304                                            |dcmp_64ns_64ns_1_2_no_dsp_1                                      |        0|   0|      0|      0|    0|
    |grp_gesvdj_2D_double_16_1_16_s_fu_284                                       |gesvdj_2D_double_16_1_16_s                                       |        2|  40|  31781|  11902|    0|
    |grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271                   |implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1                   |        0|   0|    388|    493|    0|
    |grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291                 |implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2                 |        0|   1|    379|    376|    0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312                          |implement_Pipeline_NSort_shift_buf_Loop                          |        0|   0|      7|     56|    0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318                        |implement_Pipeline_NSort_shift_buf_Loop12                        |        0|   0|      7|     56|    0|
    |grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339  |implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1  |        0|   0|   3444|   2690|    0|
    |grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324           |implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1           |        0|   1|   2955|   2379|    0|
    |grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301                              |implement_Pipeline_VITIS_LOOP_125_1                              |        0|   0|     86|    293|    0|
    |grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353                              |implement_Pipeline_VITIS_LOOP_238_2                              |        0|   0|      4|     59|    0|
    |grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364                              |implement_Pipeline_VITIS_LOOP_244_4                              |        0|   0|    155|    342|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                       |                                                                 |        2|  42|  39206|  18646|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dSortedBuf_U    |implement_dSortedBuf_RAM_AUTO_1R1W    |        0|  64|  65|    0|     3|   64|     1|          192|
    |dataA_2D_U      |implement_dataA_2D_RAM_T2P_URAM_1R1W  |        0|   0|   0|    1|   256|   64|     1|        16384|
    |dataU_2D_U      |implement_dataA_2D_RAM_T2P_URAM_1R1W  |        0|   0|   0|    1|   256|   64|     1|        16384|
    |eigVals_U       |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecs_U        |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecs_1_U      |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecs_2_U      |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecsNorm_U    |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecsNorm_1_U  |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |pcVecsNorm_2_U  |implement_eigVals_RAM_AUTO_1R1W       |        0|  64|  65|    0|    15|   64|     1|          960|
    |eigVecs_U       |implement_eigVecs_RAM_AUTO_1R1W       |        2|   0|   0|    0|   225|   64|     1|        14400|
    |iSortedBuf_U    |implement_iSortedBuf_RAM_AUTO_1R1W    |        0|   8|   9|    0|     3|    8|     1|           24|
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                      |        2| 520| 529|    2|   848|  712|    12|        54104|
    +----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_417_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln57_fu_392_p2                |         +|   0|  0|  39|          32|           1|
    |mul56_fu_500_p2                   |         -|   0|  0|  39|          32|          32|
    |sub_ln158_fu_488_p2               |         -|   0|  0|  41|          34|          34|
    |ap_block_state19_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_1_fu_412_p2            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln124_fu_404_p2              |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln57_fu_397_p3             |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 274|         198|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  107|         22|    1|         22|
    |dSortedBuf_address0    |   37|          7|    2|         14|
    |dSortedBuf_address1    |   26|          5|    2|         10|
    |dSortedBuf_ce0         |   20|          4|    1|          4|
    |dSortedBuf_ce1         |   14|          3|    1|          3|
    |dSortedBuf_d0          |   20|          4|   64|        256|
    |dSortedBuf_we0         |   14|          3|    1|          3|
    |dataA_2D_address0      |   20|          4|    8|         32|
    |dataA_2D_ce0           |   20|          4|    1|          4|
    |dataA_2D_ce1           |    9|          2|    1|          2|
    |dataA_2D_d0            |   14|          3|   64|        192|
    |dataA_2D_we0           |   14|          3|    1|          3|
    |dataA_2D_we1           |    9|          2|    1|          2|
    |dataU_2D_address0      |   14|          3|    8|         24|
    |dataU_2D_ce0           |   14|          3|    1|          3|
    |dataU_2D_ce1           |    9|          2|    1|          2|
    |dataU_2D_we0           |    9|          2|    1|          2|
    |dataU_2D_we1           |    9|          2|    1|          2|
    |eigVals_address0       |   20|          4|    4|         16|
    |eigVals_ce0            |   20|          4|    1|          4|
    |eigVals_d0             |   14|          3|   64|        192|
    |eigVals_we0            |   14|          3|    1|          3|
    |eigVecs_address0       |   14|          3|    8|         24|
    |eigVecs_ce0            |   14|          3|    1|          3|
    |eigVecs_we0            |    9|          2|    1|          2|
    |grp_fu_717_ce          |   20|          4|    1|          4|
    |grp_fu_717_opcode      |   20|          4|    5|         20|
    |grp_fu_717_p0          |   20|          4|   64|        256|
    |grp_fu_717_p1          |   20|          4|   64|        256|
    |grp_fu_721_ce          |    9|          2|    1|          2|
    |grp_fu_725_ce          |    9|          2|    1|          2|
    |grp_fu_729_ce          |   14|          3|    1|          3|
    |grp_fu_729_p0          |   14|          3|   32|         96|
    |grp_fu_729_p1          |   14|          3|   34|        102|
    |iSortedBuf_address0    |   31|          6|    2|         12|
    |iSortedBuf_address1    |   26|          5|    2|         10|
    |iSortedBuf_ce0         |   14|          3|    1|          3|
    |iSortedBuf_ce1         |   14|          3|    1|          3|
    |iSortedBuf_d0          |   20|          4|    8|         32|
    |iSortedBuf_we0         |   14|          3|    1|          3|
    |id_fu_70               |    9|          2|   32|         64|
    |pcVecsNorm_1_address0  |   14|          3|    4|         12|
    |pcVecsNorm_1_ce0       |   14|          3|    1|          3|
    |pcVecsNorm_1_we0       |    9|          2|    1|          2|
    |pcVecsNorm_2_address0  |   14|          3|    4|         12|
    |pcVecsNorm_2_ce0       |   14|          3|    1|          3|
    |pcVecsNorm_2_we0       |    9|          2|    1|          2|
    |pcVecsNorm_address0    |   14|          3|    4|         12|
    |pcVecsNorm_ce0         |   14|          3|    1|          3|
    |pcVecsNorm_we0         |    9|          2|    1|          2|
    |pcVecs_1_address0      |   20|          4|    4|         16|
    |pcVecs_1_ce0           |   20|          4|    1|          4|
    |pcVecs_1_we0           |    9|          2|    1|          2|
    |pcVecs_2_address0      |   20|          4|    4|         16|
    |pcVecs_2_ce0           |   20|          4|    1|          4|
    |pcVecs_2_we0           |    9|          2|    1|          2|
    |pcVecs_address0        |   20|          4|    4|         16|
    |pcVecs_ce0             |   20|          4|    1|          4|
    |pcVecs_we0             |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1010|        209|  526|       1809|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln124_reg_593                                                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                                                |  21|   0|   21|          0|
    |eigIndexes_1_reg_661                                                                     |   8|   0|    8|          0|
    |eigIndexes_2_reg_671                                                                     |   8|   0|    8|          0|
    |eigIndexes_reg_651                                                                       |   8|   0|    8|          0|
    |eigVals_load_reg_608                                                                     |  64|   0|   64|          0|
    |empty_86_reg_546                                                                         |   1|   0|    1|          0|
    |empty_87_reg_631                                                                         |   1|   0|    1|          0|
    |empty_reg_539                                                                            |   8|   0|    8|          0|
    |grp_gesvdj_2D_double_16_1_16_s_fu_284_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271_ap_start_reg                   |   1|   0|    1|          0|
    |grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291_ap_start_reg                 |   1|   0|    1|          0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318_ap_start_reg                        |   1|   0|    1|          0|
    |grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312_ap_start_reg                          |   1|   0|    1|          0|
    |grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339_ap_start_reg  |   1|   0|    1|          0|
    |grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324_ap_start_reg           |   1|   0|    1|          0|
    |grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301_ap_start_reg                              |   1|   0|    1|          0|
    |grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353_ap_start_reg                              |   1|   0|    1|          0|
    |grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364_ap_start_reg                              |   1|   0|    1|          0|
    |icmp_ln124_reg_586                                                                       |   1|   0|    1|          0|
    |id_fu_70                                                                                 |  32|   0|   32|          0|
    |j_2_loc_fu_78                                                                            |   2|   0|    2|          0|
    |mul56_reg_712                                                                            |  32|   0|   32|          0|
    |pcVals_1_reg_656                                                                         |  64|   0|   64|          0|
    |pcVals_2_reg_666                                                                         |  64|   0|   64|          0|
    |pcVals_reg_646                                                                           |  64|   0|   64|          0|
    |pcVecs_1_load_reg_702                                                                    |  64|   0|   64|          0|
    |pcVecs_2_load_reg_707                                                                    |  64|   0|   64|          0|
    |pcVecs_load_reg_697                                                                      |  64|   0|   64|          0|
    |select_ln57_reg_551                                                                      |  32|   0|   32|          0|
    |sub_ln158_reg_676                                                                        |  34|   0|   34|          0|
    |targetBlock_reg_624                                                                      |   1|   0|    1|          0|
    |tmp_reg_642                                                                              |   1|   0|    1|          0|
    |trunc_ln124_reg_598                                                                      |   8|   0|    8|          0|
    |trunc_ln126_1_reg_619                                                                    |  52|   0|   52|          0|
    |trunc_ln126_reg_614                                                                      |  63|   0|   63|          0|
    |zext_ln125_loc_fu_74                                                                     |   2|   0|    2|          0|
    |zext_ln125_reload_cast_reg_637                                                           |   2|   0|   64|         62|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 807|   0|  869|         62|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|        implement|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|        implement|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|        implement|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|        implement|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|        implement|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_din0         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_din1         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_dout0        |   in|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_439_p_ce           |  out|    1|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_din0         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_din1         |  out|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_dout0        |   in|   64|  ap_ctrl_hs|        implement|  return value|
|grp_fu_443_p_ce           |  out|    1|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_din0         |  out|   32|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_din1         |  out|   34|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_dout0        |   in|   65|  ap_ctrl_hs|        implement|  return value|
|grp_fu_447_p_ce           |  out|    1|  ap_ctrl_hs|        implement|  return value|
|this_m_pcVals_0_address0  |  out|    2|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_0_ce0       |  out|    1|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_0_we0       |  out|    1|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_0_d0        |  out|   64|   ap_memory|  this_m_pcVals_0|         array|
|this_m_pcVals_1_address0  |  out|    2|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVals_1_ce0       |  out|    1|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVals_1_we0       |  out|    1|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVals_1_d0        |  out|   64|   ap_memory|  this_m_pcVals_1|         array|
|this_m_pcVecs_0_address0  |  out|    5|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_ce0       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_we0       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_d0        |  out|   64|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_address1  |  out|    5|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_ce1       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_we1       |  out|    1|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_0_d1        |  out|   64|   ap_memory|  this_m_pcVecs_0|         array|
|this_m_pcVecs_1_address0  |  out|    5|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_ce0       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_we0       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_d0        |  out|   64|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_address1  |  out|    5|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_ce1       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_we1       |  out|    1|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_1_d1        |  out|   64|   ap_memory|  this_m_pcVecs_1|         array|
|this_m_pcVecs_2_address0  |  out|    5|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_ce0       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_we0       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_d0        |  out|   64|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_address1  |  out|    5|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_ce1       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_we1       |  out|    1|   ap_memory|  this_m_pcVecs_2|         array|
|this_m_pcVecs_2_d1        |  out|   64|   ap_memory|  this_m_pcVecs_2|         array|
|noVars                    |   in|   32|     ap_none|           noVars|        scalar|
|standarisedData_address0  |  out|    8|   ap_memory|  standarisedData|         array|
|standarisedData_ce0       |  out|    1|   ap_memory|  standarisedData|         array|
|standarisedData_q0        |   in|   64|   ap_memory|  standarisedData|         array|
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 13 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 12 
12 --> 7 
13 --> 14 
14 --> 15 19 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%id = alloca i32 1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 22 'alloca' 'id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%noVars_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %noVars"   --->   Operation 23 'read' 'noVars_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln125_loc = alloca i64 1"   --->   Operation 24 'alloca' 'zext_ln125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'j_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i32 %noVars_read"   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_86 = trunc i32 %noVars_read"   --->   Operation 27 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%dSortedBuf = alloca i64 1" [./pca.hpp:114->./pca.hpp:189]   --->   Operation 28 'alloca' 'dSortedBuf' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 29 [1/1] (0.66ns)   --->   "%iSortedBuf = alloca i64 1" [./pca.hpp:115->./pca.hpp:189]   --->   Operation 29 'alloca' 'iSortedBuf' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 30 [1/1] (2.23ns)   --->   "%dataA_2D = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:78->./pca.hpp:174]   --->   Operation 30 'alloca' 'dataA_2D' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (2.23ns)   --->   "%dataU_2D = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:79->./pca.hpp:174]   --->   Operation 31 'alloca' 'dataU_2D' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.71ns)   --->   "%eigVals = alloca i64 1" [./pca.hpp:172]   --->   Operation 32 'alloca' 'eigVals' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 33 [1/1] (1.20ns)   --->   "%eigVecs = alloca i64 1" [./pca.hpp:173]   --->   Operation 33 'alloca' 'eigVecs' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 34 [1/1] (0.71ns)   --->   "%pcVecs = alloca i64 1" [./pca.hpp:200]   --->   Operation 34 'alloca' 'pcVecs' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 35 [1/1] (0.71ns)   --->   "%pcVecs_1 = alloca i64 1" [./pca.hpp:200]   --->   Operation 35 'alloca' 'pcVecs_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 36 [1/1] (0.71ns)   --->   "%pcVecs_2 = alloca i64 1" [./pca.hpp:200]   --->   Operation 36 'alloca' 'pcVecs_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%pcVecsNorm = alloca i64 1" [./pca.hpp:209]   --->   Operation 37 'alloca' 'pcVecsNorm' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%pcVecsNorm_1 = alloca i64 1" [./pca.hpp:209]   --->   Operation 38 'alloca' 'pcVecsNorm_1' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 39 [1/1] (0.71ns)   --->   "%pcVecsNorm_2 = alloca i64 1" [./pca.hpp:209]   --->   Operation 39 'alloca' 'pcVecsNorm_2' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 40 [2/2] (1.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1, i64 %standarisedData, i64 %dataA_2D, i32 %noVars_read, i8 %empty, i64 %eigVals"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln124 = store i32 0, i32 %id" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 41 'store' 'store_ln124' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1, i64 %standarisedData, i64 %dataA_2D, i32 %noVars_read, i8 %empty, i64 %eigVals"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln57 = add i32 %noVars_read, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:57->./pca.hpp:174]   --->   Operation 43 'add' 'add_ln57' <Predicate = (empty_86)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.22ns)   --->   "%select_ln57 = select i1 %empty_86, i32 %add_ln57, i32 %noVars_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:57->./pca.hpp:174]   --->   Operation 44 'select' 'select_ln57' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln108 = call void @gesvdj_2D<double, 16, 1, 16>, i64 %dataA_2D, i64 %dataU_2D, i32 %select_ln57" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:108->./pca.hpp:174]   --->   Operation 45 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln108 = call void @gesvdj_2D<double, 16, 1, 16>, i64 %dataA_2D, i64 %dataU_2D, i32 %select_ln57" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:108->./pca.hpp:174]   --->   Operation 46 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 47 [2/2] (1.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2, i64 %dataA_2D, i64 %eigVals, i32 %noVars_read, i64 %dataU_2D, i8 %empty, i64 %eigVecs"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%dSortedBuf_addr = getelementptr i64 %dSortedBuf, i64 0, i64 0" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 48 'getelementptr' 'dSortedBuf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.71ns)   --->   "%store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 49 'store' 'store_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%iSortedBuf_addr = getelementptr i8 %iSortedBuf, i64 0, i64 0" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 50 'getelementptr' 'iSortedBuf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.66ns)   --->   "%store_ln120 = store i8 255, i2 %iSortedBuf_addr" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 51 'store' 'store_ln120' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 6 <SV = 5> <Delay = 0.88>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA_2D, i64 666, i64 31, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:80->./pca.hpp:174]   --->   Operation 52 'specmemcore' 'specmemcore_ln80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln81 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_2D, i64 666, i64 31, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/EigenSolver/syevj.hpp:81->./pca.hpp:174]   --->   Operation 53 'specmemcore' 'specmemcore_ln81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2, i64 %dataA_2D, i64 %eigVals, i32 %noVars_read, i64 %dataU_2D, i8 %empty, i64 %eigVecs"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%dSortedBuf_addr_1 = getelementptr i64 %dSortedBuf, i64 0, i64 1" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 55 'getelementptr' 'dSortedBuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.71ns)   --->   "%store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr_1" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 56 'store' 'store_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_1 = getelementptr i8 %iSortedBuf, i64 0, i64 1" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 57 'getelementptr' 'iSortedBuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.66ns)   --->   "%store_ln120 = store i8 255, i2 %iSortedBuf_addr_1" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 58 'store' 'store_ln120' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%dSortedBuf_addr_2 = getelementptr i64 %dSortedBuf, i64 0, i64 2" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 59 'getelementptr' 'dSortedBuf_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.71ns)   --->   "%store_ln119 = store i64 -1.79769e+308, i2 %dSortedBuf_addr_2" [./pca.hpp:119->./pca.hpp:189]   --->   Operation 60 'store' 'store_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_2 = getelementptr i8 %iSortedBuf, i64 0, i64 2" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 61 'getelementptr' 'iSortedBuf_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.66ns)   --->   "%store_ln120 = store i8 255, i2 %iSortedBuf_addr_2" [./pca.hpp:120->./pca.hpp:189]   --->   Operation 62 'store' 'store_ln120' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_6 : Operation 63 [1/1] (0.88ns)   --->   "%icmp_ln124 = icmp_eq  i32 %noVars_read, i32 0" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 63 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_125_1.i" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 64 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.88>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%id_1 = load i32 %id" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 65 'load' 'id_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.88ns)   --->   "%icmp_ln124_1 = icmp_eq  i32 %id_1, i32 %noVars_read" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 66 'icmp' 'icmp_ln124_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.88ns)   --->   "%add_ln124 = add i32 %id_1, i32 1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 67 'add' 'add_ln124' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124_1, void %VITIS_LOOP_125_1.i.split, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE5nsortIjEEvPKdjPdPT_.exit.loopexit" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 68 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %id_1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 69 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124_1)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i32 %id_1" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 70 'zext' 'zext_ln124' <Predicate = (!icmp_ln124_1)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%eigVals_addr = getelementptr i64 %eigVals, i64 0, i64 %zext_ln124" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 71 'getelementptr' 'eigVals_addr' <Predicate = (!icmp_ln124_1)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (0.71ns)   --->   "%eigVals_load = load i4 %eigVals_addr" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 72 'load' 'eigVals_load' <Predicate = (!icmp_ln124_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_7 : Operation 73 [2/2] (0.71ns)   --->   "%pcVals = load i2 %dSortedBuf_addr" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 73 'load' 'pcVals' <Predicate = (icmp_ln124_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_7 : Operation 74 [2/2] (0.66ns)   --->   "%eigIndexes = load i2 %iSortedBuf_addr" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 74 'load' 'eigIndexes' <Predicate = (icmp_ln124_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 8 <SV = 7> <Delay = 0.71>
ST_8 : Operation 75 [1/2] (0.71ns)   --->   "%eigVals_load = load i4 %eigVals_addr" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 75 'load' 'eigVals_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i64 %eigVals_load" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 76 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i64 %bitcast_ln126" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 77 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = trunc i64 %bitcast_ln126" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 78 'trunc' 'trunc_ln126_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @implement_Pipeline_VITIS_LOOP_125_1, i64 %dSortedBuf, i63 %trunc_ln126, i52 %trunc_ln126_1, i64 %eigVals_load, i2 %j_2_loc, i2 %zext_ln125_loc" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 79 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.38>
ST_9 : Operation 80 [1/2] (0.38ns)   --->   "%targetBlock = call i1 @implement_Pipeline_VITIS_LOOP_125_1, i64 %dSortedBuf, i63 %trunc_ln126, i52 %trunc_ln126_1, i64 %eigVals_load, i2 %j_2_loc, i2 %zext_ln125_loc" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 80 'call' 'targetBlock' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.82>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 81 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%j_2_loc_load = load i2 %j_2_loc"   --->   Operation 82 'load' 'j_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_87 = trunc i2 %j_2_loc_load"   --->   Operation 83 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln125_loc_load = load i2 %zext_ln125_loc"   --->   Operation 84 'load' 'zext_ln125_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln125_reload_cast = zext i2 %zext_ln125_loc_load"   --->   Operation 85 'zext' 'zext_ln125_reload_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %targetBlock, void %if.then.i18, void %for.inc27.i" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 86 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %j_2_loc_load, i32 1" [./pca.hpp:96->./pca.hpp:127->./pca.hpp:189]   --->   Operation 87 'bitselect' 'tmp' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp, void %for.body.i.i.preheader, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i" [./pca.hpp:96->./pca.hpp:127->./pca.hpp:189]   --->   Operation 88 'br' 'br_ln96' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (0.82ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop, i1 %empty_87, i64 %dSortedBuf"   --->   Operation 89 'call' 'call_ln0' <Predicate = (!targetBlock & !tmp)> <Delay = 0.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 90 [2/2] (0.82ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop12, i1 %empty_87, i8 %iSortedBuf"   --->   Operation 90 'call' 'call_ln0' <Predicate = (!targetBlock & !tmp)> <Delay = 0.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop, i1 %empty_87, i64 %dSortedBuf"   --->   Operation 91 'call' 'call_ln0' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_NSort_shift_buf_Loop12, i1 %empty_87, i8 %iSortedBuf"   --->   Operation 92 'call' 'call_ln0' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE11shiftBufferIjLj3EEEvjPT_.exit.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.71>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%dSortedBuf_addr_3 = getelementptr i64 %dSortedBuf, i64 0, i64 %zext_ln125_reload_cast" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 94 'getelementptr' 'dSortedBuf_addr_3' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i2 %j_2_loc_load" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 95 'zext' 'zext_ln125' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.71ns)   --->   "%store_ln129 = store i64 %eigVals_load, i2 %dSortedBuf_addr_3" [./pca.hpp:129->./pca.hpp:189]   --->   Operation 96 'store' 'store_ln129' <Predicate = (!targetBlock)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%iSortedBuf_addr_3 = getelementptr i8 %iSortedBuf, i64 0, i64 %zext_ln125" [./pca.hpp:130->./pca.hpp:189]   --->   Operation 97 'getelementptr' 'iSortedBuf_addr_3' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.66ns)   --->   "%store_ln130 = store i8 %trunc_ln124, i2 %iSortedBuf_addr_3" [./pca.hpp:130->./pca.hpp:189]   --->   Operation 98 'store' 'store_ln130' <Predicate = (!targetBlock)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc27.i" [./pca.hpp:131->./pca.hpp:189]   --->   Operation 99 'br' 'br_ln131' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln124 = store i32 %add_ln124, i32 %id" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 100 'store' 'store_ln124' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_125_1.i" [./pca.hpp:124->./pca.hpp:189]   --->   Operation 101 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.71>
ST_13 : Operation 102 [1/2] (0.71ns)   --->   "%pcVals = load i2 %dSortedBuf_addr" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 102 'load' 'pcVals' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_13 : Operation 103 [1/2] (0.66ns)   --->   "%eigIndexes = load i2 %iSortedBuf_addr" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 103 'load' 'eigIndexes' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_13 : Operation 104 [2/2] (0.71ns)   --->   "%pcVals_1 = load i2 %dSortedBuf_addr_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 104 'load' 'pcVals_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_13 : Operation 105 [2/2] (0.66ns)   --->   "%eigIndexes_1 = load i2 %iSortedBuf_addr_1" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 105 'load' 'eigIndexes_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_13 : Operation 106 [2/2] (0.71ns)   --->   "%pcVals_2 = load i2 %dSortedBuf_addr_2" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 106 'load' 'pcVals_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_13 : Operation 107 [2/2] (0.66ns)   --->   "%eigIndexes_2 = load i2 %iSortedBuf_addr_2" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 107 'load' 'eigIndexes_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 14 <SV = 8> <Delay = 0.90>
ST_14 : Operation 108 [1/2] (0.71ns)   --->   "%pcVals_1 = load i2 %dSortedBuf_addr_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 108 'load' 'pcVals_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_14 : Operation 109 [1/2] (0.66ns)   --->   "%eigIndexes_1 = load i2 %iSortedBuf_addr_1" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 109 'load' 'eigIndexes_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_14 : Operation 110 [1/2] (0.71ns)   --->   "%pcVals_2 = load i2 %dSortedBuf_addr_2" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 110 'load' 'pcVals_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_14 : Operation 111 [1/2] (0.66ns)   --->   "%eigIndexes_2 = load i2 %iSortedBuf_addr_2" [./pca.hpp:139->./pca.hpp:189]   --->   Operation 111 'load' 'eigIndexes_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln124, void %VITIS_LOOP_160_1.i.preheader, void %VITIS_LOOP_238_2" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 112 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i32 %noVars_read" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 113 'zext' 'zext_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %noVars_read, i2 0" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 114 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.90ns)   --->   "%sub_ln158 = sub i34 %p_shl1, i34 %zext_ln158" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 115 'sub' 'sub_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, i34 %sub_ln158, i8 %empty, i64 %pcVecs_2, i64 %pcVecs_1, i64 %pcVecs, i8 %eigIndexes, i8 %eigIndexes_1, i8 %eigIndexes_2, i64 %eigVecs" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 116 'call' 'call_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 0.00>
ST_15 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1, i34 %sub_ln158, i8 %empty, i64 %pcVecs_2, i64 %pcVecs_1, i64 %pcVecs, i8 %eigIndexes, i8 %eigIndexes_1, i8 %eigIndexes_2, i64 %eigVecs" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 117 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 10> <Delay = 0.71>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%pcVecs_addr = getelementptr i64 %pcVecs, i64 0, i64 0"   --->   Operation 118 'getelementptr' 'pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%pcVecs_1_addr = getelementptr i64 %pcVecs_1, i64 0, i64 0"   --->   Operation 119 'getelementptr' 'pcVecs_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%pcVecs_2_addr = getelementptr i64 %pcVecs_2, i64 0, i64 0"   --->   Operation 120 'getelementptr' 'pcVecs_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [2/2] (0.71ns)   --->   "%pcVecs_load = load i4 %pcVecs_addr"   --->   Operation 121 'load' 'pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_16 : Operation 122 [2/2] (0.71ns)   --->   "%pcVecs_1_load = load i4 %pcVecs_1_addr"   --->   Operation 122 'load' 'pcVecs_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_16 : Operation 123 [2/2] (0.71ns)   --->   "%pcVecs_2_load = load i4 %pcVecs_2_addr"   --->   Operation 123 'load' 'pcVecs_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 17 <SV = 11> <Delay = 0.71>
ST_17 : Operation 124 [1/2] (0.71ns)   --->   "%pcVecs_load = load i4 %pcVecs_addr"   --->   Operation 124 'load' 'pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_17 : Operation 125 [1/2] (0.71ns)   --->   "%pcVecs_1_load = load i4 %pcVecs_1_addr"   --->   Operation 125 'load' 'pcVecs_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_17 : Operation 126 [1/2] (0.71ns)   --->   "%pcVecs_2_load = load i4 %pcVecs_2_addr"   --->   Operation 126 'load' 'pcVecs_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 18 <SV = 12> <Delay = 0.00>
ST_18 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1, i34 %sub_ln158, i64 %pcVecs, i64 %pcVecs_1, i64 %pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2, i64 %pcVecs_load, i64 %pcVecs_1_load, i64 %pcVecs_2_load" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 127 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 0.00>
ST_19 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln158 = call void @implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1, i34 %sub_ln158, i64 %pcVecs, i64 %pcVecs_1, i64 %pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2, i64 %pcVecs_load, i64 %pcVecs_1_load, i64 %pcVecs_2_load" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 128 'call' 'call_ln158' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_238_2"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 1.13>
ST_20 : Operation 130 [2/2] (1.13ns)   --->   "%call_ln138 = call void @implement_Pipeline_VITIS_LOOP_238_2, i64 %pcVals, i64 %pcVals_1, i64 %pcVals_2, i64 %this_m_pcVals_0, i64 %this_m_pcVals_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 130 'call' 'call_ln138' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node mul56)   --->   "%empty_88 = shl i32 %noVars_read, i32 2"   --->   Operation 131 'shl' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul56 = sub i32 %empty_88, i32 %noVars_read"   --->   Operation 132 'sub' 'mul56' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 133 [2/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_VITIS_LOOP_244_4, i32 %mul56, i64 %this_m_pcVecs_0, i64 %this_m_pcVecs_1, i64 %this_m_pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 15> <Delay = 0.00>
ST_21 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln138 = call void @implement_Pipeline_VITIS_LOOP_238_2, i64 %pcVals, i64 %pcVals_1, i64 %pcVals_2, i64 %this_m_pcVals_0, i64 %this_m_pcVals_1" [./pca.hpp:138->./pca.hpp:189]   --->   Operation 134 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln0 = call void @implement_Pipeline_VITIS_LOOP_244_4, i32 %mul56, i64 %this_m_pcVecs_0, i64 %this_m_pcVecs_1, i64 %this_m_pcVecs_2, i64 %pcVecsNorm, i64 %pcVecsNorm_1, i64 %pcVecsNorm_2"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln250 = ret" [./pca.hpp:250]   --->   Operation 136 'ret' 'ret_ln250' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_m_pcVals_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ this_m_pcVals_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ this_m_pcVecs_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ this_m_pcVecs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ this_m_pcVecs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ noVars]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ standarisedData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
id                     (alloca        ) [ 0111111111111000000000]
noVars_read            (read          ) [ 0011111111111111111110]
zext_ln125_loc         (alloca        ) [ 0011111111111000000000]
j_2_loc                (alloca        ) [ 0011111111111000000000]
empty                  (trunc         ) [ 0011111111111111000000]
empty_86               (trunc         ) [ 0011000000000000000000]
dSortedBuf             (alloca        ) [ 0011111111111000000000]
iSortedBuf             (alloca        ) [ 0011111111111000000000]
dataA_2D               (alloca        ) [ 0011111000000000000000]
dataU_2D               (alloca        ) [ 0011111000000000000000]
eigVals                (alloca        ) [ 0011111111111000000000]
eigVecs                (alloca        ) [ 0011111111111111000000]
pcVecs                 (alloca        ) [ 0011111111111111111100]
pcVecs_1               (alloca        ) [ 0011111111111111111100]
pcVecs_2               (alloca        ) [ 0011111111111111111100]
pcVecsNorm             (alloca        ) [ 0011111111111111111111]
pcVecsNorm_1           (alloca        ) [ 0011111111111111111111]
pcVecsNorm_2           (alloca        ) [ 0011111111111111111111]
store_ln124            (store         ) [ 0000000000000000000000]
call_ln0               (call          ) [ 0000000000000000000000]
add_ln57               (add           ) [ 0000000000000000000000]
select_ln57            (select        ) [ 0000100000000000000000]
call_ln108             (call          ) [ 0000000000000000000000]
dSortedBuf_addr        (getelementptr ) [ 0000001111111100000000]
store_ln119            (store         ) [ 0000000000000000000000]
iSortedBuf_addr        (getelementptr ) [ 0000001111111100000000]
store_ln120            (store         ) [ 0000000000000000000000]
specmemcore_ln80       (specmemcore   ) [ 0000000000000000000000]
specmemcore_ln81       (specmemcore   ) [ 0000000000000000000000]
call_ln0               (call          ) [ 0000000000000000000000]
dSortedBuf_addr_1      (getelementptr ) [ 0000000111111110000000]
store_ln119            (store         ) [ 0000000000000000000000]
iSortedBuf_addr_1      (getelementptr ) [ 0000000111111110000000]
store_ln120            (store         ) [ 0000000000000000000000]
dSortedBuf_addr_2      (getelementptr ) [ 0000000111111110000000]
store_ln119            (store         ) [ 0000000000000000000000]
iSortedBuf_addr_2      (getelementptr ) [ 0000000111111110000000]
store_ln120            (store         ) [ 0000000000000000000000]
icmp_ln124             (icmp          ) [ 0000000111111111111100]
br_ln124               (br            ) [ 0000000000000000000000]
id_1                   (load          ) [ 0000000000000000000000]
icmp_ln124_1           (icmp          ) [ 0000000111111000000000]
add_ln124              (add           ) [ 0000000011111000000000]
br_ln124               (br            ) [ 0000000000000000000000]
trunc_ln124            (trunc         ) [ 0000000011111000000000]
zext_ln124             (zext          ) [ 0000000000000000000000]
eigVals_addr           (getelementptr ) [ 0000000010000000000000]
eigVals_load           (load          ) [ 0000000001111000000000]
bitcast_ln126          (bitcast       ) [ 0000000000000000000000]
trunc_ln126            (trunc         ) [ 0000000001000000000000]
trunc_ln126_1          (trunc         ) [ 0000000001000000000000]
targetBlock            (call          ) [ 0000000000111000000000]
specloopname_ln124     (specloopname  ) [ 0000000000000000000000]
j_2_loc_load           (load          ) [ 0000000000011000000000]
empty_87               (trunc         ) [ 0000000000010000000000]
zext_ln125_loc_load    (load          ) [ 0000000000000000000000]
zext_ln125_reload_cast (zext          ) [ 0000000000011000000000]
br_ln126               (br            ) [ 0000000000000000000000]
tmp                    (bitselect     ) [ 0000000111111000000000]
br_ln96                (br            ) [ 0000000000000000000000]
call_ln0               (call          ) [ 0000000000000000000000]
call_ln0               (call          ) [ 0000000000000000000000]
br_ln0                 (br            ) [ 0000000000000000000000]
dSortedBuf_addr_3      (getelementptr ) [ 0000000000000000000000]
zext_ln125             (zext          ) [ 0000000000000000000000]
store_ln129            (store         ) [ 0000000000000000000000]
iSortedBuf_addr_3      (getelementptr ) [ 0000000000000000000000]
store_ln130            (store         ) [ 0000000000000000000000]
br_ln131               (br            ) [ 0000000000000000000000]
store_ln124            (store         ) [ 0000000000000000000000]
br_ln124               (br            ) [ 0000000000000000000000]
pcVals                 (load          ) [ 0000000000000011111111]
eigIndexes             (load          ) [ 0000000000000011000000]
pcVals_1               (load          ) [ 0000000000000001111111]
eigIndexes_1           (load          ) [ 0000000000000001000000]
pcVals_2               (load          ) [ 0000000000000001111111]
eigIndexes_2           (load          ) [ 0000000000000001000000]
br_ln158               (br            ) [ 0000000000000000000000]
zext_ln158             (zext          ) [ 0000000000000000000000]
p_shl1                 (bitconcatenate) [ 0000000000000000000000]
sub_ln158              (sub           ) [ 0000000000000001111100]
call_ln158             (call          ) [ 0000000000000000000000]
pcVecs_addr            (getelementptr ) [ 0000000000000000010000]
pcVecs_1_addr          (getelementptr ) [ 0000000000000000010000]
pcVecs_2_addr          (getelementptr ) [ 0000000000000000010000]
pcVecs_load            (load          ) [ 0000000000000000001100]
pcVecs_1_load          (load          ) [ 0000000000000000001100]
pcVecs_2_load          (load          ) [ 0000000000000000001100]
call_ln158             (call          ) [ 0000000000000000000000]
br_ln0                 (br            ) [ 0000000000000000000000]
empty_88               (shl           ) [ 0000000000000000000000]
mul56                  (sub           ) [ 0000000000000000000001]
call_ln138             (call          ) [ 0000000000000000000000]
call_ln0               (call          ) [ 0000000000000000000000]
ret_ln250              (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_m_pcVals_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVals_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_m_pcVals_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVals_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_m_pcVecs_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVecs_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_m_pcVecs_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVecs_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_m_pcVecs_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVecs_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="noVars">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="noVars"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="standarisedData">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="standarisedData"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesvdj_2D<double, 16, 1, 16>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_VITIS_LOOP_125_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_NSort_shift_buf_Loop"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_NSort_shift_buf_Loop12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_VITIS_LOOP_238_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="implement_Pipeline_VITIS_LOOP_244_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="id_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="id/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln125_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="zext_ln125_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_2_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dSortedBuf_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dSortedBuf/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="iSortedBuf_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iSortedBuf/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dataA_2D_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dataA_2D/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dataU_2D_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dataU_2D/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="eigVals_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eigVals/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="eigVecs_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eigVecs/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="pcVecs_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pcVecs/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pcVecs_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pcVecs_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="pcVecs_2_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pcVecs_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pcVecsNorm_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pcVecsNorm/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="pcVecsNorm_1_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pcVecsNorm_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pcVecsNorm_2_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pcVecsNorm_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="noVars_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="noVars_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="dSortedBuf_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dSortedBuf_addr/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="2" slack="0"/>
<pin id="172" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="64" slack="6"/>
<pin id="174" dir="1" index="7" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln119/5 store_ln119/6 store_ln119/6 pcVals/7 store_ln129/12 pcVals_1/13 pcVals_2/13 "/>
</bind>
</comp>

<comp id="150" class="1004" name="iSortedBuf_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iSortedBuf_addr/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="2" slack="0"/>
<pin id="185" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
<pin id="187" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln120/5 store_ln120/6 store_ln120/6 eigIndexes/7 store_ln130/12 eigIndexes_1/13 eigIndexes_2/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="dSortedBuf_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dSortedBuf_addr_1/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="iSortedBuf_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iSortedBuf_addr_1/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dSortedBuf_addr_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dSortedBuf_addr_2/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="iSortedBuf_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iSortedBuf_addr_2/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="eigVals_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eigVals_addr/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eigVals_load/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="dSortedBuf_addr_3_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="2" slack="2"/>
<pin id="222" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dSortedBuf_addr_3/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="iSortedBuf_addr_3_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iSortedBuf_addr_3/12 "/>
</bind>
</comp>

<comp id="232" class="1004" name="pcVecs_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecs_addr/16 "/>
</bind>
</comp>

<comp id="239" class="1004" name="pcVecs_1_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecs_1_addr/16 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pcVecs_2_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecs_2_addr/16 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecs_load/16 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecs_1_load/16 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecs_2_load/16 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="64" slack="0"/>
<pin id="275" dir="0" index="3" bw="32" slack="0"/>
<pin id="276" dir="0" index="4" bw="8" slack="0"/>
<pin id="277" dir="0" index="5" bw="64" slack="0"/>
<pin id="278" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_gesvdj_2D_double_16_1_16_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="288" dir="0" index="3" bw="32" slack="0"/>
<pin id="289" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="295" dir="0" index="3" bw="32" slack="4"/>
<pin id="296" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="297" dir="0" index="5" bw="8" slack="4"/>
<pin id="298" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="299" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="63" slack="0"/>
<pin id="305" dir="0" index="3" bw="52" slack="0"/>
<pin id="306" dir="0" index="4" bw="64" slack="0"/>
<pin id="307" dir="0" index="5" bw="2" slack="7"/>
<pin id="308" dir="0" index="6" bw="2" slack="7"/>
<pin id="309" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="34" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="8"/>
<pin id="328" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="330" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="331" dir="0" index="6" bw="8" slack="1"/>
<pin id="332" dir="0" index="7" bw="8" slack="0"/>
<pin id="333" dir="0" index="8" bw="8" slack="0"/>
<pin id="334" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="335" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/14 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="34" slack="4"/>
<pin id="342" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="343" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="345" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="347" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="348" dir="0" index="8" bw="64" slack="1"/>
<pin id="349" dir="0" index="9" bw="64" slack="1"/>
<pin id="350" dir="0" index="10" bw="64" slack="1"/>
<pin id="351" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/18 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="7"/>
<pin id="356" dir="0" index="2" bw="64" slack="6"/>
<pin id="357" dir="0" index="3" bw="64" slack="6"/>
<pin id="358" dir="0" index="4" bw="64" slack="0"/>
<pin id="359" dir="0" index="5" bw="64" slack="0"/>
<pin id="360" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/20 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="64" slack="0"/>
<pin id="368" dir="0" index="3" bw="64" slack="0"/>
<pin id="369" dir="0" index="4" bw="64" slack="0"/>
<pin id="370" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="371" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="372" dir="0" index="7" bw="64" slack="2147483647"/>
<pin id="373" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_86_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_86/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln124_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln57_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln57_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="2"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="32" slack="2"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln124_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="5"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="id_1_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="6"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="id_1/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln124_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="6"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124_1/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln124_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln124_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln124_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="bitcast_ln126_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln126_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln126_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126_1/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_2_loc_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="9"/>
<pin id="448" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_loc_load/10 "/>
</bind>
</comp>

<comp id="449" class="1004" name="empty_87_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_87/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln125_loc_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="9"/>
<pin id="457" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zext_ln125_loc_load/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln125_reload_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_reload_cast/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="2" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln125_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln124_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="5"/>
<pin id="476" dir="0" index="1" bw="32" slack="11"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln158_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="8"/>
<pin id="480" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_shl1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="34" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="8"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/14 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln158_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="34" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="empty_88_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="14"/>
<pin id="497" dir="0" index="1" bw="3" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_88/20 "/>
</bind>
</comp>

<comp id="500" class="1004" name="mul56_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="14"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul56/20 "/>
</bind>
</comp>

<comp id="506" class="1005" name="id_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="id "/>
</bind>
</comp>

<comp id="513" class="1005" name="noVars_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="noVars_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln125_loc_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="7"/>
<pin id="529" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln125_loc "/>
</bind>
</comp>

<comp id="533" class="1005" name="j_2_loc_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="7"/>
<pin id="535" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="j_2_loc "/>
</bind>
</comp>

<comp id="539" class="1005" name="empty_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="546" class="1005" name="empty_86_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_86 "/>
</bind>
</comp>

<comp id="551" class="1005" name="select_ln57_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="556" class="1005" name="dSortedBuf_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="2"/>
<pin id="558" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="dSortedBuf_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="iSortedBuf_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="2"/>
<pin id="563" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="iSortedBuf_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="dSortedBuf_addr_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="2"/>
<pin id="568" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="dSortedBuf_addr_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="iSortedBuf_addr_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="2"/>
<pin id="573" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="iSortedBuf_addr_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="dSortedBuf_addr_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="2"/>
<pin id="578" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="dSortedBuf_addr_2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="iSortedBuf_addr_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="2"/>
<pin id="583" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="iSortedBuf_addr_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="icmp_ln124_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="3"/>
<pin id="588" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="593" class="1005" name="add_ln124_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="5"/>
<pin id="595" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln124_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="5"/>
<pin id="600" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="603" class="1005" name="eigVals_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="1"/>
<pin id="605" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="eigVals_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="eigVals_load_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="eigVals_load "/>
</bind>
</comp>

<comp id="614" class="1005" name="trunc_ln126_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="63" slack="1"/>
<pin id="616" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126 "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln126_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="52" slack="1"/>
<pin id="621" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="targetBlock_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="631" class="1005" name="empty_87_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_87 "/>
</bind>
</comp>

<comp id="637" class="1005" name="zext_ln125_reload_cast_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="2"/>
<pin id="639" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln125_reload_cast "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="646" class="1005" name="pcVals_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="7"/>
<pin id="648" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="pcVals "/>
</bind>
</comp>

<comp id="651" class="1005" name="eigIndexes_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="eigIndexes "/>
</bind>
</comp>

<comp id="656" class="1005" name="pcVals_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="6"/>
<pin id="658" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="pcVals_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="eigIndexes_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="eigIndexes_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="pcVals_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="6"/>
<pin id="668" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="pcVals_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="eigIndexes_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="eigIndexes_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="sub_ln158_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="34" slack="1"/>
<pin id="678" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln158 "/>
</bind>
</comp>

<comp id="682" class="1005" name="pcVecs_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecs_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="pcVecs_1_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecs_1_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="pcVecs_2_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecs_2_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="pcVecs_load_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pcVecs_load "/>
</bind>
</comp>

<comp id="702" class="1005" name="pcVecs_1_load_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pcVecs_1_load "/>
</bind>
</comp>

<comp id="707" class="1005" name="pcVecs_2_load_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="1"/>
<pin id="709" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pcVecs_2_load "/>
</bind>
</comp>

<comp id="712" class="1005" name="mul56_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul56 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="719" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="720" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_16/5 tmp_12/4 tmp_13/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="723" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="724" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0/5 tmpMul1/6 tmpMul0_4/7 tmpMul1_4/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="727" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="728" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0_5/5 tmpMul1_5/6 tmpMul0_6/7 tmpMul1_6/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="1" bw="34" slack="2147483647"/>
<pin id="732" dir="1" index="2" bw="65" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln156/3 mul_ln219/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="232" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="239" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="246" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="90" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="130" pin="2"/><net_sink comp="271" pin=3"/></net>

<net id="283"><net_src comp="98" pin="1"/><net_sink comp="271" pin=5"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="212" pin="3"/><net_sink comp="301" pin=4"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="157" pin="3"/><net_sink comp="324" pin=7"/></net>

<net id="338"><net_src comp="157" pin="7"/><net_sink comp="324" pin=8"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="353" pin=4"/></net>

<net id="363"><net_src comp="2" pin="0"/><net_sink comp="353" pin=5"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="6" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="8" pin="0"/><net_sink comp="364" pin=4"/></net>

<net id="381"><net_src comp="130" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="386"><net_src comp="130" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="14" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="397" pin="3"/><net_sink comp="284" pin=3"/></net>

<net id="408"><net_src comp="22" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="409" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="409" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="409" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="435"><net_src comp="212" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="446" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="14" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="478" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="488" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="500" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="509"><net_src comp="70" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="516"><net_src comp="130" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="291" pin=3"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="524"><net_src comp="513" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="525"><net_src comp="513" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="526"><net_src comp="513" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="530"><net_src comp="74" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="301" pin=6"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="536"><net_src comp="78" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="301" pin=5"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="542"><net_src comp="378" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="291" pin=5"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="549"><net_src comp="383" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="554"><net_src comp="397" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="559"><net_src comp="136" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="564"><net_src comp="150" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="569"><net_src comp="164" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="574"><net_src comp="177" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="579"><net_src comp="190" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="584"><net_src comp="198" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="589"><net_src comp="404" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="417" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="601"><net_src comp="423" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="606"><net_src comp="206" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="611"><net_src comp="212" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="617"><net_src comp="436" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="622"><net_src comp="441" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="627"><net_src comp="301" pin="7"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="449" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="640"><net_src comp="458" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="645"><net_src comp="462" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="143" pin="7"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="654"><net_src comp="157" pin="7"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="324" pin=6"/></net>

<net id="659"><net_src comp="143" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="664"><net_src comp="157" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="324" pin=7"/></net>

<net id="669"><net_src comp="143" pin="7"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="353" pin=3"/></net>

<net id="674"><net_src comp="157" pin="7"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="324" pin=8"/></net>

<net id="679"><net_src comp="488" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="685"><net_src comp="232" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="690"><net_src comp="239" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="695"><net_src comp="246" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="700"><net_src comp="253" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="339" pin=8"/></net>

<net id="705"><net_src comp="259" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="339" pin=9"/></net>

<net id="710"><net_src comp="265" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="339" pin=10"/></net>

<net id="715"><net_src comp="500" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="364" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_m_pcVals_0 | {20 21 }
	Port: this_m_pcVals_1 | {20 21 }
	Port: this_m_pcVecs_0 | {20 21 }
	Port: this_m_pcVecs_1 | {20 21 }
	Port: this_m_pcVecs_2 | {20 21 }
 - Input state : 
	Port: implement : noVars | {1 }
	Port: implement : standarisedData | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln124 : 1
	State 2
	State 3
		select_ln57 : 1
		call_ln108 : 2
	State 4
	State 5
		store_ln119 : 1
		store_ln120 : 1
	State 6
		store_ln119 : 1
		store_ln120 : 1
		store_ln119 : 1
		store_ln120 : 1
	State 7
		icmp_ln124_1 : 1
		add_ln124 : 1
		br_ln124 : 2
		trunc_ln124 : 1
		zext_ln124 : 1
		eigVals_addr : 2
		eigVals_load : 3
	State 8
		bitcast_ln126 : 1
		trunc_ln126 : 2
		trunc_ln126_1 : 2
		targetBlock : 3
	State 9
	State 10
		empty_87 : 1
		zext_ln125_reload_cast : 1
		tmp : 1
		br_ln96 : 2
		call_ln0 : 2
		call_ln0 : 2
	State 11
	State 12
		store_ln129 : 1
		iSortedBuf_addr_3 : 1
		store_ln130 : 2
	State 13
	State 14
		sub_ln158 : 1
		call_ln158 : 2
	State 15
	State 16
		pcVecs_load : 1
		pcVecs_1_load : 1
		pcVecs_2_load : 1
	State 17
	State 18
	State 19
	State 20
		call_ln0 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271         |    0    |    0    | 1.19386 |   140   |   282   |    0    |
|          |                    grp_gesvdj_2D_double_16_1_16_s_fu_284                   |    2    |   104   | 22.7563 |  18592  |   9480  |    0    |
|          |         grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_291        |    0    |    1    | 1.58086 |   211   |   245   |    0    |
|          |               grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301               |    0    |    0    |  0.774  |   257   |   198   |    0    |
|   call   |             grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312             |    0    |    0    |  0.387  |    6    |    27   |    0    |
|          |            grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318            |    0    |    0    |  0.387  |    6    |    27   |    0    |
|          |      grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324     |    0    |    5    | 1.58086 |   2858  |   2236  |    0    |
|          | grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_339 |    0    |    4    |  2.322  |   3301  |   2449  |    0    |
|          |               grp_implement_Pipeline_VITIS_LOOP_238_2_fu_353               |    0    |    0    |    0    |    2    |    32   |    0    |
|          |               grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364               |    0    |    0    |  1.161  |   195   |   313   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dmul   |                                 grp_fu_721                                 |    0    |    8    |    0    |   388   |   127   |    0    |
|          |                                 grp_fu_725                                 |    0    |    8    |    0    |   388   |   127   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                                 grp_fu_729                                 |    0    |    4    |    0    |   173   |    53   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |                              sub_ln158_fu_488                              |    0    |    0    |    0    |    0    |    41   |    0    |
|          |                                mul56_fu_500                                |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                               add_ln57_fu_392                              |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                              add_ln124_fu_417                              |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                              icmp_ln124_fu_404                             |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                             icmp_ln124_1_fu_412                            |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |                             select_ln57_fu_397                             |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                           noVars_read_read_fu_130                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                                empty_fu_378                                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               empty_86_fu_383                              |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                             trunc_ln124_fu_423                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                             trunc_ln126_fu_436                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                            trunc_ln126_1_fu_441                            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                               empty_87_fu_449                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                              zext_ln124_fu_427                             |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                        zext_ln125_reload_cast_fu_458                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                              zext_ln125_fu_470                             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                              zext_ln158_fu_478                             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|                                 tmp_fu_462                                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                                p_shl1_fu_481                               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |                               empty_88_fu_495                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dcmp   |                                 grp_fu_717                                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                            |    2    |   134   | 32.1429 |  26517  |  15864  |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
| dSortedBuf |    0   |   64   |   65   |    0   |
|  dataA_2D  |    -   |    0   |    0   |    1   |
|  dataU_2D  |    -   |    0   |    0   |    1   |
|   eigVals  |    0   |   64   |   65   |    0   |
|   eigVecs  |    2   |    0   |    0   |    0   |
| iSortedBuf |    0   |    8   |    9   |    0   |
|   pcVecs   |    0   |   64   |   65   |    0   |
| pcVecsNorm |    0   |   64   |   65   |    0   |
|pcVecsNorm_1|    0   |   64   |   65   |    0   |
|pcVecsNorm_2|    0   |   64   |   65   |    0   |
|  pcVecs_1  |    0   |   64   |   65   |    0   |
|  pcVecs_2  |    0   |   64   |   65   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    2   |   520  |   529  |    2   |
+------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln124_reg_593      |   32   |
|   dSortedBuf_addr_1_reg_566  |    2   |
|   dSortedBuf_addr_2_reg_576  |    2   |
|    dSortedBuf_addr_reg_556   |    2   |
|     eigIndexes_1_reg_661     |    8   |
|     eigIndexes_2_reg_671     |    8   |
|      eigIndexes_reg_651      |    8   |
|     eigVals_addr_reg_603     |    4   |
|     eigVals_load_reg_608     |   64   |
|       empty_86_reg_546       |    1   |
|       empty_87_reg_631       |    1   |
|         empty_reg_539        |    8   |
|   iSortedBuf_addr_1_reg_571  |    2   |
|   iSortedBuf_addr_2_reg_581  |    2   |
|    iSortedBuf_addr_reg_561   |    2   |
|      icmp_ln124_reg_586      |    1   |
|          id_reg_506          |   32   |
|        j_2_loc_reg_533       |    2   |
|         mul56_reg_712        |   32   |
|      noVars_read_reg_513     |   32   |
|       pcVals_1_reg_656       |   64   |
|       pcVals_2_reg_666       |   64   |
|        pcVals_reg_646        |   64   |
|     pcVecs_1_addr_reg_687    |    4   |
|     pcVecs_1_load_reg_702    |   64   |
|     pcVecs_2_addr_reg_692    |    4   |
|     pcVecs_2_load_reg_707    |   64   |
|      pcVecs_addr_reg_682     |    4   |
|      pcVecs_load_reg_697     |   64   |
|      select_ln57_reg_551     |   32   |
|       sub_ln158_reg_676      |   34   |
|      targetBlock_reg_624     |    1   |
|          tmp_reg_642         |    1   |
|      trunc_ln124_reg_598     |    8   |
|     trunc_ln126_1_reg_619    |   52   |
|      trunc_ln126_reg_614     |   63   |
|    zext_ln125_loc_reg_527    |    2   |
|zext_ln125_reload_cast_reg_637|   64   |
+------------------------------+--------+
|             Total            |   898  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_access_fu_143                         |  p0  |   4  |   2  |    8   ||    20   |
|                         grp_access_fu_143                         |  p1  |   2  |  64  |   128  ||    9    |
|                         grp_access_fu_143                         |  p2  |   3  |   0  |    0   ||    14   |
|                         grp_access_fu_157                         |  p0  |   4  |   2  |    8   ||    20   |
|                         grp_access_fu_157                         |  p1  |   2  |   8  |   16   ||    9    |
|                         grp_access_fu_157                         |  p2  |   3  |   0  |    0   ||    14   |
|                         grp_access_fu_212                         |  p0  |   2  |   4  |    8   ||    9    |
|                         grp_access_fu_253                         |  p0  |   2  |   4  |    8   ||    9    |
|                         grp_access_fu_259                         |  p0  |   2  |   4  |    8   ||    9    |
|                         grp_access_fu_265                         |  p0  |   2  |   4  |    8   ||    9    |
|     grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271     |  p3  |   2  |  32  |   64   ||    9    |
|     grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_271     |  p4  |   2  |   8  |   16   ||    9    |
|               grp_gesvdj_2D_double_16_1_16_s_fu_284               |  p3  |   2  |  32  |   64   ||    9    |
|           grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301          |  p2  |   2  |  63  |   126  ||    9    |
|           grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301          |  p3  |   2  |  52  |   104  ||    9    |
|           grp_implement_Pipeline_VITIS_LOOP_125_1_fu_301          |  p4  |   2  |  64  |   128  ||    9    |
|         grp_implement_Pipeline_NSort_shift_buf_Loop_fu_312        |  p1  |   2  |   1  |    2   ||    9    |
|        grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_318       |  p1  |   2  |   1  |    2   ||    9    |
| grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 |  p1  |   2  |  34  |   68   ||    9    |
| grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 |  p7  |   2  |   8  |   16   ||    9    |
| grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_324 |  p8  |   2  |   8  |   16   ||    9    |
|           grp_implement_Pipeline_VITIS_LOOP_244_4_fu_364          |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   862  || 8.71114 ||   230   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |   134  |   32   |  26517 |  15864 |    0   |
|   Memory  |    2   |    -   |    -   |   520  |   529  |    2   |
|Multiplexer|    -   |    -   |    8   |    -   |   230  |    -   |
|  Register |    -   |    -   |    -   |   898  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   134  |   40   |  27935 |  16623 |    2   |
+-----------+--------+--------+--------+--------+--------+--------+
