[2025-09-17 18:00:28] START suite=cs trace=streaming_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2709992 heartbeat IPC: 3.69 cumulative IPC: 3.69 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5283680 cumulative IPC: 3.785 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5283680 cumulative IPC: 3.785 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5283681 heartbeat IPC: 3.885 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 15234544 heartbeat IPC: 1.005 cumulative IPC: 1.005 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 25966746 heartbeat IPC: 0.9318 cumulative IPC: 0.967 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 39024057 heartbeat IPC: 0.7659 cumulative IPC: 0.8891 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 52010294 heartbeat IPC: 0.77 cumulative IPC: 0.856 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 65223287 heartbeat IPC: 0.7568 cumulative IPC: 0.8342 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 78333501 heartbeat IPC: 0.7628 cumulative IPC: 0.8214 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 92301743 heartbeat IPC: 0.7159 cumulative IPC: 0.8044 (Simulation time: 00 hr 10 min 25 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000024 cycles: 107044558 heartbeat IPC: 0.6783 cumulative IPC: 0.7862 (Simulation time: 00 hr 11 min 57 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 121732736 heartbeat IPC: 0.6808 cumulative IPC: 0.7729 (Simulation time: 00 hr 13 min 23 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 131292646 cumulative IPC: 0.7617 (Simulation time: 00 hr 14 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 131292646 cumulative IPC: 0.7617 (Simulation time: 00 hr 14 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7617 instructions: 100000000 cycles: 131292646
CPU 0 Branch Prediction Accuracy: 99.52% MPKI: 0.07498 Average ROB Occupancy at Mispredict: 1.103e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00704
BRANCH_INDIRECT: 0.05542
BRANCH_CONDITIONAL: 0.01252
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 985364
LQ_STALL: 346483
SQ_STALL: 59142


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 292.2444
REPLAY_LOAD: 128.20811
NON_REPLAY_LOAD: 35.97618

== Total ==
ADDR_TRANS: 260682
REPLAY_LOAD: 202056
NON_REPLAY_LOAD: 522626

== Counts ==
ADDR_TRANS: 892
REPLAY_LOAD: 1576
NON_REPLAY_LOAD: 14527

cpu0->cpu0_STLB TOTAL        ACCESS:    1394950 HIT:    1370173 MISS:      24777 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1394950 HIT:    1370173 MISS:      24777 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5545607 HIT:    4573257 MISS:     972350 MSHR_MERGE:     297648
cpu0->cpu0_L2C LOAD         ACCESS:    4018632 HIT:    3802357 MISS:     216275 MSHR_MERGE:      40139
cpu0->cpu0_L2C RFO          ACCESS:     234008 HIT:      74282 MISS:     159726 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     900819 HIT:     354415 MISS:     546404 MSHR_MERGE:     257507
cpu0->cpu0_L2C WRITE        ACCESS:     339966 HIT:     338372 MISS:       1594 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      52182 HIT:       3831 MISS:      48351 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     741671 ISSUED:     741671 USEFUL:     189645 USELESS:      43309
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10966669 HIT:    6528468 MISS:    4438201 MSHR_MERGE:     993670
cpu0->cpu0_L1I LOAD         ACCESS:   10966669 HIT:    6528468 MISS:    4438201 MSHR_MERGE:     993670
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.92 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23795837 HIT:   21090655 MISS:    2705182 MSHR_MERGE:    1685554
cpu0->cpu0_L1D LOAD         ACCESS:   13848406 HIT:   12832041 MISS:    1016365 MSHR_MERGE:     442259
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2502135 HIT:    2028848 MISS:     473287 MSHR_MERGE:     313980
cpu0->cpu0_L1D WRITE        ACCESS:    7386076 HIT:    6223294 MISS:    1162782 MSHR_MERGE:     928749
cpu0->cpu0_L1D TRANSLATION  ACCESS:      59220 HIT:       6472 MISS:      52748 MSHR_MERGE:        566
cpu0->cpu0_L1D PREFETCH REQUESTED:    2634151 ISSUED:    2502135 USEFUL:      85461 USELESS:      24604
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8754420 HIT:    7912859 MISS:     841561 MSHR_MERGE:     376289
cpu0->cpu0_ITLB LOAD         ACCESS:    8754420 HIT:    7912859 MISS:     841561 MSHR_MERGE:     376289
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.739 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20527522 HIT:   19266999 MISS:    1260523 MSHR_MERGE:     330845
cpu0->cpu0_DTLB LOAD         ACCESS:   20527522 HIT:   19266999 MISS:    1260523 MSHR_MERGE:     330845
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.95 cycles
cpu0->LLC TOTAL        ACCESS:     874787 HIT:     386850 MISS:     487937 MSHR_MERGE:      13046
cpu0->LLC LOAD         ACCESS:     176136 HIT:      78747 MISS:      97389 MSHR_MERGE:        255
cpu0->LLC RFO          ACCESS:     159724 HIT:      73305 MISS:      86419 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     288896 HIT:      24496 MISS:     264400 MSHR_MERGE:      12791
cpu0->LLC WRITE        ACCESS:     201680 HIT:     200932 MISS:        748 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48351 HIT:       9370 MISS:      38981 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      42647
  ROW_BUFFER_MISS:     431494
  AVG DBUS CONGESTED CYCLE: 5.089
Channel 0 WQ ROW_BUFFER_HIT:      16946
  ROW_BUFFER_MISS:      89815
  FULL:          0
Channel 0 REFRESHES ISSUED:      10941

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       854983       122765        24760        19902
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42          190          708        10062
  STLB miss resolved @ L2C                0           36          336         1502         4205
  STLB miss resolved @ LLC                0           53          612         3997         6601
  STLB miss resolved @ MEM                0           42         1916         7504        29610

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             131838        35537       531161         5162         1804
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2           54          145          344
  STLB miss resolved @ L2C                2            6           60          170          179
  STLB miss resolved @ LLC                1            3           72          406          230
  STLB miss resolved @ MEM               14            3          197          652         1452
[2025-09-17 18:15:16] END   suite=cs trace=streaming_phase4_core3 (rc=0)
