\hypertarget{group___a_d_c__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx A/D conversion driver}
\label{group___a_d_c__18_x_x__43_x_x}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}
\begin{DoxyCompactList}\small\item\em 10 or 12-\/bit A\+DC register block structure \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gaab7b449ba58f52ff6a32dac1ce8977b2}{A\+D\+C\+\_\+\+A\+C\+C\+\_\+10\+B\+I\+TS}
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga00fa0a2a80f4f4e40c3f9b3bae7ba200}{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}~400000
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga6e5fc80635b66a16e87c6f0eea02bb9e}{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}(n)~((((n) $>$$>$ 6) \& 0x3\+F\+F))
\begin{DoxyCompactList}\small\item\em A\+DC register support bitfields and mask. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga0fc24dcecfc18634221ff3d9a5b724fd}{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+CC}(n)~((((n) \& 0x7) $<$$<$ 17))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga43dae5912e092ae5cd2455b69b6f4b00}{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}(n)~(((n) $>$$>$ 31))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga48010d662d45810f9a240b29bbca5700}{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}(n)~((((n) $>$$>$ 30) \& (1\+U\+L)))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga3a6629b2190324c0b6abafc4b720df2e}{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}(n)~((1\+U\+L $<$$<$ (n)))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gad2327ec652bedf37c800e077cc46d904}{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}(n)~((((n) \& 0x\+F\+F) $<$$<$ 8))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gac4274c705620f3ddd5ba7f73249e6248}{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}~((1\+U\+L $<$$<$ 16))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga7474e4ab5695434acbfe8a5fcad35ef0}{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}~((1\+U\+L $<$$<$ 21))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gadb696eab756362a8e2dbc5502f8bdeaf}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}~((7\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga1af437f22df0b2b07bef704b23733874}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}(S\+EL)~((S\+EL $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gad9f225e8d5f50609888edab56cd0da5c}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}~((1\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gab4000daab3c792e48cf8d3de3e5b0a36}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}~((2\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga6be3ddfec0f4d7d9b8f56363b100ecef}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}~((3\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gad37a3aadfc28d617b673194170831de6}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}~((4\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga900f9645ad799143f6db3568947bdf44}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}~((5\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_gae86c1cc94b370b0313ea4dbc09514d2f}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}~((6\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga1d05d43234dd2d1489841dff0012225e}{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}~((1\+U\+L $<$$<$ 27))
\item 
\#define \hyperlink{group___a_d_c__18_x_x__43_x_x_ga6dbeade89e0f847f5c6661b2785fbf9b}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}~(\hyperlink{group___a_d_c__18_x_x__43_x_x_gad2327ec652bedf37c800e077cc46d904}{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}(0x\+F\+F) $\vert$ A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+C\+C(0x07))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga4cdc8cd4b1ae4721ff5de44c783f310a}{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US} \hyperlink{group___a_d_c__18_x_x__43_x_x_ga5e2ef3f894759bbb12a9abf68518cbb7}{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}
\begin{DoxyCompactList}\small\item\em A\+DC status register used for IP drivers. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga67b0a9ec8f34cf712b1f1c0119ba3d50}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL} \hyperlink{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}
\item 
typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga6da04ef4d158a6d61909481ed94df1a3}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON} \hyperlink{group___a_d_c__18_x_x__43_x_x_ga515c7ef9570ef08b29f55cd880e2e452}{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T}
\item 
typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_gaba28e4e0734cc41087bae0c96d5090a8}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG} \hyperlink{group___a_d_c__18_x_x__43_x_x_ga18d12879b004e16af3b47467a2d81d56}{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}
\item 
typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga125e3c848732e5fa6e064354f618f57c}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE} \hyperlink{group___a_d_c__18_x_x__43_x_x_ga68aae5a89b4dabc910e457a00e57ea8c}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga4cdc8cd4b1ae4721ff5de44c783f310a}{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US} \{ \hyperlink{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aa44ef9495010c41d5ee491dda81173b66}{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aac316a82a964f0763ad2274824287dccf}{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aad1bc63f19c8eaf39b4310bf308d80282}{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT}
 \}\begin{DoxyCompactList}\small\item\em A\+DC status register used for IP drivers. \end{DoxyCompactList}
\item 
enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga67b0a9ec8f34cf712b1f1c0119ba3d50}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL} \{ \newline
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a0db887b05fe2d35518140c53e4d3cd37}{A\+D\+C\+\_\+\+C\+H0} = 0, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a6642852ba79ec550f9db5aee024eafc9}{A\+D\+C\+\_\+\+C\+H1}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50ac4dcc5d123e548febb592bad090fa13a}{A\+D\+C\+\_\+\+C\+H2}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a3955d3413cc4000e0121db7f11296c21}{A\+D\+C\+\_\+\+C\+H3}, 
\newline
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50adc9c466c876b5d2226155bf1ebc6e2ec}{A\+D\+C\+\_\+\+C\+H4}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a57679984f78b2a16619436593843da64}{A\+D\+C\+\_\+\+C\+H5}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50aebc31ace36f08bbe5cc3ef39de3b70ac}{A\+D\+C\+\_\+\+C\+H6}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50acf0c880171a962668da324da08aadcfe}{A\+D\+C\+\_\+\+C\+H7}
 \}
\item 
enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga6da04ef4d158a6d61909481ed94df1a3}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON} \{ \newline
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a8cb6bb0d2b9d30206b3892df2e1776c2}{A\+D\+C\+\_\+10\+B\+I\+TS} = 0, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a6eaa7dc645e58da4d4947b8f18dcbb6f}{A\+D\+C\+\_\+9\+B\+I\+TS}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3af6d3e566821451a57bd8640c5df32cd7}{A\+D\+C\+\_\+8\+B\+I\+TS}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a95434d05c459950dc62014b56472487e}{A\+D\+C\+\_\+7\+B\+I\+TS}, 
\newline
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a995dd07bc007288e41c49818fbaede6c}{A\+D\+C\+\_\+6\+B\+I\+TS}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3adde501fd07254e0a1f51c4df0929c91a}{A\+D\+C\+\_\+5\+B\+I\+TS}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a2f7841e707126fc03f6d19e3f171847f}{A\+D\+C\+\_\+4\+B\+I\+TS}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a4b603c916109fbf2cda953e0fb9a9977}{A\+D\+C\+\_\+3\+B\+I\+TS}
 \}
\item 
enum \hyperlink{group___a_d_c__18_x_x__43_x_x_gaba28e4e0734cc41087bae0c96d5090a8}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG} \{ \hyperlink{group___a_d_c__18_x_x__43_x_x_ggaba28e4e0734cc41087bae0c96d5090a8a394e8daefd5da77c7210bafad6c768ef}{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG} = 0, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_ggaba28e4e0734cc41087bae0c96d5090a8ae643a0b7527bd40b08afc82bbeb233a5}{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG}
 \}
\item 
enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga125e3c848732e5fa6e064354f618f57c}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE} \{ \newline
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca47fa90441ce335edcc4f9ab2f9386291}{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT} = 0, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca0a0386df411db0ce22aeebf763bdaa21}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca7e106cd156664397eeaf9af0fcd9b014}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca20c0134132b97d003d09745bfa96bff3}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8}, 
\newline
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca421835864f96ee615115802a08681880}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57cac1792ece65ee0108a400412184fca507}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1}, 
\hyperlink{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca390c797ca8e170b65a45eb8f9669dbc9}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_ga459b17621657a66281f2bc9baae3626c}{Chip\+\_\+\+A\+D\+C\+\_\+\+Init} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$A\+D\+C\+Setup)
\begin{DoxyCompactList}\small\item\em Initialize the A\+DC peripheral and the A\+DC setup structure to default value. \end{DoxyCompactList}\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_ga749cff51066bd49acaca0497d78f3332}{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC)
\begin{DoxyCompactList}\small\item\em Shutdown A\+DC. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group___a_d_c__18_x_x__43_x_x_gab6374a3aa75b052970c472ee2e9f600e}{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, uint8\+\_\+t channel, uint16\+\_\+t $\ast$data)
\begin{DoxyCompactList}\small\item\em Read the A\+DC value from a channel. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group___a_d_c__18_x_x__43_x_x_ga5dc774072fa55b145e57a25c1a146535}{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T} channel, uint8\+\_\+t $\ast$data)
\begin{DoxyCompactList}\small\item\em Read the A\+DC value and convert it to 8bits value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___a_d_c__18_x_x__43_x_x_ga182ae98a23007564b3eaeb61a31ac553}{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, uint8\+\_\+t channel, uint32\+\_\+t Status\+Type)
\begin{DoxyCompactList}\small\item\em Read the A\+DC channel status. \end{DoxyCompactList}\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_gac0bf9a8d016bcd88866d4ae59b1ca78c}{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, uint8\+\_\+t channel, \hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable/\+Disable interrupt for A\+DC channel. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___a_d_c__18_x_x__43_x_x_gafa58ed3d91229dfcc78a5fc05dd4221b}{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable/\+Disable global interrupt for A\+DC channel. \end{DoxyCompactList}\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_ga951b5b680e4d3be64c83fc6e1caf644d}{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group___a_d_c__18_x_x__43_x_x_ga68aae5a89b4dabc910e457a00e57ea8c}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T} mode, \hyperlink{group___a_d_c__18_x_x__43_x_x_ga18d12879b004e16af3b47467a2d81d56}{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T} Edge\+Option)
\begin{DoxyCompactList}\small\item\em Select the mode starting the AD conversion. \end{DoxyCompactList}\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_gae1629ea72c61a224e69e55f7699b7810}{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$A\+D\+C\+Setup, uint32\+\_\+t rate)
\begin{DoxyCompactList}\small\item\em Set the A\+DC Sample rate. \end{DoxyCompactList}\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_ga8d536c4e7b6be7e6f1a77b69e5fbf1eb}{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Resolution} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$A\+D\+C\+Setup, \hyperlink{group___a_d_c__18_x_x__43_x_x_ga515c7ef9570ef08b29f55cd880e2e452}{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T} resolution)
\begin{DoxyCompactList}\small\item\em Set the A\+DC accuracy bits. \end{DoxyCompactList}\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_gaf2fd510be97c2747ed3c53c132a45e15}{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T} channel, \hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+DC channel on A\+DC peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___a_d_c__18_x_x__43_x_x_gaa9890ccee17bea824b2af26e5bb2f1d6}{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd} (\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable burst mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gaab7b449ba58f52ff6a32dac1ce8977b2}\label{group___a_d_c__18_x_x__43_x_x_gaab7b449ba58f52ff6a32dac1ce8977b2}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+A\+C\+C\+\_\+10\+B\+I\+TS@{A\+D\+C\+\_\+\+A\+C\+C\+\_\+10\+B\+I\+TS}}
\index{A\+D\+C\+\_\+\+A\+C\+C\+\_\+10\+B\+I\+TS@{A\+D\+C\+\_\+\+A\+C\+C\+\_\+10\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+A\+C\+C\+\_\+10\+B\+I\+TS}{ADC\_ACC\_10BITS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+A\+C\+C\+\_\+10\+B\+I\+TS}



Definition at line 44 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga0fc24dcecfc18634221ff3d9a5b724fd}\label{group___a_d_c__18_x_x__43_x_x_ga0fc24dcecfc18634221ff3d9a5b724fd}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+CC@{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+CC}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+CC@{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+CC}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+CC}{ADC\_CR\_BITACC}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+CC(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((((n) \& 0x7) $<$$<$ 17))}

Number of A\+DC accuracy bits 

Definition at line 65 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gac4274c705620f3ddd5ba7f73249e6248}\label{group___a_d_c__18_x_x__43_x_x_gac4274c705620f3ddd5ba7f73249e6248}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST@{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST@{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}{ADC\_CR\_BURST}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST~((1\+U\+L $<$$<$ 16))}

Repeated conversions A/D enable bit 

Definition at line 70 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga3a6629b2190324c0b6abafc4b720df2e}\label{group___a_d_c__18_x_x__43_x_x_ga3a6629b2190324c0b6abafc4b720df2e}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}{ADC\_CR\_CH\_SEL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((1\+U\+L $<$$<$ (n)))}

Selects which of the A\+D0.\+0\+:7 pins is (are) to be sampled and converted 

Definition at line 68 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gad2327ec652bedf37c800e077cc46d904}\label{group___a_d_c__18_x_x__43_x_x_gad2327ec652bedf37c800e077cc46d904}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}{ADC\_CR\_CLKDIV}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((((n) \& 0x\+F\+F) $<$$<$ 8))}

The A\+PB clock (P\+C\+LK) is divided by (this value plus one) to produce the clock for the A/D 

Definition at line 69 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga1d05d43234dd2d1489841dff0012225e}\label{group___a_d_c__18_x_x__43_x_x_ga1d05d43234dd2d1489841dff0012225e}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE@{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE@{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}{ADC\_CR\_EDGE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE~((1\+U\+L $<$$<$ 27))}

Start conversion on a falling edge on the selected C\+A\+P/\+M\+AT signal 

Definition at line 80 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga7474e4ab5695434acbfe8a5fcad35ef0}\label{group___a_d_c__18_x_x__43_x_x_ga7474e4ab5695434acbfe8a5fcad35ef0}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN@{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN@{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}{ADC\_CR\_PDN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN~((1\+U\+L $<$$<$ 21))}

A\+DC convert is operational 

Definition at line 71 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gad37a3aadfc28d617b673194170831de6}\label{group___a_d_c__18_x_x__43_x_x_gad37a3aadfc28d617b673194170831de6}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}{ADC\_CR\_START\_ADCTRIG0}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0~((4\+U\+L $<$$<$ 24))}

Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G0 

Definition at line 77 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga900f9645ad799143f6db3568947bdf44}\label{group___a_d_c__18_x_x__43_x_x_ga900f9645ad799143f6db3568947bdf44}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}{ADC\_CR\_START\_ADCTRIG1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1~((5\+U\+L $<$$<$ 24))}

Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G1 

Definition at line 78 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gab4000daab3c792e48cf8d3de3e5b0a36}\label{group___a_d_c__18_x_x__43_x_x_gab4000daab3c792e48cf8d3de3e5b0a36}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}{ADC\_CR\_START\_CTOUT15}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15~((2\+U\+L $<$$<$ 24))}

Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+15 

Definition at line 75 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga6be3ddfec0f4d7d9b8f56363b100ecef}\label{group___a_d_c__18_x_x__43_x_x_ga6be3ddfec0f4d7d9b8f56363b100ecef}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}{ADC\_CR\_START\_CTOUT8}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8~((3\+U\+L $<$$<$ 24))}

Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+8 

Definition at line 76 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gadb696eab756362a8e2dbc5502f8bdeaf}\label{group___a_d_c__18_x_x__43_x_x_gadb696eab756362a8e2dbc5502f8bdeaf}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}{ADC\_CR\_START\_MASK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK~((7\+U\+L $<$$<$ 24))}

A\+DC start mask bits 

Definition at line 72 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gae86c1cc94b370b0313ea4dbc09514d2f}\label{group___a_d_c__18_x_x__43_x_x_gae86c1cc94b370b0313ea4dbc09514d2f}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}{ADC\_CR\_START\_MCOA2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2~((6\+U\+L $<$$<$ 24))}

Start conversion when the edge selected by bit 27 occurs on Motocon P\+WM output M\+C\+O\+A2 

Definition at line 79 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga1af437f22df0b2b07bef704b23733874}\label{group___a_d_c__18_x_x__43_x_x_ga1af437f22df0b2b07bef704b23733874}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}{ADC\_CR\_START\_MODE\_SEL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL(\begin{DoxyParamCaption}\item[{}]{S\+EL }\end{DoxyParamCaption})~((S\+EL $<$$<$ 24))}

Select Start Mode 

Definition at line 73 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gad9f225e8d5f50609888edab56cd0da5c}\label{group___a_d_c__18_x_x__43_x_x_gad9f225e8d5f50609888edab56cd0da5c}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}{ADC\_CR\_START\_NOW}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW~((1\+U\+L $<$$<$ 24))}

Start conversion now 

Definition at line 74 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga43dae5912e092ae5cd2455b69b6f4b00}\label{group___a_d_c__18_x_x__43_x_x_ga43dae5912e092ae5cd2455b69b6f4b00}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}{ADC\_DR\_DONE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~(((n) $>$$>$ 31))}

Mask for reading the A\+DC done status 

Definition at line 66 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga48010d662d45810f9a240b29bbca5700}\label{group___a_d_c__18_x_x__43_x_x_ga48010d662d45810f9a240b29bbca5700}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}{ADC\_DR\_OVERRUN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((((n) $>$$>$ 30) \& (1\+U\+L)))}

Mask for reading the A\+DC overrun status 

Definition at line 67 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga6e5fc80635b66a16e87c6f0eea02bb9e}\label{group___a_d_c__18_x_x__43_x_x_ga6e5fc80635b66a16e87c6f0eea02bb9e}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}{ADC\_DR\_RESULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((((n) $>$$>$ 6) \& 0x3\+F\+F))}



A\+DC register support bitfields and mask. 

Mask for getting the 10 bits A\+DC data read value 

Definition at line 64 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga00fa0a2a80f4f4e40c3f9b3bae7ba200}\label{group___a_d_c__18_x_x__43_x_x_ga00fa0a2a80f4f4e40c3f9b3bae7ba200}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE@{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}}
\index{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE@{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}{ADC\_MAX\_SAMPLE\_RATE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE~400000}



Definition at line 46 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga6dbeade89e0f847f5c6661b2785fbf9b}\label{group___a_d_c__18_x_x__43_x_x_ga6dbeade89e0f847f5c6661b2785fbf9b}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}}
\index{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}{ADC\_SAMPLE\_RATE\_CONFIG\_MASK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK~(\hyperlink{group___a_d_c__18_x_x__43_x_x_gad2327ec652bedf37c800e077cc46d904}{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}(0x\+F\+F) $\vert$ A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+I\+T\+A\+C\+C(0x07))}



Definition at line 81 of file adc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}\label{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T@{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}
\index{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T@{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}{ADC\_CHANNEL\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga67b0a9ec8f34cf712b1f1c0119ba3d50}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}  \hyperlink{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}

The channels on one A\+DC peripheral \mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga18d12879b004e16af3b47467a2d81d56}\label{group___a_d_c__18_x_x__43_x_x_ga18d12879b004e16af3b47467a2d81d56}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T@{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}}
\index{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T@{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}{ADC\_EDGE\_CFG\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_gaba28e4e0734cc41087bae0c96d5090a8}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}  \hyperlink{group___a_d_c__18_x_x__43_x_x_ga18d12879b004e16af3b47467a2d81d56}{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}}

Edge configuration, which controls rising or falling edge on the selected signal for the start of a conversion \mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga515c7ef9570ef08b29f55cd880e2e452}\label{group___a_d_c__18_x_x__43_x_x_ga515c7ef9570ef08b29f55cd880e2e452}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T@{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T}}
\index{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T@{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T}{ADC\_RESOLUTION\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga6da04ef4d158a6d61909481ed94df1a3}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}  \hyperlink{group___a_d_c__18_x_x__43_x_x_ga515c7ef9570ef08b29f55cd880e2e452}{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T}}

The number of bits of accuracy of the result in the LS bits of A\+D\+DR \mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga68aae5a89b4dabc910e457a00e57ea8c}\label{group___a_d_c__18_x_x__43_x_x_ga68aae5a89b4dabc910e457a00e57ea8c}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}}
\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}{ADC\_START\_MODE\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga125e3c848732e5fa6e064354f618f57c}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}  \hyperlink{group___a_d_c__18_x_x__43_x_x_ga68aae5a89b4dabc910e457a00e57ea8c}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}}

Start mode, which controls the start of an A/D conversion when the B\+U\+R\+ST bit is 0. \mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga5e2ef3f894759bbb12a9abf68518cbb7}\label{group___a_d_c__18_x_x__43_x_x_ga5e2ef3f894759bbb12a9abf68518cbb7}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}}
\index{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}{ADC\_STATUS\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga4cdc8cd4b1ae4721ff5de44c783f310a}{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}  \hyperlink{group___a_d_c__18_x_x__43_x_x_ga5e2ef3f894759bbb12a9abf68518cbb7}{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}}



A\+DC status register used for IP drivers. 



\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga67b0a9ec8f34cf712b1f1c0119ba3d50}\label{group___a_d_c__18_x_x__43_x_x_ga67b0a9ec8f34cf712b1f1c0119ba3d50}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}}
\index{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}{CHIP\_ADC\_CHANNEL}}
{\footnotesize\ttfamily enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga67b0a9ec8f34cf712b1f1c0119ba3d50}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}}

The channels on one A\+DC peripheral \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H0@{A\+D\+C\+\_\+\+C\+H0}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H0@{A\+D\+C\+\_\+\+C\+H0}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a0db887b05fe2d35518140c53e4d3cd37}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a0db887b05fe2d35518140c53e4d3cd37}} 
A\+D\+C\+\_\+\+C\+H0&A\+DC channel 0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H1@{A\+D\+C\+\_\+\+C\+H1}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H1@{A\+D\+C\+\_\+\+C\+H1}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a6642852ba79ec550f9db5aee024eafc9}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a6642852ba79ec550f9db5aee024eafc9}} 
A\+D\+C\+\_\+\+C\+H1&A\+DC channel 1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H2@{A\+D\+C\+\_\+\+C\+H2}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H2@{A\+D\+C\+\_\+\+C\+H2}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50ac4dcc5d123e548febb592bad090fa13a}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50ac4dcc5d123e548febb592bad090fa13a}} 
A\+D\+C\+\_\+\+C\+H2&A\+DC channel 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H3@{A\+D\+C\+\_\+\+C\+H3}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H3@{A\+D\+C\+\_\+\+C\+H3}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a3955d3413cc4000e0121db7f11296c21}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a3955d3413cc4000e0121db7f11296c21}} 
A\+D\+C\+\_\+\+C\+H3&A\+DC channel 3 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H4@{A\+D\+C\+\_\+\+C\+H4}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H4@{A\+D\+C\+\_\+\+C\+H4}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50adc9c466c876b5d2226155bf1ebc6e2ec}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50adc9c466c876b5d2226155bf1ebc6e2ec}} 
A\+D\+C\+\_\+\+C\+H4&A\+DC channel 4 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H5@{A\+D\+C\+\_\+\+C\+H5}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H5@{A\+D\+C\+\_\+\+C\+H5}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a57679984f78b2a16619436593843da64}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50a57679984f78b2a16619436593843da64}} 
A\+D\+C\+\_\+\+C\+H5&A\+DC channel 5 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H6@{A\+D\+C\+\_\+\+C\+H6}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H6@{A\+D\+C\+\_\+\+C\+H6}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50aebc31ace36f08bbe5cc3ef39de3b70ac}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50aebc31ace36f08bbe5cc3ef39de3b70ac}} 
A\+D\+C\+\_\+\+C\+H6&A\+DC channel 6 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+C\+H7@{A\+D\+C\+\_\+\+C\+H7}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H7@{A\+D\+C\+\_\+\+C\+H7}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50acf0c880171a962668da324da08aadcfe}\label{group___a_d_c__18_x_x__43_x_x_gga67b0a9ec8f34cf712b1f1c0119ba3d50acf0c880171a962668da324da08aadcfe}} 
A\+D\+C\+\_\+\+C\+H7&A\+DC channel 7 \\
\hline

\end{DoxyEnumFields}


Definition at line 93 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gaba28e4e0734cc41087bae0c96d5090a8}\label{group___a_d_c__18_x_x__43_x_x_gaba28e4e0734cc41087bae0c96d5090a8}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}}
\index{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}{CHIP\_ADC\_EDGE\_CFG}}
{\footnotesize\ttfamily enum \hyperlink{group___a_d_c__18_x_x__43_x_x_gaba28e4e0734cc41087bae0c96d5090a8}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}}

Edge configuration, which controls rising or falling edge on the selected signal for the start of a conversion \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ggaba28e4e0734cc41087bae0c96d5090a8a394e8daefd5da77c7210bafad6c768ef}\label{group___a_d_c__18_x_x__43_x_x_ggaba28e4e0734cc41087bae0c96d5090a8a394e8daefd5da77c7210bafad6c768ef}} 
A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG&Trigger event\+: rising edge \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ggaba28e4e0734cc41087bae0c96d5090a8ae643a0b7527bd40b08afc82bbeb233a5}\label{group___a_d_c__18_x_x__43_x_x_ggaba28e4e0734cc41087bae0c96d5090a8ae643a0b7527bd40b08afc82bbeb233a5}} 
A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG&Trigger event\+: falling edge \\
\hline

\end{DoxyEnumFields}


Definition at line 117 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga6da04ef4d158a6d61909481ed94df1a3}\label{group___a_d_c__18_x_x__43_x_x_ga6da04ef4d158a6d61909481ed94df1a3}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}}
\index{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}{CHIP\_ADC\_RESOLUTION}}
{\footnotesize\ttfamily enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga6da04ef4d158a6d61909481ed94df1a3}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}}

The number of bits of accuracy of the result in the LS bits of A\+D\+DR \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+10\+B\+I\+TS@{A\+D\+C\+\_\+10\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+10\+B\+I\+TS@{A\+D\+C\+\_\+10\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a8cb6bb0d2b9d30206b3892df2e1776c2}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a8cb6bb0d2b9d30206b3892df2e1776c2}} 
A\+D\+C\+\_\+10\+B\+I\+TS&A\+DC 10 bits \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+9\+B\+I\+TS@{A\+D\+C\+\_\+9\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+9\+B\+I\+TS@{A\+D\+C\+\_\+9\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a6eaa7dc645e58da4d4947b8f18dcbb6f}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a6eaa7dc645e58da4d4947b8f18dcbb6f}} 
A\+D\+C\+\_\+9\+B\+I\+TS&A\+DC 9 bits \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+8\+B\+I\+TS@{A\+D\+C\+\_\+8\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+8\+B\+I\+TS@{A\+D\+C\+\_\+8\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3af6d3e566821451a57bd8640c5df32cd7}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3af6d3e566821451a57bd8640c5df32cd7}} 
A\+D\+C\+\_\+8\+B\+I\+TS&A\+DC 8 bits \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+7\+B\+I\+TS@{A\+D\+C\+\_\+7\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+7\+B\+I\+TS@{A\+D\+C\+\_\+7\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a95434d05c459950dc62014b56472487e}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a95434d05c459950dc62014b56472487e}} 
A\+D\+C\+\_\+7\+B\+I\+TS&A\+DC 7 bits \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+6\+B\+I\+TS@{A\+D\+C\+\_\+6\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+6\+B\+I\+TS@{A\+D\+C\+\_\+6\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a995dd07bc007288e41c49818fbaede6c}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a995dd07bc007288e41c49818fbaede6c}} 
A\+D\+C\+\_\+6\+B\+I\+TS&A\+DC 6 bits \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+5\+B\+I\+TS@{A\+D\+C\+\_\+5\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+5\+B\+I\+TS@{A\+D\+C\+\_\+5\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3adde501fd07254e0a1f51c4df0929c91a}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3adde501fd07254e0a1f51c4df0929c91a}} 
A\+D\+C\+\_\+5\+B\+I\+TS&A\+DC 5 bits \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+4\+B\+I\+TS@{A\+D\+C\+\_\+4\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+4\+B\+I\+TS@{A\+D\+C\+\_\+4\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a2f7841e707126fc03f6d19e3f171847f}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a2f7841e707126fc03f6d19e3f171847f}} 
A\+D\+C\+\_\+4\+B\+I\+TS&A\+DC 4 bits \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+3\+B\+I\+TS@{A\+D\+C\+\_\+3\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+3\+B\+I\+TS@{A\+D\+C\+\_\+3\+B\+I\+TS}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a4b603c916109fbf2cda953e0fb9a9977}\label{group___a_d_c__18_x_x__43_x_x_gga6da04ef4d158a6d61909481ed94df1a3a4b603c916109fbf2cda953e0fb9a9977}} 
A\+D\+C\+\_\+3\+B\+I\+TS&A\+DC 3 bits \\
\hline

\end{DoxyEnumFields}


Definition at line 105 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga125e3c848732e5fa6e064354f618f57c}\label{group___a_d_c__18_x_x__43_x_x_ga125e3c848732e5fa6e064354f618f57c}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}}
\index{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}{CHIP\_ADC\_START\_MODE}}
{\footnotesize\ttfamily enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga125e3c848732e5fa6e064354f618f57c}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}}

Start mode, which controls the start of an A/D conversion when the B\+U\+R\+ST bit is 0. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca47fa90441ce335edcc4f9ab2f9386291}\label{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca47fa90441ce335edcc4f9ab2f9386291}} 
A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca0a0386df411db0ce22aeebf763bdaa21}\label{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca0a0386df411db0ce22aeebf763bdaa21}} 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW&Start conversion now \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca7e106cd156664397eeaf9af0fcd9b014}\label{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca7e106cd156664397eeaf9af0fcd9b014}} 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15&Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+15 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca20c0134132b97d003d09745bfa96bff3}\label{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca20c0134132b97d003d09745bfa96bff3}} 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8&Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+8 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca421835864f96ee615115802a08681880}\label{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca421835864f96ee615115802a08681880}} 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0&Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57cac1792ece65ee0108a400412184fca507}\label{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57cac1792ece65ee0108a400412184fca507}} 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1&Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G1 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca390c797ca8e170b65a45eb8f9669dbc9}\label{group___a_d_c__18_x_x__43_x_x_gga125e3c848732e5fa6e064354f618f57ca390c797ca8e170b65a45eb8f9669dbc9}} 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2&Start conversion when the edge selected by bit 27 occurs on Motocon P\+WM output M\+C\+O\+A2 \\
\hline

\end{DoxyEnumFields}


Definition at line 123 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga4cdc8cd4b1ae4721ff5de44c783f310a}\label{group___a_d_c__18_x_x__43_x_x_ga4cdc8cd4b1ae4721ff5de44c783f310a}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US@{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}}
\index{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US@{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}{IP\_ADC\_STATUS}}
{\footnotesize\ttfamily enum \hyperlink{group___a_d_c__18_x_x__43_x_x_ga4cdc8cd4b1ae4721ff5de44c783f310a}{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}}



A\+DC status register used for IP drivers. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aa44ef9495010c41d5ee491dda81173b66}\label{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aa44ef9495010c41d5ee491dda81173b66}} 
A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT&A\+DC data register staus \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aac316a82a964f0763ad2274824287dccf}\label{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aac316a82a964f0763ad2274824287dccf}} 
A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT&A\+DC data overrun staus \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT}}}\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aad1bc63f19c8eaf39b4310bf308d80282}\label{group___a_d_c__18_x_x__43_x_x_gga4cdc8cd4b1ae4721ff5de44c783f310aad1bc63f19c8eaf39b4310bf308d80282}} 
A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT&A\+DC interrupt status \\
\hline

\end{DoxyEnumFields}


Definition at line 86 of file adc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga749cff51066bd49acaca0497d78f3332}\label{group___a_d_c__18_x_x__43_x_x_ga749cff51066bd49acaca0497d78f3332}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init()}{Chip\_ADC\_DeInit()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC }\end{DoxyParamCaption})}



Shutdown A\+DC. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 142 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gaf2fd510be97c2747ed3c53c132a45e15}\label{group___a_d_c__18_x_x__43_x_x_gaf2fd510be97c2747ed3c53c132a45e15}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel@{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel@{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel()}{Chip\_ADC\_EnableChannel()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}]{channel,  }\item[{\hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enable or disable the A\+DC channel on A\+DC peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: Channel to be enable or disable \\
\hline
{\em New\+State} & \+: New state, should be\+:
\begin{DoxyItemize}
\item E\+N\+A\+B\+LE
\item D\+I\+S\+A\+B\+LE 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 222 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga459b17621657a66281f2bc9baae3626c}\label{group___a_d_c__18_x_x__43_x_x_ga459b17621657a66281f2bc9baae3626c}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+Init}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+Init}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Init()}{Chip\_ADC\_Init()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{A\+D\+C\+Setup }\end{DoxyParamCaption})}



Initialize the A\+DC peripheral and the A\+DC setup structure to default value. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em A\+D\+C\+Setup} & \+: A\+DC setup structure to be set \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Default setting for A\+DC is 400k\+Hz -\/ 10bits 
\end{DoxyNote}


Definition at line 120 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gac0bf9a8d016bcd88866d4ae59b1ca78c}\label{group___a_d_c__18_x_x__43_x_x_gac0bf9a8d016bcd88866d4ae59b1ca78c}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd()}{Chip\_ADC\_Int\_SetChannelCmd()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{uint8\+\_\+t}]{channel,  }\item[{\hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enable/\+Disable interrupt for A\+DC channel. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: A\+DC channel to read \\
\hline
{\em New\+State} & \+: New state, E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+ET or R\+E\+S\+ET 
\end{DoxyReturn}


Definition at line 176 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gafa58ed3d91229dfcc78a5fc05dd4221b}\label{group___a_d_c__18_x_x__43_x_x_gafa58ed3d91229dfcc78a5fc05dd4221b}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd()}{Chip\_ADC\_Int\_SetGlobalCmd()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enable/\+Disable global interrupt for A\+DC channel. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em New\+State} & \+: New state, E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 198 of file adc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga5dc774072fa55b145e57a25c1a146535}\label{group___a_d_c__18_x_x__43_x_x_ga5dc774072fa55b145e57a25c1a146535}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte()}{Chip\_ADC\_ReadByte()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{group___a_d_c__18_x_x__43_x_x_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}]{channel,  }\item[{uint8\+\_\+t $\ast$}]{data }\end{DoxyParamCaption})}



Read the A\+DC value and convert it to 8bits value. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & selected channel \\
\hline
{\em data} & \+: Storage for data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status \+: E\+R\+R\+OR or S\+U\+C\+C\+E\+SS 
\end{DoxyReturn}


Definition at line 247 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga182ae98a23007564b3eaeb61a31ac553}\label{group___a_d_c__18_x_x__43_x_x_ga182ae98a23007564b3eaeb61a31ac553}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status()}{Chip\_ADC\_ReadStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{uint8\+\_\+t}]{channel,  }\item[{uint32\+\_\+t}]{Status\+Type }\end{DoxyParamCaption})}



Read the A\+DC channel status. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: A\+DC channel to read \\
\hline
{\em Status\+Type} & \+: Status type of A\+D\+C\+\_\+\+D\+R\+\_\+$\ast$ \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+ET or R\+E\+S\+ET 
\end{DoxyReturn}


Definition at line 156 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gab6374a3aa75b052970c472ee2e9f600e}\label{group___a_d_c__18_x_x__43_x_x_gab6374a3aa75b052970c472ee2e9f600e}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value()}{Chip\_ADC\_ReadValue()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{uint8\+\_\+t}]{channel,  }\item[{uint16\+\_\+t $\ast$}]{data }\end{DoxyParamCaption})}



Read the A\+DC value from a channel. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: A\+DC channel to read \\
\hline
{\em data} & \+: Pointer to where to put data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+U\+C\+C\+E\+SS or E\+R\+R\+OR if no conversion is ready 
\end{DoxyReturn}


Definition at line 150 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gaa9890ccee17bea824b2af26e5bb2f1d6}\label{group___a_d_c__18_x_x__43_x_x_gaa9890ccee17bea824b2af26e5bb2f1d6}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd()}{Chip\_ADC\_SetBurstCmd()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enable burst mode. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em New\+State} & \+: New state, should be\+:
\begin{DoxyItemize}
\item E\+N\+A\+B\+LE
\item D\+I\+S\+A\+B\+LE 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 234 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga8d536c4e7b6be7e6f1a77b69e5fbf1eb}\label{group___a_d_c__18_x_x__43_x_x_ga8d536c4e7b6be7e6f1a77b69e5fbf1eb}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Resolution@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Resolution}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Resolution@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Resolution}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Resolution()}{Chip\_ADC\_SetResolution()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Resolution (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{A\+D\+C\+Setup,  }\item[{\hyperlink{group___a_d_c__18_x_x__43_x_x_ga515c7ef9570ef08b29f55cd880e2e452}{A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+T}}]{resolution }\end{DoxyParamCaption})}



Set the A\+DC accuracy bits. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em A\+D\+C\+Setup} & \+: A\+DC setup structure to be modified \\
\hline
{\em resolution} & \+: The resolution, should be A\+D\+C\+\_\+10\+B\+I\+TS -\/$>$ A\+D\+C\+\_\+3\+B\+I\+TS \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 215 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_gae1629ea72c61a224e69e55f7699b7810}\label{group___a_d_c__18_x_x__43_x_x_gae1629ea72c61a224e69e55f7699b7810}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate()}{Chip\_ADC\_SetSampleRate()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{A\+D\+C\+Setup,  }\item[{uint32\+\_\+t}]{rate }\end{DoxyParamCaption})}



Set the A\+DC Sample rate. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em A\+D\+C\+Setup} & \+: A\+DC setup structure to be modified \\
\hline
{\em rate} & \+: Sample rate, should be set so the clock for A/D converter is less than or equal to 4.\+5\+M\+Hz. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 201 of file adc\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___a_d_c__18_x_x__43_x_x_ga951b5b680e4d3be64c83fc6e1caf644d}\label{group___a_d_c__18_x_x__43_x_x_ga951b5b680e4d3be64c83fc6e1caf644d}} 
\index{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode}!C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C18xx/43xx A/\+D conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode()}{Chip\_ADC\_SetStartMode()}}
{\footnotesize\ttfamily void Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___a_d_c___t}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC,  }\item[{\hyperlink{group___a_d_c__18_x_x__43_x_x_ga68aae5a89b4dabc910e457a00e57ea8c}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}}]{mode,  }\item[{\hyperlink{group___a_d_c__18_x_x__43_x_x_ga18d12879b004e16af3b47467a2d81d56}{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}}]{Edge\+Option }\end{DoxyParamCaption})}



Select the mode starting the AD conversion. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em mode} & \+: Stating mode, should be \+:
\begin{DoxyItemize}
\item A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT \+: Must be set for Burst mode
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW \+: Start conversion now
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15 \+: Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+15
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8 \+: Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+8
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0 \+: Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G0
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1 \+: Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G1
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2 \+: Start conversion when the edge selected by bit 27 occurs on Motocon P\+WM output M\+C\+O\+A2 
\end{DoxyItemize}\\
\hline
{\em Edge\+Option} & \+: Stating Edge Condition, should be \+:
\begin{DoxyItemize}
\item A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG \+: Trigger event on rising edge
\item A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG \+: Trigger event on falling edge 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 187 of file adc\+\_\+18xx\+\_\+43xx.\+c.

