

================================================================
== Vivado HLS Report for 'Stream2Mem_8u_16u_s'
================================================================
* Date:           Wed Jan 27 06:08:44 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        project_StreamingDataflowPartition_2_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23| 0.230 us | 0.230 us |   23|   23|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    109|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      88|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      88|    213|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_109_p2               |     +    |      0|  0|  71|          64|          64|
    |i_fu_127_p2                       |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln153_fu_121_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 109|          81|          78|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_94               |   9|          2|    5|         10|
    |in_V_V_TDATA_blk_n       |   9|          2|    1|          2|
    |out_V_blk_n_AW           |   9|          2|    1|          2|
    |out_V_blk_n_B            |   9|          2|    1|          2|
    |out_V_blk_n_W            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         22|   11|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_94               |   5|   0|    5|          0|
    |icmp_ln153_reg_139       |   1|   0|    1|          0|
    |out_V_addr_reg_133       |  64|   0|   64|          0|
    |tmp_V_reg_148            |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  88|   0|   88|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Stream2Mem<8u, 16u> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Stream2Mem<8u, 16u> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Stream2Mem<8u, 16u> | return value |
|ap_done               | out |    1| ap_ctrl_hs | Stream2Mem<8u, 16u> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Stream2Mem<8u, 16u> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Stream2Mem<8u, 16u> | return value |
|in_V_V_TDATA          |  in |    8|    axis    |        in_V_V       |    pointer   |
|in_V_V_TVALID         |  in |    1|    axis    |        in_V_V       |    pointer   |
|in_V_V_TREADY         | out |    1|    axis    |        in_V_V       |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWADDR    | out |   64|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWLEN     | out |   32|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WDATA     | out |    8|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WSTRB     | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARADDR    | out |   64|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARLEN     | out |   32|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RDATA     |  in |    8|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |        out_V        |    pointer   |
|out_V_offset          |  in |   64|   ap_none  |     out_V_offset    |    scalar    |
|out_V_offset1         |  in |   32|   ap_none  |    out_V_offset1    |    scalar    |
+----------------------+-----+-----+------------+---------------------+--------------+

