

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      647|      647|  6.470 us|  6.470 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_47_2  |      645|      645|         7|          1|          1|   640|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    160|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        1|   -|      7|      2|    -|
|Multiplexer      |        -|   -|      0|     72|    -|
|Register         |        -|   -|    259|     96|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    266|    330|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_9s_24ns_24_4_1_U47  |mac_muladd_16s_9s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                                Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |B2_U   |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R  |        0|  7|   2|    0|    10|    7|     1|           70|
    |W2_U   |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R  |        1|  0|   0|    0|   640|    9|     1|         5760|
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                                     |        1|  7|   2|    0|   650|   16|     2|         5830|
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_2_fu_292_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln45_1_fu_156_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln45_fu_173_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln47_fu_201_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln49_1_fu_237_p2     |         +|   0|  0|  17|          10|          10|
    |icmp_ln45_fu_150_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln47_1_fu_207_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln47_fu_179_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln45_1_fu_193_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln45_2_fu_264_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln45_fu_185_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 160|          75|          63|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |acc_fu_60                             |   9|          2|   16|         32|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load             |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |i_2_fu_68                             |   9|          2|    4|          8|
    |indvar_flatten_fu_72                  |   9|          2|   10|         20|
    |j_fu_64                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   65|        130|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_60                         |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_2_fu_68                         |   4|   0|    4|          0|
    |icmp_ln47_1_reg_362               |   1|   0|    1|          0|
    |icmp_ln47_reg_345                 |   1|   0|    1|          0|
    |indvar_flatten_fu_72              |  10|   0|   10|          0|
    |j_fu_64                           |   7|   0|    7|          0|
    |output_addr_reg_396               |   4|   0|    4|          0|
    |select_ln45_1_reg_356             |   4|   0|    4|          0|
    |select_ln45_reg_350               |   7|   0|    7|          0|
    |icmp_ln47_1_reg_362               |  64|  32|    1|          0|
    |icmp_ln47_reg_345                 |  64|  32|    1|          0|
    |select_ln45_1_reg_356             |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 259|  96|   73|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|h1_address0        |  out|    6|   ap_memory|                                                    h1|         array|
|h1_ce0             |  out|    1|   ap_memory|                                                    h1|         array|
|h1_q0              |   in|   16|   ap_memory|                                                    h1|         array|
|output_r_address0  |  out|    4|   ap_memory|                                              output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                              output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                              output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|                                              output_r|         array|
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

