<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Wed Sep 26 14:14:29 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\Eje1.vhd":6:7:6:15|Top entity is set to ejercicio.
File C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\Eje1.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\Eje1.vhd changed - recompiling
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\Eje1.vhd":6:7:6:15|Synthesizing work.ejercicio.archejercicio.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.ejercicio.archejercicio
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\Eje1.vhd":29:1:29:2|Feedback mux created for signal d[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 26 14:14:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 26 14:14:29 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 26 14:14:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\impl1\synwork\EjercicioRec1_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 26 14:14:31 2018

###########################################################]
Pre-mapping Report

# Wed Sep 26 14:14:31 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\impl1\EjercicioRec1_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\impl1\EjercicioRec1_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist ejercicio

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock                                             Clock                   Clock
Level     Clock                                   Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       ejercicio|clk_0_inferred_clock          26.6 MHz      37.594        inferred                                          Inferred_clkgroup_0     26   
1 .         ejercicio|blink_LED_derived_clock     26.6 MHz      37.594        derived (from ejercicio|clk_0_inferred_clock)     Inferred_clkgroup_0     16   
=============================================================================================================================================================

@W: MT529 :"c:\users\asdf1\documents\digitaldesign\ejerciciorecuperacion\eje1.vhd":39:2:39:3|Found inferred clock ejercicio|clk_0_inferred_clock which controls 26 sequential elements including clk_low. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 26 14:14:32 2018

###########################################################]
Map & Optimize Report

# Wed Sep 26 14:14:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    30.59ns		  11 /        42

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MT611 :|Automatically generated clock ejercicio|blink_LED_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
0 instances converted, 42 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   42         clk_low             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\impl1\synwork\EjercicioRec1_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\EjercicioRecuperacion\impl1\EjercicioRec1_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@W: MT420 |Found inferred clock ejercicio|clk_0_inferred_clock with period 37.59ns. Please declare a user-defined clock on object "n:clk_0"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 26 14:14:34 2018
#


Top view:               ejercicio
Requested Frequency:    26.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.386

                                   Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack      Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------
ejercicio|clk_0_inferred_clock     26.6 MHz      121.8 MHz     37.594        8.208         29.386     inferred     Inferred_clkgroup_0
System                             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup    
======================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
ejercicio|clk_0_inferred_clock  ejercicio|clk_0_inferred_clock  |  37.594      29.386  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ejercicio|clk_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                                             Arrival           
Instance      Reference                          Type        Pin     Net           Time        Slack 
              Clock                                                                                  
-----------------------------------------------------------------------------------------------------
count[9]      ejercicio|clk_0_inferred_clock     FD1S3IX     Q       count[9]      1.044       29.386
count[10]     ejercicio|clk_0_inferred_clock     FD1S3IX     Q       count[10]     1.044       29.386
count[11]     ejercicio|clk_0_inferred_clock     FD1S3AX     Q       count[11]     1.044       29.386
count[14]     ejercicio|clk_0_inferred_clock     FD1S3AX     Q       count[14]     1.044       29.386
count[15]     ejercicio|clk_0_inferred_clock     FD1S3AX     Q       count[15]     1.044       29.386
count[16]     ejercicio|clk_0_inferred_clock     FD1S3AX     Q       count[16]     1.044       29.386
count[12]     ejercicio|clk_0_inferred_clock     FD1S3IX     Q       count[12]     1.044       30.402
count[13]     ejercicio|clk_0_inferred_clock     FD1S3IX     Q       count[13]     1.044       30.402
count[17]     ejercicio|clk_0_inferred_clock     FD1S3IX     Q       count[17]     1.044       31.419
count[18]     ejercicio|clk_0_inferred_clock     FD1S3IX     Q       count[18]     1.044       31.419
=====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                             Required           
Instance      Reference                          Type         Pin     Net                          Time         Slack 
              Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------
d_0io[0]      ejercicio|clk_0_inferred_clock     OFS1P3DX     SP      rst_pad_RNIM9O11             37.122       29.386
d_0io[1]      ejercicio|clk_0_inferred_clock     OFS1P3DX     SP      rst_pad_RNIM9O11             37.122       29.386
d_0io[2]      ejercicio|clk_0_inferred_clock     OFS1P3DX     SP      rst_pad_RNIM9O11             37.122       29.386
d_0io[3]      ejercicio|clk_0_inferred_clock     OFS1P3DX     SP      rst_pad_RNIM9O11             37.122       29.386
count[0]      ejercicio|clk_0_inferred_clock     FD1S3IX      CD      P_blink_LED\.un2_count_i     36.791       30.263
count[9]      ejercicio|clk_0_inferred_clock     FD1S3IX      CD      P_blink_LED\.un2_count_i     36.791       30.263
count[10]     ejercicio|clk_0_inferred_clock     FD1S3IX      CD      P_blink_LED\.un2_count_i     36.791       30.263
count[12]     ejercicio|clk_0_inferred_clock     FD1S3IX      CD      P_blink_LED\.un2_count_i     36.791       30.263
count[13]     ejercicio|clk_0_inferred_clock     FD1S3IX      CD      P_blink_LED\.un2_count_i     36.791       30.263
count[17]     ejercicio|clk_0_inferred_clock     FD1S3IX      CD      P_blink_LED\.un2_count_i     36.791       30.263
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      37.594
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         37.122

    - Propagation time:                      7.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.386

    Number of logic level(s):                6
    Starting point:                          count[9] / Q
    Ending point:                            d_0io[0] / SP
    The start point is clocked by            ejercicio|clk_0_inferred_clock [rising] on pin CK
    The end   point is clocked by            ejercicio|clk_0_inferred_clock [rising] on pin SCLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[9]                        FD1S3IX      Q        Out     1.044     1.044       -         
count[9]                        Net          -        -       -         -           2         
P_blink_LED\.un2_countlto11     ORCALUT4     A        In      0.000     1.044       -         
P_blink_LED\.un2_countlto11     ORCALUT4     Z        Out     1.017     2.061       -         
P_blink_LED\.un2_countlt13      Net          -        -       -         -           1         
P_blink_LED\.un2_countlto16     ORCALUT4     A        In      0.000     2.061       -         
P_blink_LED\.un2_countlto16     ORCALUT4     Z        Out     1.017     3.077       -         
P_blink_LED\.un2_countlt19      Net          -        -       -         -           1         
P_blink_LED\.un2_countlto19     ORCALUT4     A        In      0.000     3.077       -         
P_blink_LED\.un2_countlto19     ORCALUT4     Z        Out     1.017     4.094       -         
P_blink_LED\.un2_countlt20      Net          -        -       -         -           1         
P_blink_LED\.un2_countlto22     ORCALUT4     A        In      0.000     4.094       -         
P_blink_LED\.un2_countlto22     ORCALUT4     Z        Out     1.153     5.247       -         
P_blink_LED\.un2_countlt23      Net          -        -       -         -           3         
clk_low_RNI9PTU                 ORCALUT4     A        In      0.000     5.247       -         
clk_low_RNI9PTU                 ORCALUT4     Z        Out     1.297     6.544       -         
clk_low_RNI9PTU                 Net          -        -       -         -           13        
rst_pad_RNIM9O11                ORCALUT4     A        In      0.000     6.544       -         
rst_pad_RNIM9O11                ORCALUT4     Z        Out     1.193     7.737       -         
rst_pad_RNIM9O11                Net          -        -       -         -           4         
d_0io[0]                        OFS1P3DX     SP       In      0.000     7.737       -         
==============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 42 of 6864 (1%)
PIC Latch:       0
I/O cells:       11


Details:
CCU2D:          13
FD1P3DX:        8
FD1S3AX:        15
FD1S3IX:        11
GSR:            1
IB:             5
IFS1P3DX:       4
INV:            2
OB:             6
OFS1P3DX:       4
ORCALUT4:       9
OSCH:           1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 26 14:14:34 2018

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
