// Copyright (c) 2016-2017 Fabian Schuiki
extern crate owning_ref;
extern crate clap;
extern crate sha1;
extern crate bincode;
extern crate rustc_serialize;
extern crate moore_common;
extern crate moore_svlog;
extern crate moore_vhdl;
use moore_common::*;
use moore_svlog as svlog;
use moore_vhdl as vhdl;
use clap::{Arg, App, SubCommand, ArgMatches};
use std::path::Path;


#[derive(Debug)]
enum Language {
	Verilog,
	SystemVerilog,
	Vhdl,
}


fn main() {
	let matches = App::new("moore")
		.subcommand(SubCommand::with_name("compile")
			.arg(Arg::with_name("inc")
				.short("I")
				.value_name("DIR")
				.help("Adds a search path for SystemVerilog includes")
				.multiple(true)
				.takes_value(true)
				.number_of_values(1))
			.arg(Arg::with_name("preproc")
				.short("E")
				.help("Only preprocess input files"))
			.arg(Arg::with_name("dump_ast")
				.long("dump-ast")
				.help("Dump the parsed abstract syntax tree"))
			.arg(Arg::with_name("INPUT")
				.help("The input file to use")
				.required(true)
				.index(1)))
		.subcommand(SubCommand::with_name("elaborate")
			.arg(Arg::with_name("NAME")
				.help("Entity or module to elaborate")
				.required(true)
				.index(1))
			.arg(Arg::with_name("ignore_duplicate_defs")
				.long("ignore-duplicate-defs")
				.help("Ignore multiple module/entity definitions")))
		.get_matches();

	let mut session = Session {
		opts: SessionOptions {
			ignore_duplicate_defs: false,
		}
	};

	if let Some(m) = matches.subcommand_matches("compile") {
		compile(m);
	} else if let Some(m) = matches.subcommand_matches("elaborate") {
		session.opts.ignore_duplicate_defs = m.is_present("ignore_duplicate_defs");
		elaborate(m, &session);
	}
}


fn compile(matches: &ArgMatches) {
	// Prepare a list of include paths.
	let include_paths: Vec<_> = match matches.values_of("inc") {
		Some(args) => args.map(|x| std::path::Path::new(x)).collect(),
		None => Vec::new()
	};
	let filename = matches.value_of("INPUT").unwrap();

	// Detect the file type.
	let language = match Path::new(&filename).extension().and_then(|s| s.to_str()) {
		Some("sv") | Some("svh") => Language::SystemVerilog,
		Some("v") => Language::Verilog,
		Some("vhd") | Some("vhdl") => Language::Vhdl,
		Some(_) => panic!("Unrecognized extension of file '{}'", filename),
		None => panic!("Unable to determine language of file '{}'", filename),
	};

	let sm = source::get_source_manager();
	let source = match sm.open(&filename) {
		Some(s) => s,
		None => panic!("Unable to open input file '{}'", filename),
	};

	match language {
		Language::SystemVerilog | Language::Verilog => {
			// Run the input file only through the SystemVerilog preprocessor if
			// so requested on the command line.
			let preproc = svlog::preproc::Preprocessor::new(source, &include_paths);
			if matches.is_present("preproc") {
				for res in preproc {
					print!("{}", res.unwrap().1.extract());
				}
			} else {
				let lexer = svlog::lexer::Lexer::new(preproc);
				let ast = match svlog::parser::parse(lexer) {
					Ok(x) => x,
					Err(()) => std::process::exit(1),
				};

				// TODO: Serialize the parsed AST to disk. If a file is parsed
				// multiple times, the tree of the previous iteration needs to
				// be removed. Upon elaboration, it must be possible to
				// efficiently query the AST for identifiers and check in which
				// subtree the node lives.

				let key = {
					let mut s = sha1::Sha1::new();
					s.update(filename.as_bytes());
					s.digest().to_string()
				};
				svlog::store::store_items(".moore", &key, ast).unwrap();
			}
		}
		Language::Vhdl => {
			let mut ast = match vhdl::syntax::parse(source) {
				Ok(x) => x,
				Err(()) => std::process::exit(1),
			};
			if matches.is_present("dump_ast") {
				println!("{:#?}", ast);
			}

			// Be very stupid for now, and don't write anything to disk. Just
			// keep on using this AST and pretend that it was loaded from disk.
			// TODO: Fix this once we have a proper way of persisting build data
			// to disk.

			// 1) renumber AST nodes and build scope and symbol table
			let mut symtbl = vhdl::symtbl::SymTbl::new();
			{
				use name::get_name_table;
				let mut renum = vhdl::pass::renumber::Renumberer::new(&mut symtbl);
				let lib_id = renum.symtbl.get_library_id(get_name_table().intern("work", false));
				renum.push_scope(lib_id);
				ast = ast.into_iter().map(|n| renum.fold_design_unit(n)).collect();
				renum.pop_scope();
				println!("renumbered {} design units", ast.len());
			}

			// 2) resolve names and map to HIR
		}
	}
}


fn elaborate(matches: &ArgMatches, session: &Session) {
	use moore_common::errors::DiagBuilder2;

	// Load the syntax trees previously parsed and stored into the library.
	let mut asts = svlog::store::load_items(".moore").unwrap();

	// Renumber the AST nodes.
	svlog::renumber::renumber(&mut asts);

	// Perform name resolution.
	let nameres = match svlog::resolve::resolve(session, &asts) {
		Ok(x) => x,
		Err(_) => {
			println!("{}", DiagBuilder2::fatal("name resolution failed"));
			std::process::exit(1);
		}
	};

	// Find the ID of the module we are supposed to be elaborating.
	let top_name = matches.value_of("NAME").unwrap();
	let top = match (||{
		for ast in &asts {
			for item in &ast.items {
				if let svlog::ast::Item::Module(ref decl) = *item {
					if &*decl.name.as_str() == top_name {
						return Some(decl.id);
					}
				}
			}
		}
		None
	})() {
		Some(id) => id,
		None => {
			println!("{}", DiagBuilder2::fatal(format!("unable to find top module `{}`", top_name)));
			std::process::exit(1);
		}
	};

	// Lower to HIR.
	let hir = match svlog::hir::lower(session, &nameres, top, asts) {
		Ok(x) => x,
		Err(_) => {
			println!("{}", DiagBuilder2::fatal("lowering to HIR failed"));
			std::process::exit(1);
		},
	};
	println!("lowered {} modules", hir.mods.len());
}
