

================================================================
== Vitis HLS Report for 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'
================================================================
* Date:           Thu Oct  2 22:22:17 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  21241426|  21241426|  84.966 ms|  84.966 ms|  21241426|  21241426|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W1_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1_vec"   --->   Operation 15 'read' 'W1_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z2_Silu_strm = alloca i64 1"   --->   Operation 16 'alloca' 'z2_Silu_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z3_strm = alloca i64 1"   --->   Operation 17 'alloca' 'z3_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%z2_strm = alloca i64 1"   --->   Operation 18 'alloca' 'z2_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%z1_strm = alloca i64 1"   --->   Operation 19 'alloca' 'z1_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%W_strm = alloca i64 1"   --->   Operation 20 'alloca' 'W_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_strm = alloca i64 1"   --->   Operation 21 'alloca' 'x_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln98 = call void @push_tensor1d, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:98->kernel_FFN.cpp:98]   --->   Operation 22 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln99 = call void @push_tensor2d_bycol, i32 %gmem2, i64 %W1_vec_read, i32 %W_strm" [kernel_FFN.cpp:99->kernel_FFN.cpp:98]   --->   Operation 23 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 24 [1/2] (1.28ns)   --->   "%call_ln98 = call void @push_tensor1d, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:98->kernel_FFN.cpp:98]   --->   Operation 24 'call' 'call_ln98' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln99 = call void @push_tensor2d_bycol, i32 %gmem2, i64 %W1_vec_read, i32 %W_strm" [kernel_FFN.cpp:99->kernel_FFN.cpp:98]   --->   Operation 25 'call' 'call_ln99' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln100 = call void @Multiply_VecMat, i32 %z1_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:100->kernel_FFN.cpp:98]   --->   Operation 26 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln100 = call void @Multiply_VecMat, i32 %z1_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:100->kernel_FFN.cpp:98]   --->   Operation 27 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%W2_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2_vec"   --->   Operation 28 'read' 'W2_vec_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln102 = call void @push_tensor1d.2, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:102->kernel_FFN.cpp:98]   --->   Operation 29 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln103 = call void @push_tensor2d_bycol.3, i32 %gmem2, i64 %W2_vec_read, i32 %W_strm" [kernel_FFN.cpp:103->kernel_FFN.cpp:98]   --->   Operation 30 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.28>
ST_6 : Operation 31 [1/2] (1.28ns)   --->   "%call_ln102 = call void @push_tensor1d.2, i32 %x_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:102->kernel_FFN.cpp:98]   --->   Operation 31 'call' 'call_ln102' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln103 = call void @push_tensor2d_bycol.3, i32 %gmem2, i64 %W2_vec_read, i32 %W_strm" [kernel_FFN.cpp:103->kernel_FFN.cpp:98]   --->   Operation 32 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln104 = call void @Multiply_VecMat.4, i32 %z2_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:104->kernel_FFN.cpp:98]   --->   Operation 33 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln104 = call void @Multiply_VecMat.4, i32 %z2_strm, i32 %x_strm, i32 %W_strm" [kernel_FFN.cpp:104->kernel_FFN.cpp:98]   --->   Operation 34 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%W3_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W3_vec"   --->   Operation 35 'read' 'W3_vec_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln106 = call void @Swish, i32 %z2_Silu_strm, i32 %z2_strm" [kernel_FFN.cpp:106->kernel_FFN.cpp:98]   --->   Operation 36 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln109 = call void @push_tensor2d_bycol.5, i32 %gmem2, i64 %W3_vec_read, i32 %W_strm" [kernel_FFN.cpp:109->kernel_FFN.cpp:98]   --->   Operation 37 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln106 = call void @Swish, i32 %z2_Silu_strm, i32 %z2_strm" [kernel_FFN.cpp:106->kernel_FFN.cpp:98]   --->   Operation 38 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln109 = call void @push_tensor2d_bycol.5, i32 %gmem2, i64 %W3_vec_read, i32 %W_strm" [kernel_FFN.cpp:109->kernel_FFN.cpp:98]   --->   Operation 39 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln107 = call void @Multiply_Vec, i32 %z3_strm, i32 %z1_strm, i32 %z2_Silu_strm" [kernel_FFN.cpp:107->kernel_FFN.cpp:98]   --->   Operation 40 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln107 = call void @Multiply_Vec, i32 %z3_strm, i32 %z1_strm, i32 %z2_Silu_strm" [kernel_FFN.cpp:107->kernel_FFN.cpp:98]   --->   Operation 41 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln110 = call void @Multiply_VecMat.6, i32 %res_strm, i32 %z3_strm, i32 %W_strm" [kernel_FFN.cpp:110->kernel_FFN.cpp:98]   --->   Operation 42 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W3_vec, i1 1, void @p_str"   --->   Operation 43 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W2_vec, i1 1, void @p_str"   --->   Operation 44 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W1_vec, i1 1, void @p_str"   --->   Operation 45 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 46 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @z2_Silu_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z2_Silu_strm, i32 %z2_Silu_strm"   --->   Operation 49 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%empty_677 = specchannel i32 @_ssdm_op_SpecChannel, void @z3_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z3_strm, i32 %z3_strm"   --->   Operation 50 'specchannel' 'empty_677' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%empty_678 = specchannel i32 @_ssdm_op_SpecChannel, void @z2_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z2_strm, i32 %z2_strm"   --->   Operation 51 'specchannel' 'empty_678' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%empty_679 = specchannel i32 @_ssdm_op_SpecChannel, void @z1_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %z1_strm, i32 %z1_strm"   --->   Operation 52 'specchannel' 'empty_679' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%empty_680 = specchannel i32 @_ssdm_op_SpecChannel, void @W_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %W_strm, i32 %W_strm"   --->   Operation 53 'specchannel' 'empty_680' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%empty_681 = specchannel i32 @_ssdm_op_SpecChannel, void @x_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %x_strm, i32 %x_strm"   --->   Operation 54 'specchannel' 'empty_681' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z1_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln110 = call void @Multiply_VecMat.6, i32 %res_strm, i32 %z3_strm, i32 %W_strm" [kernel_FFN.cpp:110->kernel_FFN.cpp:98]   --->   Operation 61 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln98', kernel_FFN.cpp:98->kernel_FFN.cpp:98) to 'push_tensor1d' [41]  (1.284 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', kernel_FFN.cpp:102->kernel_FFN.cpp:98) to 'push_tensor1d.2' [44]  (1.284 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
