#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 16 13:30:29 2019
# Process ID: 13564
# Current directory: D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16256 D:\3-Ee\2018\statem\single_stepping\changed_\Top_Final\Top_Final.xpr
# Log file: D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/vivado.log
# Journal file: D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.xpr
INFO: [Project 1-313] Project file moved from 'D:/3-Ee/2018/statem/changed_/Top_Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 846.867 ; gain = 168.449
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Mon Dec 16 13:45:36 2019] Launched synth_1...
Run output will be captured here: D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/synth_1/runme.log
[Mon Dec 16 13:45:36 2019] Launched impl_1...
Run output will be captured here: D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 907.523 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB3A86A
set_property PROGRAM.FILE {D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/impl_1/CPU_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/impl_1/CPU_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Mon Dec 16 13:58:21 2019] Launched synth_1...
Run output will be captured here: D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/synth_1/runme.log
[Mon Dec 16 13:58:21 2019] Launched impl_1...
Run output will be captured here: D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/3-Ee/2018/statem/single_stepping/changed_/Top_Final/Top_Final.runs/impl_1/CPU_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB3A86A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 14:42:26 2019...
