verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../sa.gen/sources_1/bd/bd/ipshared/ec67/hdl" --include "../../../../sa.gen/sources_1/bd/bd/ipshared/6b2b/hdl" --include "../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog" --include "../../../../sa.gen/sources_1/bd/bd/ip/bd_shell_top_0_0/drivers/shell_top_v1_0/src" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_processing_system7_0_0/sim/bd_processing_system7_0_0.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_ap_s_axi.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_aw_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_bi_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_Block_entry89_proc.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_ca_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_control_s_axi.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_fifo_w15_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_fifo_w16_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_fifo_w17_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_flow_control_loop_pipe_sequential_init.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_hls_deadlock_detection_unit.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_Loop_VITIS_LOOP_133_1_proc.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_143_3.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_mul_15ns_15ns_30_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_mul_16ns_14ns_28_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_mul_17s_16ns_30_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_mul_32s_32s_32_2_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_sa_reset.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_sa_store_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top_sparsemux_9_2_32_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ipshared/3709/hdl/verilog/shell_top.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_shell_top_0_0/sim/bd_shell_top_0_0.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_xbar_0/sim/bd_xbar_0.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_blk_mem_gen_0_0/sim/bd_blk_mem_gen_0_0.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_blk_mem_gen_0_1/sim/bd_blk_mem_gen_0_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_blk_mem_gen_1_0/sim/bd_blk_mem_gen_1_0.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_xbar_1/sim/bd_xbar_1.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_xbar_2/sim/bd_xbar_2.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_xbar_3/sim/bd_xbar_3.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_auto_pc_2/sim/bd_auto_pc_2.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_auto_pc_0/sim/bd_auto_pc_0.v" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_auto_pc_1/sim/bd_auto_pc_1.v" \
"../../../../sa.gen/sources_1/bd/bd/sim/bd.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
