----------------------------------------------------------------------------------
-- TUM VHDL Assignment
-- Arthur Docquois, Maelys Chevrier, Timoth√©e Carel, Roman Canals
--
-- Create Date: 19/07/2022
-- Project Name: CPU RTL model

----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.cpu_defs_pack.all;

entity SLT is 
port(
    a	:	in	std_logic;
	b	:	in	std_logic;
    c	:	out	std_logic
);
end SLT;

architecture SLT_Behavioral of SLT is
    signal int_a : integer;
    signal int_b : integer;
begin
    
    int_a <= to_integer(signed(a))  ;
    int_b <= to_integer(signed(b))  ;
    
    if (int_a < int_b) then
        c <= (others =>'1');

    else
        c <= (others =>'0');
    end if;

end SLT_Behavioral;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.cpu_defs_pack.all;

entity SLTU is 
port(
    a	:	in	std_logic;
	b	:	in	std_logic;
    c	:	out	std_logic
);
end SLTU;

architecture SLTU_Behavioral of SLTU is
begin

    if (to_integer(unsigned(to_stdlogicvector(a))) < unsigned(b)) then
        c <= (others =>'1');

    else
        c <= (others =>'0');
    end if;

end SLTU_Behavioral;
