\newacronym[plural=CPUs, longplural=Central Processing Units]{cpu}{CPU}{Central Processing Unit}
\newacronym[plural=GPUs, longplural=Graphics Processing Units]{gpu}{GPU}{Graphics Processing Unit}
\newacronym[plural=ASICs, longplural=Application-Specific Integrated Circuit]{asic}{ASIC}{Application-Specific Integrated Circuit}
\newacronym{ram}{RAM}{Random Access Memory}
\newacronym[plural=flops, longplural=Floating Point Operations]{flop}{FLOP}{Floating Point Operation}

\newacronym{sisd}{SISD}{Single Instruction Single Data}
\newacronym{simd}{SIMD}{Single Instruction Multiple Data}
\newacronym{mimd}{MIMD}{Multiple Instruction Multiple Data}
\newacronym{simt}{SIMT}{Single Instruction Multiple Threads}

\newacronym{ilp}{ILP}{Instruction Level Parallelism}
\newacronym{tlp}{TLP}{Thread Level Parallelism}
\newacronym{dlp}{DLP}{Data Level Parallelism}
\newacronym{clp}{CLP}{Core Level Parallelism}

\newacronym{neon}{Neon}{Arm SIMD Extensions}
\newacronym{sse}{SSE}{Streaming SIMD Extensions}
\newacronym{avx}{AVX}{Advanced Vector Extensions/Gesher New Instructions}
\newacronym{avx2}{AVX2}{Advanced Vector Extensions/Haswell New Instructions}
\newacronym{avx512}{AVX-512}{Advanced Vector Extensions 512 bit}


\newacronym{blas}{BLAS}{Basic Linear Algebra Subprograms}
\newacronym{m2l}{M2L}{Multipole to Local}
\newacronym{p2p}{P2P}{Point to Point}
\newacronym[plural=kiFMMs, longplural=kernel independent Fast Multipole Methods]{kifmm}{kiFMM}{kernel independent Fast Multipole Method}
\newacronym[plural=FMMs, longplural=Fast Multipole Methods]{fmm}{FMM}{Fast Multipole Method}
\newacronym[plural=PDEs]{pde}{PDE}{Partial Differential Equation}
\newacronym{hpc}{HPC}{High Performance Computing}
\newacronym[plural=FFTs, longplural=Fast Fourier Transforms]{fft}{FFT}{Fast Fourier Transform}