#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027e53d0 .scope module, "tb_divby3or5" "tb_divby3or5" 2 9;
 .timescale -8 -10;
P_00000000027e9780 .param/l "stopTime" 0 2 14, +C4<00000000000000000000000011001000>;
v00000000028466b0_0 .var "t_BCD", 3 0;
v0000000002846b10_0 .net "t_D", 0 0, L_00000000027f1fb0;  1 drivers
S_00000000027e5550 .scope module, "uut" "divby3or5" 2 17, 3 7 0, S_00000000027e53d0;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_00000000027f1fb0 .functor OR 1, L_0000000002846430, L_0000000002846890, C4<0>, C4<0>;
v0000000002846c50_0 .net "BCD", 3 0, v00000000028466b0_0;  1 drivers
v0000000002844f90_0 .net "D", 0 0, L_00000000027f1fb0;  alias, 1 drivers
v0000000002845fd0_0 .net "divd3", 0 0, L_0000000002846430;  1 drivers
v0000000002845210_0 .net "divd5", 0 0, L_0000000002846890;  1 drivers
S_000000000118d5c0 .scope module, "check3" "divby3" 3 16, 4 7 0, S_00000000027e5550;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_0000000001187b20 .functor AND 1, L_00000000028462f0, L_00000000028457b0, C4<1>, C4<1>;
v00000000027ee930_0 .net "BCD", 3 0, v00000000028466b0_0;  alias, 1 drivers
v00000000027eee30_0 .net "D", 0 0, L_0000000002846430;  alias, 1 drivers
L_0000000002846eb8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v00000000027eef70_0 .net/2u *"_s0", 3 0, L_0000000002846eb8;  1 drivers
v00000000027eec50_0 .net *"_s10", 31 0, L_0000000002846bb0;  1 drivers
L_0000000002846f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027ee9d0_0 .net/2u *"_s12", 31 0, L_0000000002846f90;  1 drivers
v00000000027ee7f0_0 .net *"_s14", 0 0, L_00000000028457b0;  1 drivers
v00000000027ef0b0_0 .net *"_s16", 0 0, L_0000000001187b20;  1 drivers
L_0000000002846fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027eeb10_0 .net/2u *"_s18", 0 0, L_0000000002846fd8;  1 drivers
v00000000027eea70_0 .net *"_s2", 0 0, L_00000000028462f0;  1 drivers
L_0000000002847020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027ef290_0 .net/2u *"_s20", 0 0, L_0000000002847020;  1 drivers
v00000000027eeed0_0 .net *"_s4", 31 0, L_0000000002844ef0;  1 drivers
L_0000000002846f00 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027eecf0_0 .net *"_s7", 27 0, L_0000000002846f00;  1 drivers
L_0000000002846f48 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000027ee610_0 .net/2u *"_s8", 31 0, L_0000000002846f48;  1 drivers
L_00000000028462f0 .cmp/gt 4, L_0000000002846eb8, v00000000028466b0_0;
L_0000000002844ef0 .concat [ 4 28 0 0], v00000000028466b0_0, L_0000000002846f00;
L_0000000002846bb0 .arith/mod 32, L_0000000002844ef0, L_0000000002846f48;
L_00000000028457b0 .cmp/eq 32, L_0000000002846bb0, L_0000000002846f90;
L_0000000002846430 .functor MUXZ 1, L_0000000002847020, L_0000000002846fd8, L_0000000001187b20, C4<>;
S_000000000118d740 .scope module, "check5" "divby5" 3 17, 5 7 0, S_00000000027e5550;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_00000000027f1f40 .functor AND 1, L_0000000002845df0, L_0000000002845ad0, C4<1>, C4<1>;
v00000000027ef010_0 .net "BCD", 3 0, v00000000028466b0_0;  alias, 1 drivers
v00000000027ee6b0_0 .net "D", 0 0, L_0000000002846890;  alias, 1 drivers
L_0000000002847068 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v00000000027ef330_0 .net/2u *"_s0", 3 0, L_0000000002847068;  1 drivers
v00000000027ef3d0_0 .net *"_s10", 31 0, L_0000000002845030;  1 drivers
L_0000000002847140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027ef470_0 .net/2u *"_s12", 31 0, L_0000000002847140;  1 drivers
v00000000027ee750_0 .net *"_s14", 0 0, L_0000000002845ad0;  1 drivers
v0000000002845350_0 .net *"_s16", 0 0, L_00000000027f1f40;  1 drivers
L_0000000002847188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002846a70_0 .net/2u *"_s18", 0 0, L_0000000002847188;  1 drivers
v0000000002846cf0_0 .net *"_s2", 0 0, L_0000000002845df0;  1 drivers
L_00000000028471d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002845f30_0 .net/2u *"_s20", 0 0, L_00000000028471d0;  1 drivers
v00000000028455d0_0 .net *"_s4", 31 0, L_0000000002845530;  1 drivers
L_00000000028470b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002846d90_0 .net *"_s7", 27 0, L_00000000028470b0;  1 drivers
L_00000000028470f8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000000002845170_0 .net/2u *"_s8", 31 0, L_00000000028470f8;  1 drivers
L_0000000002845df0 .cmp/gt 4, L_0000000002847068, v00000000028466b0_0;
L_0000000002845530 .concat [ 4 28 0 0], v00000000028466b0_0, L_00000000028470b0;
L_0000000002845030 .arith/mod 32, L_0000000002845530, L_00000000028470f8;
L_0000000002845ad0 .cmp/eq 32, L_0000000002845030, L_0000000002847140;
L_0000000002846890 .functor MUXZ 1, L_00000000028471d0, L_0000000002847188, L_00000000027f1f40, C4<>;
    .scope S_00000000027e53d0;
T_0 ;
    %vpi_call 2 22 "$monitor", "%b | %b", v00000000028466b0_0, v0000000002846b10_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000027e53d0;
T_1 ;
    %vpi_call 2 25 "$display", " BCD | D\012--------" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000000027e53d0;
T_2 ;
    %delay 20000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000027e53d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028466b0_0, 0, 4;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v00000000028466b0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000028466b0_0, 0, 4;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\tb_divby3or5.v";
    "divby3or5.v";
    "divby3.v";
    "divby5.v";
