// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sectors_weed_classif_HH_
#define _sectors_weed_classif_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bitwise_and.h"
#include "ip_accel_app_udiv6jw.h"
#include "sectors_weed_clas3i2.h"
#include "sectors_weed_clas4jc.h"
#include "sectors_weed_clas5jm.h"

namespace ap_rtl {

struct sectors_weed_classif : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<2> > weed_mask_tmp_data_V_dout;
    sc_in< sc_logic > weed_mask_tmp_data_V_empty_n;
    sc_out< sc_logic > weed_mask_tmp_data_V_read;
    sc_in< sc_lv<8> > weed_mask_out_data_V_dout;
    sc_in< sc_logic > weed_mask_out_data_V_empty_n;
    sc_out< sc_logic > weed_mask_out_data_V_read;
    sc_out< sc_lv<8> > weed_mask_out_data_V_din;
    sc_in< sc_logic > weed_mask_out_data_V_full_n;
    sc_out< sc_logic > weed_mask_out_data_V_write;
    sc_in< sc_lv<8> > opened_data_V_dout;
    sc_in< sc_logic > opened_data_V_empty_n;
    sc_out< sc_logic > opened_data_V_read;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    sectors_weed_classif(sc_module_name name);
    SC_HAS_PROCESS(sectors_weed_classif);

    ~sectors_weed_classif();

    sc_trace_file* mVcdFile;

    sectors_weed_clas3i2* segments_U;
    sectors_weed_clas4jc* quadrant_space_U;
    sectors_weed_clas5jm* quadrant_weed_V_U;
    bitwise_and* grp_bitwise_and_fu_403;
    ip_accel_app_udiv6jw<1,36,32,24,24>* ip_accel_app_udiv6jw_U496;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > segments_address0;
    sc_signal< sc_logic > segments_ce0;
    sc_signal< sc_lv<8> > segments_q0;
    sc_signal< sc_lv<4> > segments_address1;
    sc_signal< sc_logic > segments_ce1;
    sc_signal< sc_lv<8> > segments_q1;
    sc_signal< sc_logic > weed_mask_tmp_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln23_reg_717;
    sc_signal< sc_lv<1> > icmp_ln26_fu_484_p2;
    sc_signal< sc_lv<1> > icmp_ln27_fu_496_p2;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > icmp_ln51_reg_811;
    sc_signal< sc_lv<1> > icmp_ln54_fu_628_p2;
    sc_signal< sc_lv<1> > icmp_ln55_fu_640_p2;
    sc_signal< sc_logic > weed_mask_out_data_V_i_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > i1_0_reg_313;
    sc_signal< sc_lv<1> > icmp_ln13_fu_419_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > seg_index_fu_425_p2;
    sc_signal< sc_lv<4> > seg_index_reg_672;
    sc_signal< sc_lv<3> > i_fu_437_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > v_limit_reg_696;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > segments_load_reg_702;
    sc_signal< sc_lv<1> > icmp_ln21_fu_462_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<5> > p_v_fu_468_p2;
    sc_signal< sc_lv<5> > p_v_reg_712;
    sc_signal< sc_lv<1> > icmp_ln23_fu_479_p2;
    sc_signal< sc_lv<9> > h_fu_490_p2;
    sc_signal< sc_lv<9> > h_reg_724;
    sc_signal< bool > ap_predicate_op117_read_state8;
    sc_signal< bool > ap_block_state8;
    sc_signal< sc_lv<64> > zext_ln30_fu_502_p1;
    sc_signal< sc_lv<64> > zext_ln30_reg_735;
    sc_signal< sc_lv<1> > grp_fu_413_p2;
    sc_signal< sc_lv<3> > quadrant_space_addr_2_reg_740;
    sc_signal< sc_lv<8> > zext_ln34_fu_525_p1;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_536_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_reg_750;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_2_reg_754;
    sc_signal< sc_lv<1> > icmp_ln44_fu_549_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter37;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<3> > i_3_fu_555_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln45_fu_561_p1;
    sc_signal< sc_lv<64> > zext_ln45_reg_768;
    sc_signal< sc_lv<16> > quadrant_space_q0;
    sc_signal< sc_lv<16> > p_Val2_s_reg_778;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln45_fu_566_p2;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_783_pp1_iter36_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter2_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter3_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter4_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter5_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter6_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter7_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter8_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter9_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter10_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter11_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter12_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter13_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter14_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter15_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter16_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter17_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter18_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter19_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter20_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter21_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter22_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter23_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter24_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter25_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter26_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter27_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter28_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter29_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter30_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter31_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter32_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter33_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter34_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter35_reg;
    sc_signal< sc_lv<3> > quadrant_weed_V_addr_1_reg_787_pp1_iter36_reg;
    sc_signal< sc_lv<5> > p_v_1_fu_612_p2;
    sc_signal< sc_lv<5> > p_v_1_reg_806;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<1> > icmp_ln51_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_ln49_fu_606_p2;
    sc_signal< sc_lv<9> > h_1_fu_634_p2;
    sc_signal< sc_lv<9> > h_1_reg_818;
    sc_signal< bool > ap_predicate_op232_read_state52;
    sc_signal< bool > ap_block_state52;
    sc_signal< sc_lv<8> > zext_ln61_fu_664_p1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_lv<3> > quadrant_space_address0;
    sc_signal< sc_logic > quadrant_space_ce0;
    sc_signal< sc_logic > quadrant_space_we0;
    sc_signal< sc_lv<16> > quadrant_space_d0;
    sc_signal< sc_lv<3> > quadrant_weed_V_address0;
    sc_signal< sc_logic > quadrant_weed_V_ce0;
    sc_signal< sc_logic > quadrant_weed_V_we0;
    sc_signal< sc_lv<24> > quadrant_weed_V_d0;
    sc_signal< sc_lv<24> > quadrant_weed_V_q0;
    sc_signal< sc_logic > quadrant_weed_V_ce1;
    sc_signal< sc_logic > quadrant_weed_V_we1;
    sc_signal< sc_lv<24> > quadrant_weed_V_d1;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_ap_start;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_ap_done;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_ap_idle;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_ap_ready;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_p_src1_data_V_read;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_p_src2_data_V_read;
    sc_signal< sc_lv<8> > grp_bitwise_and_fu_403_p_dst_data_V_din;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_p_dst_data_V_write;
    sc_signal< sc_lv<4> > seg_index_0_reg_211;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > i_0_reg_223;
    sc_signal< sc_lv<1> > icmp_ln16_fu_431_p2;
    sc_signal< sc_lv<5> > p_v_0_reg_234;
    sc_signal< sc_lv<8> > ap_phi_mux_quadrant_index_0_phi_fu_249_p4;
    sc_signal< sc_lv<8> > quadrant_index_0_reg_245;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > flag_quadrant_0_reg_257;
    sc_signal< sc_lv<9> > h_0_reg_269;
    sc_signal< sc_lv<8> > quadrant_index_0_be_reg_280;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > flag_quadrant_0_be_reg_295;
    sc_signal< sc_lv<5> > p_v2_0_reg_324;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<8> > quadrant_index4_0_reg_335;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<1> > flag_quadrant5_0_reg_347;
    sc_signal< sc_lv<9> > h6_0_reg_359;
    sc_signal< sc_lv<8> > quadrant_index4_0_be_reg_370;
    sc_signal< sc_lv<1> > flag_quadrant5_0_be_reg_385;
    sc_signal< sc_logic > grp_bitwise_and_fu_403_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call5;
    sc_signal< sc_lv<64> > zext_ln17_fu_443_p1;
    sc_signal< sc_lv<64> > zext_ln20_fu_449_p1;
    sc_signal< sc_lv<64> > zext_ln22_fu_454_p1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<16> > add_ln30_fu_529_p2;
    sc_signal< sc_lv<24> > add_ln703_fu_542_p2;
    sc_signal< sc_lv<8> > zext_ln21_fu_458_p1;
    sc_signal< sc_lv<8> > v_fu_474_p2;
    sc_signal< sc_lv<3> > trunc_ln26_fu_507_p1;
    sc_signal< sc_lv<3> > add_ln35_fu_511_p2;
    sc_signal< sc_lv<3> > select_ln34_fu_517_p3;
    sc_signal< sc_lv<24> > shl_ln_fu_572_p3;
    sc_signal< sc_lv<32> > grp_fu_591_p0;
    sc_signal< sc_lv<24> > grp_fu_591_p1;
    sc_signal< sc_lv<24> > grp_fu_591_p2;
    sc_signal< sc_lv<8> > zext_ln49_fu_602_p1;
    sc_signal< sc_lv<8> > v_1_fu_618_p2;
    sc_signal< sc_lv<3> > trunc_ln54_fu_646_p1;
    sc_signal< sc_lv<3> > add_ln62_fu_650_p2;
    sc_signal< sc_lv<3> > select_ln61_fu_656_p3;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<32> > grp_fu_591_p10;
    sc_signal< bool > ap_condition_842;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_pp1_stage0;
    static const sc_lv<16> ap_ST_fsm_state50;
    static const sc_lv<16> ap_ST_fsm_state51;
    static const sc_lv<16> ap_ST_fsm_state52;
    static const sc_lv<16> ap_ST_fsm_state53;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_B;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_140;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<24> ap_const_lv24_100;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln30_fu_529_p2();
    void thread_add_ln35_fu_511_p2();
    void thread_add_ln62_fu_650_p2();
    void thread_add_ln703_fu_542_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state12_pp1_stage0_iter0();
    void thread_ap_block_state13_pp1_stage0_iter1();
    void thread_ap_block_state14_pp1_stage0_iter2();
    void thread_ap_block_state15_pp1_stage0_iter3();
    void thread_ap_block_state16_pp1_stage0_iter4();
    void thread_ap_block_state17_pp1_stage0_iter5();
    void thread_ap_block_state18_pp1_stage0_iter6();
    void thread_ap_block_state19_pp1_stage0_iter7();
    void thread_ap_block_state1_ignore_call5();
    void thread_ap_block_state20_pp1_stage0_iter8();
    void thread_ap_block_state21_pp1_stage0_iter9();
    void thread_ap_block_state22_pp1_stage0_iter10();
    void thread_ap_block_state23_pp1_stage0_iter11();
    void thread_ap_block_state24_pp1_stage0_iter12();
    void thread_ap_block_state25_pp1_stage0_iter13();
    void thread_ap_block_state26_pp1_stage0_iter14();
    void thread_ap_block_state27_pp1_stage0_iter15();
    void thread_ap_block_state28_pp1_stage0_iter16();
    void thread_ap_block_state29_pp1_stage0_iter17();
    void thread_ap_block_state30_pp1_stage0_iter18();
    void thread_ap_block_state31_pp1_stage0_iter19();
    void thread_ap_block_state32_pp1_stage0_iter20();
    void thread_ap_block_state33_pp1_stage0_iter21();
    void thread_ap_block_state34_pp1_stage0_iter22();
    void thread_ap_block_state35_pp1_stage0_iter23();
    void thread_ap_block_state36_pp1_stage0_iter24();
    void thread_ap_block_state37_pp1_stage0_iter25();
    void thread_ap_block_state38_pp1_stage0_iter26();
    void thread_ap_block_state39_pp1_stage0_iter27();
    void thread_ap_block_state40_pp1_stage0_iter28();
    void thread_ap_block_state41_pp1_stage0_iter29();
    void thread_ap_block_state42_pp1_stage0_iter30();
    void thread_ap_block_state43_pp1_stage0_iter31();
    void thread_ap_block_state44_pp1_stage0_iter32();
    void thread_ap_block_state45_pp1_stage0_iter33();
    void thread_ap_block_state46_pp1_stage0_iter34();
    void thread_ap_block_state47_pp1_stage0_iter35();
    void thread_ap_block_state48_pp1_stage0_iter36();
    void thread_ap_block_state49_pp1_stage0_iter37();
    void thread_ap_block_state52();
    void thread_ap_block_state8();
    void thread_ap_condition_842();
    void thread_ap_condition_pp1_exit_iter0_state12();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_quadrant_index_0_phi_fu_249_p4();
    void thread_ap_predicate_op117_read_state8();
    void thread_ap_predicate_op232_read_state52();
    void thread_ap_ready();
    void thread_grp_bitwise_and_fu_403_ap_start();
    void thread_grp_fu_413_p2();
    void thread_grp_fu_591_p0();
    void thread_grp_fu_591_p1();
    void thread_grp_fu_591_p10();
    void thread_h_1_fu_634_p2();
    void thread_h_fu_490_p2();
    void thread_i_3_fu_555_p2();
    void thread_i_fu_437_p2();
    void thread_icmp_ln13_fu_419_p2();
    void thread_icmp_ln16_fu_431_p2();
    void thread_icmp_ln21_fu_462_p2();
    void thread_icmp_ln23_fu_479_p2();
    void thread_icmp_ln26_fu_484_p2();
    void thread_icmp_ln27_fu_496_p2();
    void thread_icmp_ln44_fu_549_p2();
    void thread_icmp_ln45_fu_566_p2();
    void thread_icmp_ln49_fu_606_p2();
    void thread_icmp_ln51_fu_623_p2();
    void thread_icmp_ln54_fu_628_p2();
    void thread_icmp_ln55_fu_640_p2();
    void thread_icmp_ln895_1_fu_536_p2();
    void thread_opened_data_V_read();
    void thread_p_v_1_fu_612_p2();
    void thread_p_v_fu_468_p2();
    void thread_quadrant_space_address0();
    void thread_quadrant_space_ce0();
    void thread_quadrant_space_d0();
    void thread_quadrant_space_we0();
    void thread_quadrant_weed_V_address0();
    void thread_quadrant_weed_V_ce0();
    void thread_quadrant_weed_V_ce1();
    void thread_quadrant_weed_V_d0();
    void thread_quadrant_weed_V_d1();
    void thread_quadrant_weed_V_we0();
    void thread_quadrant_weed_V_we1();
    void thread_seg_index_fu_425_p2();
    void thread_segments_address0();
    void thread_segments_address1();
    void thread_segments_ce0();
    void thread_segments_ce1();
    void thread_select_ln34_fu_517_p3();
    void thread_select_ln61_fu_656_p3();
    void thread_shl_ln_fu_572_p3();
    void thread_trunc_ln26_fu_507_p1();
    void thread_trunc_ln54_fu_646_p1();
    void thread_v_1_fu_618_p2();
    void thread_v_fu_474_p2();
    void thread_weed_mask_out_data_V_din();
    void thread_weed_mask_out_data_V_i_blk_n();
    void thread_weed_mask_out_data_V_read();
    void thread_weed_mask_out_data_V_write();
    void thread_weed_mask_tmp_data_V_blk_n();
    void thread_weed_mask_tmp_data_V_read();
    void thread_zext_ln17_fu_443_p1();
    void thread_zext_ln20_fu_449_p1();
    void thread_zext_ln21_fu_458_p1();
    void thread_zext_ln22_fu_454_p1();
    void thread_zext_ln30_fu_502_p1();
    void thread_zext_ln34_fu_525_p1();
    void thread_zext_ln45_fu_561_p1();
    void thread_zext_ln49_fu_602_p1();
    void thread_zext_ln61_fu_664_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
