{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640879845634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640879845639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 23:57:25 2021 " "Processing started: Thu Dec 30 23:57:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640879845639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879845639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MYCPU -c MYCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MYCPU -c MYCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879845639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640879845935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640879845935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "G:/computer/MYCPU/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "G:/computer/MYCPU/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romip1.v 1 1 " "Found 1 design units, including 1 entities, in source file romip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIP1 " "Found entity 1: ROMIP1" {  } { { "ROMIP1.v" "" { Text "G:/computer/MYCPU/ROMIP1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romip.v 1 1 " "Found 1 design units, including 1 entities, in source file romip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIP " "Found entity 1: ROMIP" {  } { { "ROMIP.v" "" { Text "G:/computer/MYCPU/ROMIP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram.v 1 1 " "Found 1 design units, including 1 entities, in source file myram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyRAM " "Found entity 1: MyRAM" {  } { { "MyRAM.v" "" { Text "G:/computer/MYCPU/MyRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UPC " "Found entity 1: UPC" {  } { { "UPC.bdf" "" { Schematic "G:/computer/MYCPU/UPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step " "Found entity 1: step" {  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.bdf" "" { Schematic "G:/computer/MYCPU/ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsmd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regsmd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGSMD " "Found entity 1: REGSMD" {  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mycpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MYCPU " "Found entity 1: MYCPU" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mc " "Found entity 1: mc" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "G:/computer/MYCPU/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "G:/computer/MYCPU/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoderb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoderB " "Found entity 1: decoderB" {  } { { "decoderB.bdf" "" { Schematic "G:/computer/MYCPU/decoderB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoderA " "Found entity 1: decoderA" {  } { { "decoderA.bdf" "" { Schematic "G:/computer/MYCPU/decoderA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmotdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmotdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CmotDemo " "Found entity 1: CmotDemo" {  } { { "CmotDemo.bdf" "" { Schematic "G:/computer/MYCPU/CmotDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_alu " "Found entity 1: my_alu" {  } { { "my_alu.v" "" { Text "G:/computer/MYCPU/my_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mycounter.v(10) " "Verilog HDL information at Mycounter.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Mycounter.v" "" { Text "G:/computer/MYCPU/Mycounter.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640879853866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file mycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mycounter " "Found entity 1: Mycounter" {  } { { "Mycounter.v" "" { Text "G:/computer/MYCPU/Mycounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879853866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879853866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879854160 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879854160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879854160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romnew.v 1 1 " "Found 1 design units, including 1 entities, in source file romnew.v" { { "Info" "ISGN_ENTITY_NAME" "1 romnew " "Found entity 1: romnew" {  } { { "romnew.v" "" { Text "G:/computer/MYCPU/romnew.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879854162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879854162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.v" "" { Text "G:/computer/MYCPU/ROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879854164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879854164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romm.v 1 1 " "Found 1 design units, including 1 entities, in source file romm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMm " "Found entity 1: ROMm" {  } { { "ROMm.v" "" { Text "G:/computer/MYCPU/ROMm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879854166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879854166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MYCPU " "Elaborating entity \"MYCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640879854195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND instg " "Primitive \"GND\" of instance \"instg\" not used" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 808 920 952 840 "instg" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640879854198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst8 " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst8\"" {  } { { "MYCPU.bdf" "inst8" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 64 192 360 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854208 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R1\[7..0\] " "Pin \"R1\[7..0\]\" is missing source" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 456 488 664 472 "R1\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1640879854210 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R2\[7..0\] " "Pin \"R2\[7..0\]\" is missing source" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 496 488 664 512 "R2\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1640879854210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_alu ALU_MD:inst8\|my_alu:inst12 " "Elaborating entity \"my_alu\" for hierarchy \"ALU_MD:inst8\|my_alu:inst12\"" {  } { { "ALU_MD.bdf" "inst12" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 176 976 1128 320 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH ALU_MD:inst8\|LPM_LATCH:inst8 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"ALU_MD:inst8\|LPM_LATCH:inst8\"" {  } { { "ALU_MD.bdf" "inst8" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst8\|LPM_LATCH:inst8 " "Elaborated megafunction instantiation \"ALU_MD:inst8\|LPM_LATCH:inst8\"" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst8\|LPM_LATCH:inst8 " "Instantiated megafunction \"ALU_MD:inst8\|LPM_LATCH:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854241 ""}  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640879854241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 ALU_MD:inst8\|lpm_bustri0:inst2 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"ALU_MD:inst8\|lpm_bustri0:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 32 544 624 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854262 ""}  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640879854262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst8\|LDR0_2:inst " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst8\|LDR0_2:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 104 168 288 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M ALU_MD:inst8\|LDR0_2:inst\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"ALU_MD:inst8\|LDR0_2:inst\|74139M:inst\"" {  } { { "LDR0_2.bdf" "inst" { Schematic "G:/computer/MYCPU/LDR0_2.bdf" { { 88 288 392 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst8\|LDR0_2:inst\|74139M:inst " "Elaborated megafunction instantiation \"ALU_MD:inst8\|LDR0_2:inst\|74139M:inst\"" {  } { { "LDR0_2.bdf" "" { Schematic "G:/computer/MYCPU/LDR0_2.bdf" { { 88 288 392 184 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst8\|REG0_2:inst1 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst8\|REG0_2:inst1\"" {  } { { "ALU_MD.bdf" "inst1" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 72 336 480 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPC UPC:inst1 " "Elaborating entity \"UPC\" for hierarchy \"UPC:inst1\"" {  } { { "MYCPU.bdf" "inst1" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 56 728 872 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C UPC:inst1\|decoder_C:inst1 " "Elaborating entity \"decoder_C\" for hierarchy \"UPC:inst1\|decoder_C:inst1\"" {  } { { "UPC.bdf" "inst1" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 248 336 432 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 UPC:inst1\|decoder_C:inst1\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"UPC:inst1\|decoder_C:inst1\|74138:inst\"" {  } { { "decoder_C.bdf" "inst" { Schematic "G:/computer/MYCPU/decoder_C.bdf" { { 368 1128 1248 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|decoder_C:inst1\|74138:inst " "Elaborated megafunction instantiation \"UPC:inst1\|decoder_C:inst1\|74138:inst\"" {  } { { "decoder_C.bdf" "" { Schematic "G:/computer/MYCPU/decoder_C.bdf" { { 368 1128 1248 528 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMm UPC:inst1\|ROMm:inst999 " "Elaborating entity \"ROMm\" for hierarchy \"UPC:inst1\|ROMm:inst999\"" {  } { { "UPC.bdf" "inst999" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 56 816 1000 136 "inst999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\"" {  } { { "ROMm.v" "altsyncram_component" { Text "G:/computer/MYCPU/ROMm.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\"" {  } { { "ROMm.v" "" { Text "G:/computer/MYCPU/ROMm.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component " "Instantiated megafunction \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uPC.mif " "Parameter \"init_file\" = \"uPC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROMm " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROMm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854390 ""}  } { { "ROMm.v" "" { Text "G:/computer/MYCPU/ROMm.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640879854390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhd1 " "Found entity 1: altsyncram_hhd1" {  } { { "db/altsyncram_hhd1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879854428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879854428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhd1 UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated " "Elaborating entity \"altsyncram_hhd1\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/computer/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rte2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rte2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rte2 " "Found entity 1: altsyncram_rte2" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879854473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879854473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rte2 UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1 " "Elaborating entity \"altsyncram_rte2\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\"" {  } { { "db/altsyncram_hhd1.tdf" "altsyncram1" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854474 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 25 G:/computer/MYCPU/uPC.mif " "Memory depth (64) in the design file differs from memory depth (25) in the Memory Initialization File \"G:/computer/MYCPU/uPC.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ROMm.v" "" { Text "G:/computer/MYCPU/ROMm.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1640879854477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hhd1.tdf" "mgl_prim2" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hhd1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928877 " "Parameter \"NODE_NAME\" = \"1380928877\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879854615 ""}  } { { "db/altsyncram_hhd1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640879854615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "e:/computer/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/computer/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "e:/computer/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879854982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc UPC:inst1\|mc:inst2 " "Elaborating entity \"mc\" for hierarchy \"UPC:inst1\|mc:inst2\"" {  } { { "UPC.bdf" "inst2" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 48 560 696 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmotDemo UPC:inst1\|CmotDemo:inst " "Elaborating entity \"CmotDemo\" for hierarchy \"UPC:inst1\|CmotDemo:inst\"" {  } { { "UPC.bdf" "inst" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 40 280 416 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D UPC:inst1\|decoder_D:inst9 " "Elaborating entity \"decoder_D\" for hierarchy \"UPC:inst1\|decoder_D:inst9\"" {  } { { "UPC.bdf" "inst9" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 400 944 1040 528 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderA UPC:inst1\|decoderA:inst7 " "Elaborating entity \"decoderA\" for hierarchy \"UPC:inst1\|decoderA:inst7\"" {  } { { "UPC.bdf" "inst7" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 400 712 808 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855040 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "decoderA.bdf" "" { Schematic "G:/computer/MYCPU/decoderA.bdf" { { 176 400 448 208 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640879855041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderB UPC:inst1\|decoderB:inst8 " "Elaborating entity \"decoderB\" for hierarchy \"UPC:inst1\|decoderB:inst8\"" {  } { { "UPC.bdf" "inst8" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 256 528 624 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step step:inst3 " "Elaborating entity \"step\" for hierarchy \"step:inst3\"" {  } { { "MYCPU.bdf" "inst3" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 352 120 216 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGSMD REGSMD:inst2 " "Elaborating entity \"REGSMD\" for hierarchy \"REGSMD:inst2\"" {  } { { "MYCPU.bdf" "inst2" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 432 352 528 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH REGSMD:inst2\|LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"REGSMD:inst2\|LPM_LATCH:inst6\"" {  } { { "REGSMD.bdf" "inst6" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGSMD:inst2\|LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"REGSMD:inst2\|LPM_LATCH:inst6\"" {  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGSMD:inst2\|LPM_LATCH:inst6 " "Instantiated megafunction \"REGSMD:inst2\|LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855064 ""}  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640879855064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mycounter REGSMD:inst2\|Mycounter:inst3 " "Elaborating entity \"Mycounter\" for hierarchy \"REGSMD:inst2\|Mycounter:inst3\"" {  } { { "REGSMD.bdf" "inst3" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 424 312 472 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mycounter.v(22) " "Verilog HDL assignment warning at Mycounter.v(22): truncated value with size 32 to match size of target (8)" {  } { { "Mycounter.v" "" { Text "G:/computer/MYCPU/Mycounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640879855067 "|MYCPU|REGSMD:inst2|Mycounter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyRAM MyRAM:inst6 " "Elaborating entity \"MyRAM\" for hierarchy \"MyRAM:inst6\"" {  } { { "MYCPU.bdf" "inst6" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 448 656 832 560 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyRAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyRAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "MyRAM.v" "altsyncram_component" { Text "G:/computer/MYCPU/MyRAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyRAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyRAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "MyRAM.v" "" { Text "G:/computer/MYCPU/MyRAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyRAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyRAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MYCPU.mif " "Parameter \"init_file\" = \"MYCPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879855093 ""}  } { { "MyRAM.v" "" { Text "G:/computer/MYCPU/MyRAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640879855093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90k1 " "Found entity 1: altsyncram_90k1" {  } { { "db/altsyncram_90k1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_90k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879855130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879855130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_90k1 MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated " "Elaborating entity \"altsyncram_90k1\" for hierarchy \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/computer/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879855130 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640879855288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.30.23:57:38 Progress: Loading sld76a2780c/alt_sld_fab_wrapper_hw.tcl " "2021.12.30.23:57:38 Progress: Loading sld76a2780c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879858526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879861019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879861134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879864230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879864321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879864413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879864524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879864528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879864529 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640879865218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld76a2780c/alt_sld_fab.v" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879865386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879865386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879865449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879865449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879865451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879865451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879865504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879865504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879865568 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879865568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879865568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640879865626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879865626 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\] BUS\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"BUS\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\] BUS\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"BUS\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[5\] BUS\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"BUS\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\] BUS\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"BUS\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\] BUS\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"BUS\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\] BUS\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"BUS\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\] BUS\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"BUS\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\] BUS\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"BUS\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640879866663 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1640879866663 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[7\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"inst5\[7\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[6\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"inst5\[6\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[5\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"inst5\[5\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[4\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"inst5\[4\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[3\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"inst5\[3\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[2\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"inst5\[2\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[1\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"inst5\[1\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[0\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst5\[0\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640879866665 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1640879866665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[7\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[6\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[5\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[4\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[3\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[2\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[1\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[0\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[7\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[6\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866666 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[5\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[4\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[3\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[2\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[1\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[0\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[7\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[6\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[5\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[4\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[3\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[2\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[1\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[0\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640879866667 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640879866667 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst5 UPC:inst1\|mc:inst2\|inst5~_emulated UPC:inst1\|mc:inst2\|inst5~1 " "Register \"UPC:inst1\|mc:inst2\|inst5\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst5~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst5~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 224 696 760 304 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640879866668 "|MYCPU|UPC:inst1|mc:inst2|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst4 UPC:inst1\|mc:inst2\|inst4~_emulated UPC:inst1\|mc:inst2\|inst4~1 " "Register \"UPC:inst1\|mc:inst2\|inst4\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst4~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst4~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 120 696 760 200 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640879866668 "|MYCPU|UPC:inst1|mc:inst2|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst3 UPC:inst1\|mc:inst2\|inst3~_emulated UPC:inst1\|mc:inst2\|inst3~1 " "Register \"UPC:inst1\|mc:inst2\|inst3\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst3~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst3~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 320 496 560 400 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640879866668 "|MYCPU|UPC:inst1|mc:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst2 UPC:inst1\|mc:inst2\|inst2~_emulated UPC:inst1\|mc:inst2\|inst2~1 " "Register \"UPC:inst1\|mc:inst2\|inst2\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst2~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst2~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 224 496 560 304 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640879866668 "|MYCPU|UPC:inst1|mc:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst1 UPC:inst1\|mc:inst2\|inst1~_emulated UPC:inst1\|mc:inst2\|inst1~1 " "Register \"UPC:inst1\|mc:inst2\|inst1\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst1~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst1~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 120 496 560 200 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640879866668 "|MYCPU|UPC:inst1|mc:inst2|inst1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1640879866668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879866860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/computer/MYCPU/output_files/MYCPU.map.smsg " "Generated suppressed messages file G:/computer/MYCPU/output_files/MYCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879867638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640879868267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640879868267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "954 " "Implemented 954 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640879868338 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640879868338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "779 " "Implemented 779 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640879868338 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640879868338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640879868338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640879868354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 23:57:48 2021 " "Processing ended: Thu Dec 30 23:57:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640879868354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640879868354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640879868354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640879868354 ""}
