Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:41:44 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fn1_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------------+
|                          Instance                          |                                 Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------------+
| bd_0_wrapper                                               |                                                                  (top) |     135702 |     132935 |       0 | 2767 | 131641 |      0 |      0 |         96 |
|   bd_0_i                                                   |                                                                   bd_0 |     135702 |     132935 |       0 | 2767 | 131641 |      0 |      0 |         96 |
|     hls_inst                                               |                                                        bd_0_hls_inst_0 |     135702 |     132935 |       0 | 2767 | 131641 |      0 |      0 |         96 |
|       inst                                                 |                                                    bd_0_hls_inst_0_fn1 |     135702 |     132935 |       0 | 2767 | 131641 |      0 |      0 |         96 |
|         (inst)                                             |                                                    bd_0_hls_inst_0_fn1 |       2086 |       2086 |       0 |    0 |   6719 |      0 |      0 |          2 |
|         dadddsub_64ns_64ns_64_16_full_dsp_1_U176           |                bd_0_hls_inst_0_fn1_dadddsub_64ns_64ns_64_16_full_dsp_1 |        871 |        782 |       0 |   89 |   1000 |      0 |      0 |          3 |
|           (dadddsub_64ns_64ns_64_16_full_dsp_1_U176)       |                bd_0_hls_inst_0_fn1_dadddsub_64ns_64ns_64_16_full_dsp_1 |        176 |        176 |       0 |    0 |    129 |      0 |      0 |          0 |
|           fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip_u     |             bd_0_hls_inst_0_fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip |        695 |        606 |       0 |   89 |    871 |      0 |      0 |          3 |
|             (fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip_u) |             bd_0_hls_inst_0_fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized9 |        695 |        606 |       0 |   89 |    871 |      0 |      0 |          3 |
|         ddiv_64ns_64ns_64_59_no_dsp_1_U178                 |                      bd_0_hls_inst_0_fn1_ddiv_64ns_64ns_64_59_no_dsp_1 |       3249 |       3144 |       0 |  105 |   6162 |      0 |      0 |          0 |
|           (ddiv_64ns_64ns_64_59_no_dsp_1_U178)             |                      bd_0_hls_inst_0_fn1_ddiv_64ns_64ns_64_59_no_dsp_1 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |          0 |
|           fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u           |                   bd_0_hls_inst_0_fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip |       3249 |       3144 |       0 |  105 |   6034 |      0 |      0 |          0 |
|             (fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u)       |                   bd_0_hls_inst_0_fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                bd_0_hls_inst_0_floating_point_v7_1_16__parameterized11 |       3249 |       3144 |       0 |  105 |   6034 |      0 |      0 |          0 |
|         dmul_64ns_64ns_64_14_full_dsp_1_U177               |                    bd_0_hls_inst_0_fn1_dmul_64ns_64ns_64_14_full_dsp_1 |        255 |        130 |       0 |  125 |    539 |      0 |      0 |         10 |
|           (dmul_64ns_64ns_64_14_full_dsp_1_U177)           |                    bd_0_hls_inst_0_fn1_dmul_64ns_64ns_64_14_full_dsp_1 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |          0 |
|           fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u         |                 bd_0_hls_inst_0_fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip |        255 |        130 |       0 |  125 |    411 |      0 |      0 |         10 |
|             (fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip_u)     |                 bd_0_hls_inst_0_fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                bd_0_hls_inst_0_floating_point_v7_1_16__parameterized10 |        255 |        130 |       0 |  125 |    411 |      0 |      0 |         10 |
|         faddfsub_32ns_32ns_32_10_full_dsp_1_U170           |                bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1 |        421 |        418 |       0 |    3 |    363 |      0 |      0 |          2 |
|           (faddfsub_32ns_32ns_32_10_full_dsp_1_U170)       |                bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1 |        226 |        226 |       0 |    0 |     98 |      0 |      0 |          0 |
|           fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u     |         bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_779 |        195 |        192 |       0 |    3 |    265 |      0 |      0 |          2 |
|             (fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u) |         bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_779 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |              bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__1 |        195 |        192 |       0 |    3 |    265 |      0 |      0 |          2 |
|         faddfsub_32ns_32ns_32_10_full_dsp_1_U245           |              bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_0 |        193 |        190 |       0 |    3 |    330 |      0 |      0 |          2 |
|           (faddfsub_32ns_32ns_32_10_full_dsp_1_U245)       |              bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_0 |          0 |          0 |       0 |    0 |     65 |      0 |      0 |          0 |
|           fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u     |             bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip |        193 |        190 |       0 |    3 |    265 |      0 |      0 |          2 |
|             (fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u) |             bd_0_hls_inst_0_fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4 |        193 |        190 |       0 |    3 |    265 |      0 |      0 |          2 |
|         fdiv_32ns_32ns_32_30_no_dsp_1_U171                 |                      bd_0_hls_inst_0_fn1_fdiv_32ns_32ns_32_30_no_dsp_1 |        800 |        764 |       0 |   36 |   1444 |      0 |      0 |          0 |
|           (fdiv_32ns_32ns_32_30_no_dsp_1_U171)             |                      bd_0_hls_inst_0_fn1_fdiv_32ns_32ns_32_30_no_dsp_1 |         16 |         16 |       0 |    0 |     64 |      0 |      0 |          0 |
|           fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u           |                   bd_0_hls_inst_0_fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip |        784 |        748 |       0 |   36 |   1380 |      0 |      0 |          0 |
|             (fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u)       |                   bd_0_hls_inst_0_fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized5 |        784 |        748 |       0 |   36 |   1380 |      0 |      0 |          0 |
|         fmul_32ns_32ns_32_8_max_dsp_1_U246                 |                      bd_0_hls_inst_0_fn1_fmul_32ns_32ns_32_8_max_dsp_1 |         83 |         83 |       0 |    0 |    191 |      0 |      0 |          3 |
|           (fmul_32ns_32ns_32_8_max_dsp_1_U246)             |                      bd_0_hls_inst_0_fn1_fmul_32ns_32ns_32_8_max_dsp_1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |          0 |
|           fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip_u           |                   bd_0_hls_inst_0_fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip |         83 |         83 |       0 |    0 |    127 |      0 |      0 |          3 |
|             (fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip_u)       |                   bd_0_hls_inst_0_fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                bd_0_hls_inst_0_floating_point_v7_1_16__parameterized13 |         83 |         83 |       0 |    0 |    127 |      0 |      0 |          3 |
|         fpext_32ns_64_4_no_dsp_1_U175                      |                           bd_0_hls_inst_0_fn1_fpext_32ns_64_4_no_dsp_1 |         32 |         32 |       0 |    0 |    130 |      0 |      0 |          0 |
|           (fpext_32ns_64_4_no_dsp_1_U175)                  |                           bd_0_hls_inst_0_fn1_fpext_32ns_64_4_no_dsp_1 |         16 |         16 |       0 |    0 |     32 |      0 |      0 |          0 |
|           fn1_fpext_32ns_64_4_no_dsp_1_ip_u                |                        bd_0_hls_inst_0_fn1_fpext_32ns_64_4_no_dsp_1_ip |         16 |         16 |       0 |    0 |     98 |      0 |      0 |          0 |
|             (fn1_fpext_32ns_64_4_no_dsp_1_ip_u)            |                        bd_0_hls_inst_0_fn1_fpext_32ns_64_4_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized8 |         16 |         16 |       0 |    0 |     98 |      0 |      0 |          0 |
|         grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492           |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_264_2 |      16362 |      16178 |       0 |  184 |  14005 |      0 |      0 |          9 |
|           (grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492)       |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_264_2 |        251 |        251 |       0 |    0 |    672 |      0 |      0 |          1 |
|           flow_control_loop_pipe_sequential_init_U         |         bd_0_hls_inst_0_fn1_flow_control_loop_pipe_sequential_init_490 |        108 |        108 |       0 |    0 |      2 |      0 |      0 |          0 |
|           mul_64s_18s_64_5_1_U2                            |                             bd_0_hls_inst_0_fn1_mul_64s_18s_64_5_1_491 |          8 |          8 |       0 |    0 |     68 |      0 |      0 |          4 |
|           mul_64s_8s_64_5_1_U1                             |                                  bd_0_hls_inst_0_fn1_mul_64s_8s_64_5_1 |         37 |         37 |       0 |    0 |     68 |      0 |      0 |          4 |
|           sdiv_33s_34ns_34_37_1_U5                         |                              bd_0_hls_inst_0_fn1_sdiv_33s_34ns_34_37_1 |       1791 |       1728 |       0 |   63 |   2305 |      0 |      0 |          0 |
|             (sdiv_33s_34ns_34_37_1_U5)                     |                              bd_0_hls_inst_0_fn1_sdiv_33s_34ns_34_37_1 |          1 |          1 |       0 |    0 |     59 |      0 |      0 |          0 |
|             fn1_sdiv_33s_34ns_34_37_1_divider_u            |                      bd_0_hls_inst_0_fn1_sdiv_33s_34ns_34_37_1_divider |       1790 |       1727 |       0 |   63 |   2246 |      0 |      0 |          0 |
|           srem_64ns_18s_18_68_1_U3                         |                              bd_0_hls_inst_0_fn1_srem_64ns_18s_18_68_1 |       5402 |       5307 |       0 |   95 |   4705 |      0 |      0 |          0 |
|             (srem_64ns_18s_18_68_1_U3)                     |                              bd_0_hls_inst_0_fn1_srem_64ns_18s_18_68_1 |          0 |          0 |       0 |    0 |    100 |      0 |      0 |          0 |
|             fn1_srem_64ns_18s_18_68_1_divider_u            |                      bd_0_hls_inst_0_fn1_srem_64ns_18s_18_68_1_divider |       5402 |       5307 |       0 |   95 |   4605 |      0 |      0 |          0 |
|           udiv_64ns_64s_8_68_1_U8                          |                               bd_0_hls_inst_0_fn1_udiv_64ns_64s_8_68_1 |       8011 |       8004 |       0 |    7 |   5206 |      0 |      0 |          0 |
|             (udiv_64ns_64s_8_68_1_U8)                      |                               bd_0_hls_inst_0_fn1_udiv_64ns_64s_8_68_1 |          7 |          0 |       0 |    7 |     20 |      0 |      0 |          0 |
|             fn1_udiv_64ns_64s_8_68_1_divider_u             |                       bd_0_hls_inst_0_fn1_udiv_64ns_64s_8_68_1_divider |       8004 |       8004 |       0 |    0 |   5186 |      0 |      0 |          0 |
|           urem_16ns_17ns_17_20_1_U7                        |                         bd_0_hls_inst_0_fn1_urem_16ns_17ns_17_20_1_492 |        409 |        394 |       0 |   15 |    563 |      0 |      0 |          0 |
|             (urem_16ns_17ns_17_20_1_U7)                    |                         bd_0_hls_inst_0_fn1_urem_16ns_17ns_17_20_1_492 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |          0 |
|             fn1_urem_16ns_17ns_17_20_1_divider_u           |                 bd_0_hls_inst_0_fn1_urem_16ns_17ns_17_20_1_divider_493 |        409 |        394 |       0 |   15 |    529 |      0 |      0 |          0 |
|           urem_5ns_64ns_17_9_1_U6                          |                               bd_0_hls_inst_0_fn1_urem_5ns_64ns_17_9_1 |        345 |        341 |       0 |    4 |    416 |      0 |      0 |          0 |
|             (urem_5ns_64ns_17_9_1_U6)                      |                               bd_0_hls_inst_0_fn1_urem_5ns_64ns_17_9_1 |          0 |          0 |       0 |    0 |     70 |      0 |      0 |          0 |
|             fn1_urem_5ns_64ns_17_9_1_divider_u             |                       bd_0_hls_inst_0_fn1_urem_5ns_64ns_17_9_1_divider |        345 |        341 |       0 |    4 |    346 |      0 |      0 |          0 |
|         grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512           |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_287_3 |       7028 |       6853 |       0 |  175 |   5022 |      0 |      0 |          0 |
|           (grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512)       |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_287_3 |         85 |         85 |       0 |    0 |    290 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U         |         bd_0_hls_inst_0_fn1_flow_control_loop_pipe_sequential_init_489 |         53 |         53 |       0 |    0 |      2 |      0 |      0 |          0 |
|           udiv_64ns_18ns_56_68_1_U33                       |                             bd_0_hls_inst_0_fn1_udiv_64ns_18ns_56_68_1 |       6829 |       6654 |       0 |  175 |   4606 |      0 |      0 |          0 |
|             (udiv_64ns_18ns_56_68_1_U33)                   |                             bd_0_hls_inst_0_fn1_udiv_64ns_18ns_56_68_1 |         55 |          0 |       0 |   55 |     20 |      0 |      0 |          0 |
|             fn1_udiv_64ns_18ns_56_68_1_divider_u           |                     bd_0_hls_inst_0_fn1_udiv_64ns_18ns_56_68_1_divider |       6774 |       6654 |       0 |  120 |   4586 |      0 |      0 |          0 |
|           urem_1ns_58ns_1_5_seq_1_U34                      |                            bd_0_hls_inst_0_fn1_urem_1ns_58ns_1_5_seq_1 |         61 |         61 |       0 |    0 |    124 |      0 |      0 |          0 |
|             (urem_1ns_58ns_1_5_seq_1_U34)                  |                            bd_0_hls_inst_0_fn1_urem_1ns_58ns_1_5_seq_1 |          1 |          1 |       0 |    0 |     61 |      0 |      0 |          0 |
|             fn1_urem_1ns_58ns_1_5_seq_1_divseq_u           |                     bd_0_hls_inst_0_fn1_urem_1ns_58ns_1_5_seq_1_divseq |         60 |         60 |       0 |    0 |     63 |      0 |      0 |          0 |
|         grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523           |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_302_4 |      13975 |      13762 |       0 |  213 |  14781 |      0 |      0 |          3 |
|           (grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523)       |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_302_4 |        526 |        526 |       0 |    0 |   1067 |      0 |      0 |          1 |
|           flow_control_loop_pipe_sequential_init_U         |         bd_0_hls_inst_0_fn1_flow_control_loop_pipe_sequential_init_448 |        136 |        136 |       0 |    0 |      2 |      0 |      0 |          0 |
|           lshr_121ns_32ns_121_7_1_U52                      |                        bd_0_hls_inst_0_fn1_lshr_121ns_32ns_121_7_1_449 |         21 |         10 |       0 |   11 |     24 |      0 |      0 |          0 |
|           mul_32s_9s_32_5_1_U47                            |                                  bd_0_hls_inst_0_fn1_mul_32s_9s_32_5_1 |          0 |          0 |       0 |    0 |     17 |      0 |      0 |          2 |
|           sdiv_33ns_64ns_64_37_1_U51                       |                             bd_0_hls_inst_0_fn1_sdiv_33ns_64ns_64_37_1 |       3292 |       3249 |       0 |   43 |   3312 |      0 |      0 |          0 |
|             (sdiv_33ns_64ns_64_37_1_U51)                   |                             bd_0_hls_inst_0_fn1_sdiv_33ns_64ns_64_37_1 |        144 |        144 |       0 |    0 |    128 |      0 |      0 |          0 |
|             fn1_sdiv_33ns_64ns_64_37_1_divider_u           |                     bd_0_hls_inst_0_fn1_sdiv_33ns_64ns_64_37_1_divider |       3148 |       3105 |       0 |   43 |   3184 |      0 |      0 |          0 |
|           shl_121ns_32ns_121_7_1_U53                       |                         bd_0_hls_inst_0_fn1_shl_121ns_32ns_121_7_1_450 |        218 |        154 |       0 |   64 |    228 |      0 |      0 |          0 |
|           sitodp_32ns_64_7_no_dsp_1_U46                    |                          bd_0_hls_inst_0_fn1_sitodp_32ns_64_7_no_dsp_1 |        174 |        173 |       0 |    1 |    276 |      0 |      0 |          0 |
|             (sitodp_32ns_64_7_no_dsp_1_U46)                |                          bd_0_hls_inst_0_fn1_sitodp_32ns_64_7_no_dsp_1 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |          0 |
|             fn1_sitodp_32ns_64_7_no_dsp_1_ip_u             |                       bd_0_hls_inst_0_fn1_sitodp_32ns_64_7_no_dsp_1_ip |        174 |        173 |       0 |    1 |    244 |      0 |      0 |          0 |
|           udiv_17ns_64ns_64_21_1_U50                       |                             bd_0_hls_inst_0_fn1_udiv_17ns_64ns_64_21_1 |       1338 |       1322 |       0 |   16 |   1417 |      0 |      0 |          0 |
|             (udiv_17ns_64ns_64_21_1_U50)                   |                             bd_0_hls_inst_0_fn1_udiv_17ns_64ns_64_21_1 |         16 |          0 |       0 |   16 |     65 |      0 |      0 |          0 |
|             fn1_udiv_17ns_64ns_64_21_1_divider_u           |                     bd_0_hls_inst_0_fn1_udiv_17ns_64ns_64_21_1_divider |       1322 |       1322 |       0 |    0 |   1352 |      0 |      0 |          0 |
|           urem_16ns_10ns_16_20_1_U49                       |                             bd_0_hls_inst_0_fn1_urem_16ns_10ns_16_20_1 |        140 |        124 |       0 |   16 |    116 |      0 |      0 |          0 |
|             (urem_16ns_10ns_16_20_1_U49)                   |                             bd_0_hls_inst_0_fn1_urem_16ns_10ns_16_20_1 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |          0 |
|             fn1_urem_16ns_10ns_16_20_1_divider_u           |                     bd_0_hls_inst_0_fn1_urem_16ns_10ns_16_20_1_divider |        140 |        124 |       0 |   16 |    108 |      0 |      0 |          0 |
|           urem_64s_64ns_64_68_1_U48                        |                          bd_0_hls_inst_0_fn1_urem_64s_64ns_64_68_1_451 |       8130 |       8068 |       0 |   62 |   8322 |      0 |      0 |          0 |
|             (urem_64s_64ns_64_68_1_U48)                    |                          bd_0_hls_inst_0_fn1_urem_64s_64ns_64_68_1_451 |          0 |          0 |       0 |    0 |    129 |      0 |      0 |          0 |
|             fn1_urem_64s_64ns_64_68_1_divider_u            |                  bd_0_hls_inst_0_fn1_urem_64s_64ns_64_68_1_divider_452 |       8130 |       8068 |       0 |   62 |   8193 |      0 |      0 |          0 |
|         grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547           |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_334_5 |      23383 |      22984 |       0 |  399 |  18588 |      0 |      0 |          0 |
|           (grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547)       |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_334_5 |        268 |        268 |       0 |    0 |    852 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U         |         bd_0_hls_inst_0_fn1_flow_control_loop_pipe_sequential_init_389 |        119 |        119 |       0 |    0 |      2 |      0 |      0 |          0 |
|           lshr_169ns_32ns_169_7_1_U86                      |                        bd_0_hls_inst_0_fn1_lshr_169ns_32ns_169_7_1_390 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |          0 |
|           shl_169ns_32ns_169_7_1_U87                       |                         bd_0_hls_inst_0_fn1_shl_169ns_32ns_169_7_1_391 |        391 |        327 |       0 |   64 |    276 |      0 |      0 |          0 |
|           udiv_13ns_17ns_13_17_1_U91                       |                             bd_0_hls_inst_0_fn1_udiv_13ns_17ns_13_17_1 |        313 |        289 |       0 |   24 |    409 |      0 |      0 |          0 |
|             (udiv_13ns_17ns_13_17_1_U91)                   |                             bd_0_hls_inst_0_fn1_udiv_13ns_17ns_13_17_1 |         12 |          0 |       0 |   12 |     19 |      0 |      0 |          0 |
|             fn1_udiv_13ns_17ns_13_17_1_divider_u           |                     bd_0_hls_inst_0_fn1_udiv_13ns_17ns_13_17_1_divider |        301 |        289 |       0 |   12 |    390 |      0 |      0 |          0 |
|           udiv_16ns_64ns_17_20_1_U90                       |                             bd_0_hls_inst_0_fn1_udiv_16ns_64ns_17_20_1 |       1266 |       1236 |       0 |   30 |   1332 |      0 |      0 |          0 |
|             (udiv_16ns_64ns_17_20_1_U90)                   |                             bd_0_hls_inst_0_fn1_udiv_16ns_64ns_17_20_1 |         15 |          0 |       0 |   15 |     66 |      0 |      0 |          0 |
|             fn1_udiv_16ns_64ns_17_20_1_divider_u           |                     bd_0_hls_inst_0_fn1_udiv_16ns_64ns_17_20_1_divider |       1251 |       1236 |       0 |   15 |   1266 |      0 |      0 |          0 |
|           udiv_64s_9ns_62_68_1_U89                         |                               bd_0_hls_inst_0_fn1_udiv_64s_9ns_62_68_1 |       6448 |       6356 |       0 |   92 |   3851 |      0 |      0 |          0 |
|             (udiv_64s_9ns_62_68_1_U89)                     |                               bd_0_hls_inst_0_fn1_udiv_64s_9ns_62_68_1 |         61 |          0 |       0 |   61 |     10 |      0 |      0 |          0 |
|             fn1_udiv_64s_9ns_62_68_1_divider_u             |                       bd_0_hls_inst_0_fn1_udiv_64s_9ns_62_68_1_divider |       6387 |       6356 |       0 |   31 |   3841 |      0 |      0 |          0 |
|           uitodp_64ns_64_7_no_dsp_1_x_U85                  |                        bd_0_hls_inst_0_fn1_uitodp_64ns_64_7_no_dsp_1_x |        219 |        216 |       0 |    3 |    379 |      0 |      0 |          0 |
|             (uitodp_64ns_64_7_no_dsp_1_x_U85)              |                        bd_0_hls_inst_0_fn1_uitodp_64ns_64_7_no_dsp_1_x |          0 |          0 |       0 |    0 |     33 |      0 |      0 |          0 |
|             fn1_uitodp_64ns_64_7_no_dsp_1_x_ip_u           |                     bd_0_hls_inst_0_fn1_uitodp_64ns_64_7_no_dsp_1_x_ip |        219 |        216 |       0 |    3 |    346 |      0 |      0 |          0 |
|           urem_62ns_33ns_33_66_1_U92                       |                             bd_0_hls_inst_0_fn1_urem_62ns_33ns_33_66_1 |       6961 |       6870 |       0 |   91 |   5601 |      0 |      0 |          0 |
|             (urem_62ns_33ns_33_66_1_U92)                   |                             bd_0_hls_inst_0_fn1_urem_62ns_33ns_33_66_1 |          0 |          0 |       0 |    0 |     67 |      0 |      0 |          0 |
|             fn1_urem_62ns_33ns_33_66_1_divider_u           |                     bd_0_hls_inst_0_fn1_urem_62ns_33ns_33_66_1_divider |       6961 |       6870 |       0 |   91 |   5534 |      0 |      0 |          0 |
|           urem_64ns_33ns_33_68_1_U88                       |                             bd_0_hls_inst_0_fn1_urem_64ns_33ns_33_68_1 |       7397 |       7302 |       0 |   95 |   5885 |      0 |      0 |          0 |
|             (urem_64ns_33ns_33_68_1_U88)                   |                             bd_0_hls_inst_0_fn1_urem_64ns_33ns_33_68_1 |          0 |          0 |       0 |    0 |     67 |      0 |      0 |          0 |
|             fn1_urem_64ns_33ns_33_68_1_divider_u           |                     bd_0_hls_inst_0_fn1_urem_64ns_33ns_33_68_1_divider |       7397 |       7302 |       0 |   95 |   5818 |      0 |      0 |          0 |
|         grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562           |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_387_7 |      17147 |      16892 |       0 |  255 |  19759 |      0 |      0 |          7 |
|           (grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562)       |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_387_7 |        526 |        526 |       0 |    0 |   1226 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U         |         bd_0_hls_inst_0_fn1_flow_control_loop_pipe_sequential_init_280 |        140 |        140 |       0 |    0 |      2 |      0 |      0 |          0 |
|           lshr_111ns_32ns_111_2_1_U124                     |                        bd_0_hls_inst_0_fn1_lshr_111ns_32ns_111_2_1_281 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |          0 |
|           mul_64s_32ns_64_5_1_U118                         |                                bd_0_hls_inst_0_fn1_mul_64s_32ns_64_5_1 |         31 |         31 |       0 |    0 |     98 |      0 |      0 |          7 |
|           sdiv_17s_17ns_17_21_1_U122                       |                              bd_0_hls_inst_0_fn1_sdiv_17s_17ns_17_21_1 |        521 |        491 |       0 |   30 |    647 |      0 |      0 |          0 |
|             (sdiv_17s_17ns_17_21_1_U122)                   |                              bd_0_hls_inst_0_fn1_sdiv_17s_17ns_17_21_1 |          0 |          0 |       0 |    0 |     50 |      0 |      0 |          0 |
|             fn1_sdiv_17s_17ns_17_21_1_divider_u            |                      bd_0_hls_inst_0_fn1_sdiv_17s_17ns_17_21_1_divider |        521 |        491 |       0 |   30 |    597 |      0 |      0 |          0 |
|           sdiv_64ns_64ns_64_68_1_U120                      |                             bd_0_hls_inst_0_fn1_sdiv_64ns_64ns_64_68_1 |       6609 |       6421 |       0 |  188 |   8388 |      0 |      0 |          0 |
|             (sdiv_64ns_64ns_64_68_1_U120)                  |                             bd_0_hls_inst_0_fn1_sdiv_64ns_64ns_64_68_1 |          0 |          0 |       0 |    0 |    192 |      0 |      0 |          0 |
|             fn1_sdiv_64ns_64ns_64_68_1_divider_u           |                     bd_0_hls_inst_0_fn1_sdiv_64ns_64ns_64_68_1_divider |       6609 |       6421 |       0 |  188 |   8196 |      0 |      0 |          0 |
|           shl_111ns_32ns_111_2_1_U125                      |                         bd_0_hls_inst_0_fn1_shl_111ns_32ns_111_2_1_282 |        194 |        194 |       0 |    0 |     32 |      0 |      0 |          0 |
|           sitodp_64ns_64_7_no_dsp_1_U116                   |                      bd_0_hls_inst_0_fn1_sitodp_64ns_64_7_no_dsp_1_283 |        317 |        313 |       0 |    4 |    446 |      0 |      0 |          0 |
|             (sitodp_64ns_64_7_no_dsp_1_U116)               |                      bd_0_hls_inst_0_fn1_sitodp_64ns_64_7_no_dsp_1_283 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |          0 |
|             fn1_sitodp_64ns_64_7_no_dsp_1_ip_u             |                   bd_0_hls_inst_0_fn1_sitodp_64ns_64_7_no_dsp_1_ip_331 |        317 |        313 |       0 |    4 |    382 |      0 |      0 |          0 |
|           sitofp_32s_32_7_no_dsp_1_U115                    |                       bd_0_hls_inst_0_fn1_sitofp_32s_32_7_no_dsp_1_284 |        127 |        126 |       0 |    1 |    183 |      0 |      0 |          0 |
|             (sitofp_32s_32_7_no_dsp_1_U115)                |                       bd_0_hls_inst_0_fn1_sitofp_32s_32_7_no_dsp_1_284 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|             fn1_sitofp_32s_32_7_no_dsp_1_ip_u              |                    bd_0_hls_inst_0_fn1_sitofp_32s_32_7_no_dsp_1_ip_285 |        127 |        126 |       0 |    1 |    182 |      0 |      0 |          0 |
|           urem_32ns_17ns_32_36_1_U123                      |                             bd_0_hls_inst_0_fn1_urem_32ns_17ns_32_36_1 |        695 |        663 |       0 |   32 |    472 |      0 |      0 |          0 |
|             (urem_32ns_17ns_32_36_1_U123)                  |                             bd_0_hls_inst_0_fn1_urem_32ns_17ns_32_36_1 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |          0 |
|             fn1_urem_32ns_17ns_32_36_1_divider_u           |                     bd_0_hls_inst_0_fn1_urem_32ns_17ns_32_36_1_divider |        695 |        663 |       0 |   32 |    440 |      0 |      0 |          0 |
|           urem_64s_64ns_64_68_1_U121                       |                              bd_0_hls_inst_0_fn1_urem_64s_64ns_64_68_1 |       7985 |       7985 |       0 |    0 |   8257 |      0 |      0 |          0 |
|             (urem_64s_64ns_64_68_1_U121)                   |                              bd_0_hls_inst_0_fn1_urem_64s_64ns_64_68_1 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |          0 |
|             fn1_urem_64s_64ns_64_68_1_divider_u            |                      bd_0_hls_inst_0_fn1_urem_64s_64ns_64_68_1_divider |       7985 |       7985 |       0 |    0 |   8129 |      0 |      0 |          0 |
|         grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580           |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_445_8 |       6329 |       6233 |       0 |   96 |   5577 |      0 |      0 |          0 |
|           (grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580)       |                      bd_0_hls_inst_0_fn1_fn1_Pipeline_VITIS_LOOP_445_8 |        341 |        341 |       0 |    0 |    646 |      0 |      0 |          0 |
|           fcmp_32ns_32ns_1_4_no_dsp_1_U152                 |                        bd_0_hls_inst_0_fn1_fcmp_32ns_32ns_1_4_no_dsp_1 |         47 |         47 |       0 |    0 |     73 |      0 |      0 |          0 |
|             (fcmp_32ns_32ns_1_4_no_dsp_1_U152)             |                        bd_0_hls_inst_0_fn1_fcmp_32ns_32ns_1_4_no_dsp_1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |          0 |
|             fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u           |                     bd_0_hls_inst_0_fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip |         47 |         47 |       0 |    0 |      9 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U         |             bd_0_hls_inst_0_fn1_flow_control_loop_pipe_sequential_init |         77 |         77 |       0 |    0 |      2 |      0 |      0 |          0 |
|           shl_111ns_32ns_111_2_1_U156                      |                         bd_0_hls_inst_0_fn1_shl_111ns_32ns_111_2_1_236 |        194 |        194 |       0 |    0 |     32 |      0 |      0 |          0 |
|           sitofp_32s_32_7_no_dsp_1_U151                    |                           bd_0_hls_inst_0_fn1_sitofp_32s_32_7_no_dsp_1 |        143 |        142 |       0 |    1 |    200 |      0 |      0 |          0 |
|             (sitofp_32s_32_7_no_dsp_1_U151)                |                           bd_0_hls_inst_0_fn1_sitofp_32s_32_7_no_dsp_1 |          0 |          0 |       0 |    0 |     18 |      0 |      0 |          0 |
|             fn1_sitofp_32s_32_7_no_dsp_1_ip_u              |                        bd_0_hls_inst_0_fn1_sitofp_32s_32_7_no_dsp_1_ip |        143 |        142 |       0 |    1 |    182 |      0 |      0 |          0 |
|           srem_64ns_18ns_18_68_1_U154                      |                             bd_0_hls_inst_0_fn1_srem_64ns_18ns_18_68_1 |       5527 |       5432 |       0 |   95 |   4624 |      0 |      0 |          0 |
|             (srem_64ns_18ns_18_68_1_U154)                  |                             bd_0_hls_inst_0_fn1_srem_64ns_18ns_18_68_1 |        114 |        114 |       0 |    0 |     99 |      0 |      0 |          0 |
|             fn1_srem_64ns_18ns_18_68_1_divider_u           |                     bd_0_hls_inst_0_fn1_srem_64ns_18ns_18_68_1_divider |       5413 |       5318 |       0 |   95 |   4525 |      0 |      0 |          0 |
|         icmp_71ns_71ns_1_2_1_U218                          |                               bd_0_hls_inst_0_fn1_icmp_71ns_71ns_1_2_1 |        101 |        101 |       0 |    0 |     64 |      0 |      0 |          0 |
|           base                                             |                           bd_0_hls_inst_0_fn1_icmp_71ns_71ns_1_2_1_sub |        101 |        101 |       0 |    0 |     64 |      0 |      0 |          0 |
|             (base)                                         |                           bd_0_hls_inst_0_fn1_icmp_71ns_71ns_1_2_1_sub |         71 |         71 |       0 |    0 |     64 |      0 |      0 |          0 |
|             u2                                             |                bd_0_hls_inst_0_fn1_icmp_71ns_71ns_1_2_1_sub_comb_adder |         30 |         30 |       0 |    0 |      0 |      0 |      0 |          0 |
|         lshr_111ns_32ns_111_2_1_U200                       |                            bd_0_hls_inst_0_fn1_lshr_111ns_32ns_111_2_1 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|         lshr_111ns_32ns_111_2_1_U238                       |                          bd_0_hls_inst_0_fn1_lshr_111ns_32ns_111_2_1_1 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |          0 |
|         lshr_113ns_32ns_113_7_1_U222                       |                            bd_0_hls_inst_0_fn1_lshr_113ns_32ns_113_7_1 |          4 |          3 |       0 |    1 |      4 |      0 |      0 |          0 |
|         lshr_121ns_32ns_121_7_1_U241                       |                            bd_0_hls_inst_0_fn1_lshr_121ns_32ns_121_7_1 |          4 |          3 |       0 |    1 |      4 |      0 |      0 |          0 |
|         lshr_137ns_32ns_137_7_1_U226                       |                            bd_0_hls_inst_0_fn1_lshr_137ns_32ns_137_7_1 |          4 |          3 |       0 |    1 |      4 |      0 |      0 |          0 |
|         lshr_169ns_32ns_169_7_1_U207                       |                            bd_0_hls_inst_0_fn1_lshr_169ns_32ns_169_7_1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |          0 |
|         lshr_169ns_32ns_169_7_1_U209                       |                          bd_0_hls_inst_0_fn1_lshr_169ns_32ns_169_7_1_2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |          0 |
|         lshr_169ns_32ns_169_7_1_U216                       |                          bd_0_hls_inst_0_fn1_lshr_169ns_32ns_169_7_1_3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |          0 |
|         lshr_32ns_5ns_32_2_1_U219                          |                               bd_0_hls_inst_0_fn1_lshr_32ns_5ns_32_2_1 |         10 |         10 |       0 |    0 |      6 |      0 |      0 |          0 |
|         lshr_64ns_6ns_64_7_1_U215                          |                               bd_0_hls_inst_0_fn1_lshr_64ns_6ns_64_7_1 |        198 |        195 |       0 |    3 |    396 |      0 |      0 |          0 |
|         mul_16ns_18ns_33_2_1_U212                          |                               bd_0_hls_inst_0_fn1_mul_16ns_18ns_33_2_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          1 |
|         mul_32ns_17ns_48_5_1_U184                          |                               bd_0_hls_inst_0_fn1_mul_32ns_17ns_48_5_1 |          0 |          0 |       0 |    0 |     17 |      0 |      0 |          2 |
|         mul_32ns_34ns_56_5_1_U185                          |                               bd_0_hls_inst_0_fn1_mul_32ns_34ns_56_5_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          4 |
|         mul_32ns_34ns_65_5_1_U186                          |                               bd_0_hls_inst_0_fn1_mul_32ns_34ns_65_5_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          4 |
|         mul_32s_14ns_32_5_1_U188                           |                                bd_0_hls_inst_0_fn1_mul_32s_14ns_32_5_1 |         33 |         33 |       0 |    0 |     17 |      0 |      0 |          2 |
|         mul_32s_16ns_32_5_1_U187                           |                                bd_0_hls_inst_0_fn1_mul_32s_16ns_32_5_1 |         17 |         17 |       0 |    0 |     17 |      0 |      0 |          2 |
|         mul_39s_31s_39_5_1_U189                            |                                 bd_0_hls_inst_0_fn1_mul_39s_31s_39_5_1 |          0 |          0 |       0 |    0 |     51 |      0 |      0 |          4 |
|         mul_64ns_8ns_71_5_1_U190                           |                                bd_0_hls_inst_0_fn1_mul_64ns_8ns_71_5_1 |         10 |         10 |       0 |    0 |     68 |      0 |      0 |          4 |
|         mul_64s_16ns_64_5_1_U191                           |                                bd_0_hls_inst_0_fn1_mul_64s_16ns_64_5_1 |         16 |         16 |       0 |    0 |     68 |      0 |      0 |          4 |
|         mul_64s_16ns_64_5_1_x_U193                         |                              bd_0_hls_inst_0_fn1_mul_64s_16ns_64_5_1_x |          1 |          1 |       0 |    0 |     68 |      0 |      0 |          4 |
|         mul_64s_18s_64_5_1_U192                            |                                 bd_0_hls_inst_0_fn1_mul_64s_18s_64_5_1 |         17 |         17 |       0 |    0 |     68 |      0 |      0 |          4 |
|         mul_64s_66ns_129_5_1_U194                          |                               bd_0_hls_inst_0_fn1_mul_64s_66ns_129_5_1 |        319 |        319 |       0 |    0 |    180 |      0 |      0 |         16 |
|         mul_8s_29ns_32_4_1_U182                            |                                 bd_0_hls_inst_0_fn1_mul_8s_29ns_32_4_1 |          0 |          0 |       0 |    0 |     17 |      0 |      0 |          2 |
|         mul_8s_31s_39_5_1_U183                             |                                  bd_0_hls_inst_0_fn1_mul_8s_31s_39_5_1 |          0 |          0 |       0 |    0 |     17 |      0 |      0 |          2 |
|         sdiv_32s_11ns_24_36_1_U205                         |                              bd_0_hls_inst_0_fn1_sdiv_32s_11ns_24_36_1 |       1029 |        972 |       0 |   57 |    664 |      0 |      0 |          0 |
|           (sdiv_32s_11ns_24_36_1_U205)                     |                              bd_0_hls_inst_0_fn1_sdiv_32s_11ns_24_36_1 |         85 |         85 |       0 |    0 |     56 |      0 |      0 |          0 |
|           fn1_sdiv_32s_11ns_24_36_1_divider_u              |                      bd_0_hls_inst_0_fn1_sdiv_32s_11ns_24_36_1_divider |        944 |        887 |       0 |   57 |    608 |      0 |      0 |          0 |
|         shl_111ns_32ns_111_2_1_U201                        |                             bd_0_hls_inst_0_fn1_shl_111ns_32ns_111_2_1 |        203 |        203 |       0 |    0 |     32 |      0 |      0 |          0 |
|         shl_111ns_32ns_111_2_1_U229                        |                           bd_0_hls_inst_0_fn1_shl_111ns_32ns_111_2_1_4 |        195 |        195 |       0 |    0 |     32 |      0 |      0 |          0 |
|         shl_111ns_32ns_111_2_1_U239                        |                           bd_0_hls_inst_0_fn1_shl_111ns_32ns_111_2_1_5 |         66 |         66 |       0 |    0 |      9 |      0 |      0 |          0 |
|         shl_113ns_32ns_113_7_1_U223                        |                             bd_0_hls_inst_0_fn1_shl_113ns_32ns_113_7_1 |        195 |        131 |       0 |   64 |    220 |      0 |      0 |          0 |
|         shl_121ns_32ns_121_7_1_U242                        |                             bd_0_hls_inst_0_fn1_shl_121ns_32ns_121_7_1 |        219 |        155 |       0 |   64 |    228 |      0 |      0 |          0 |
|         shl_137ns_32ns_137_7_1_U227                        |                             bd_0_hls_inst_0_fn1_shl_137ns_32ns_137_7_1 |        279 |        215 |       0 |   64 |    244 |      0 |      0 |          0 |
|         shl_169ns_32ns_169_7_1_U208                        |                             bd_0_hls_inst_0_fn1_shl_169ns_32ns_169_7_1 |        389 |        326 |       0 |   63 |    274 |      0 |      0 |          0 |
|         shl_169ns_32ns_169_7_1_U210                        |                           bd_0_hls_inst_0_fn1_shl_169ns_32ns_169_7_1_6 |        195 |        131 |       0 |   64 |    220 |      0 |      0 |          0 |
|         shl_169ns_32ns_169_7_1_U217                        |                           bd_0_hls_inst_0_fn1_shl_169ns_32ns_169_7_1_7 |        391 |        328 |       0 |   63 |    277 |      0 |      0 |          0 |
|         shl_17ns_1ns_17_2_1_U235                           |                                bd_0_hls_inst_0_fn1_shl_17ns_1ns_17_2_1 |          9 |          9 |       0 |    0 |     17 |      0 |      0 |          0 |
|         shl_55ns_32ns_55_2_1_U199                          |                               bd_0_hls_inst_0_fn1_shl_55ns_32ns_55_2_1 |         50 |         50 |       0 |    0 |     31 |      0 |      0 |          0 |
|         shl_55ns_32ns_55_2_1_U233                          |                             bd_0_hls_inst_0_fn1_shl_55ns_32ns_55_2_1_8 |         35 |         35 |       0 |    0 |     31 |      0 |      0 |          0 |
|         shl_55ns_32ns_55_2_1_U237                          |                             bd_0_hls_inst_0_fn1_shl_55ns_32ns_55_2_1_9 |         35 |         35 |       0 |    0 |     31 |      0 |      0 |          0 |
|         shl_63ns_32ns_63_2_1_U197                          |                               bd_0_hls_inst_0_fn1_shl_63ns_32ns_63_2_1 |         29 |         29 |       0 |    0 |      0 |      0 |      0 |          0 |
|         shl_63ns_32ns_63_2_1_U221                          |                            bd_0_hls_inst_0_fn1_shl_63ns_32ns_63_2_1_10 |         59 |         59 |       0 |    0 |     32 |      0 |      0 |          0 |
|         sitodp_64ns_64_7_no_dsp_1_U181                     |                          bd_0_hls_inst_0_fn1_sitodp_64ns_64_7_no_dsp_1 |        437 |        433 |       0 |    4 |    511 |      0 |      0 |          0 |
|           (sitodp_64ns_64_7_no_dsp_1_U181)                 |                          bd_0_hls_inst_0_fn1_sitodp_64ns_64_7_no_dsp_1 |        118 |        118 |       0 |    0 |    129 |      0 |      0 |          0 |
|           fn1_sitodp_64ns_64_7_no_dsp_1_ip_u               |                       bd_0_hls_inst_0_fn1_sitodp_64ns_64_7_no_dsp_1_ip |        319 |        315 |       0 |    4 |    382 |      0 |      0 |          0 |
|             (fn1_sitodp_64ns_64_7_no_dsp_1_ip_u)           |                       bd_0_hls_inst_0_fn1_sitodp_64ns_64_7_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |        319 |        315 |       0 |    4 |    382 |      0 |      0 |          0 |
|         sitofp_64ns_32_7_no_dsp_1_U174                     |                          bd_0_hls_inst_0_fn1_sitofp_64ns_32_7_no_dsp_1 |        383 |        379 |       0 |    4 |    379 |      0 |      0 |          0 |
|           (sitofp_64ns_32_7_no_dsp_1_U174)                 |                          bd_0_hls_inst_0_fn1_sitofp_64ns_32_7_no_dsp_1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |          0 |
|           fn1_sitofp_64ns_32_7_no_dsp_1_ip_u               |                       bd_0_hls_inst_0_fn1_sitofp_64ns_32_7_no_dsp_1_ip |        287 |        283 |       0 |    4 |    315 |      0 |      0 |          0 |
|             (fn1_sitofp_64ns_32_7_no_dsp_1_ip_u)           |                       bd_0_hls_inst_0_fn1_sitofp_64ns_32_7_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7 |        287 |        283 |       0 |    4 |    315 |      0 |      0 |          0 |
|         srem_16s_16ns_16_20_seq_1_U195                     |                          bd_0_hls_inst_0_fn1_srem_16s_16ns_16_20_seq_1 |         89 |         88 |       0 |    1 |    102 |      0 |      0 |          0 |
|           (srem_16s_16ns_16_20_seq_1_U195)                 |                          bd_0_hls_inst_0_fn1_srem_16s_16ns_16_20_seq_1 |          1 |          1 |       0 |    0 |     33 |      0 |      0 |          0 |
|           fn1_srem_16s_16ns_16_20_seq_1_divseq_u           |                   bd_0_hls_inst_0_fn1_srem_16s_16ns_16_20_seq_1_divseq |         88 |         87 |       0 |    1 |     69 |      0 |      0 |          0 |
|         srem_18s_33ns_33_22_1_U231                         |                              bd_0_hls_inst_0_fn1_srem_18s_33ns_33_22_1 |        861 |        861 |       0 |    0 |    934 |      0 |      0 |          0 |
|           (srem_18s_33ns_33_22_1_U231)                     |                              bd_0_hls_inst_0_fn1_srem_18s_33ns_33_22_1 |          1 |          1 |       0 |    0 |     51 |      0 |      0 |          0 |
|           fn1_srem_18s_33ns_33_22_1_divider_u              |                      bd_0_hls_inst_0_fn1_srem_18s_33ns_33_22_1_divider |        860 |        860 |       0 |    0 |    883 |      0 |      0 |          0 |
|         srem_64ns_64ns_64_68_1_U203                        |                             bd_0_hls_inst_0_fn1_srem_64ns_64ns_64_68_1 |       8270 |       8179 |       0 |   91 |   8321 |      0 |      0 |          0 |
|           (srem_64ns_64ns_64_68_1_U203)                    |                             bd_0_hls_inst_0_fn1_srem_64ns_64ns_64_68_1 |          0 |          0 |       0 |    0 |    128 |      0 |      0 |          0 |
|           fn1_srem_64ns_64ns_64_68_1_divider_u             |                     bd_0_hls_inst_0_fn1_srem_64ns_64ns_64_68_1_divider |       8270 |       8179 |       0 |   91 |   8193 |      0 |      0 |          0 |
|         srem_9s_64ns_39_13_1_U206                          |                               bd_0_hls_inst_0_fn1_srem_9s_64ns_39_13_1 |        791 |        783 |       0 |    8 |    742 |      0 |      0 |          0 |
|           (srem_9s_64ns_39_13_1_U206)                      |                               bd_0_hls_inst_0_fn1_srem_9s_64ns_39_13_1 |         15 |         15 |       0 |    0 |     83 |      0 |      0 |          0 |
|           fn1_srem_9s_64ns_39_13_1_divider_u               |                       bd_0_hls_inst_0_fn1_srem_9s_64ns_39_13_1_divider |        776 |        768 |       0 |    8 |    659 |      0 |      0 |          0 |
|         sub_129ns_129ns_129_2_1_U240                       |                            bd_0_hls_inst_0_fn1_sub_129ns_129ns_129_2_1 |        129 |        129 |       0 |    0 |     66 |      0 |      0 |          0 |
|           (sub_129ns_129ns_129_2_1_U240)                   |                            bd_0_hls_inst_0_fn1_sub_129ns_129ns_129_2_1 |        129 |        129 |       0 |    0 |     66 |      0 |      0 |          0 |
|           u2                                               | bd_0_hls_inst_0_fn1_sub_129ns_129ns_129_2_1_comb_adder__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|         udiv_16ns_17s_17_20_1_U230                         |                              bd_0_hls_inst_0_fn1_udiv_16ns_17s_17_20_1 |        414 |        386 |       0 |   28 |    426 |      0 |      0 |          0 |
|           (udiv_16ns_17s_17_20_1_U230)                     |                              bd_0_hls_inst_0_fn1_udiv_16ns_17s_17_20_1 |          0 |          0 |       0 |    0 |     10 |      0 |      0 |          0 |
|           fn1_udiv_16ns_17s_17_20_1_divider_u              |                      bd_0_hls_inst_0_fn1_udiv_16ns_17s_17_20_1_divider |        414 |        386 |       0 |   28 |    416 |      0 |      0 |          0 |
|         udiv_64ns_64ns_64_68_1_U211                        |                             bd_0_hls_inst_0_fn1_udiv_64ns_64ns_64_68_1 |       8231 |       8039 |       0 |  192 |   8196 |      0 |      0 |          0 |
|           (udiv_64ns_64ns_64_68_1_U211)                    |                             bd_0_hls_inst_0_fn1_udiv_64ns_64ns_64_68_1 |         63 |          0 |       0 |   63 |     66 |      0 |      0 |          0 |
|           fn1_udiv_64ns_64ns_64_68_1_divider_u             |                     bd_0_hls_inst_0_fn1_udiv_64ns_64ns_64_68_1_divider |       8168 |       8039 |       0 |  129 |   8130 |      0 |      0 |          0 |
|         udiv_64ns_7ns_32_68_1_U244                         |                              bd_0_hls_inst_0_fn1_udiv_64ns_7ns_32_68_1 |       6328 |       6201 |       0 |  127 |   3431 |      0 |      0 |          0 |
|           (udiv_64ns_7ns_32_68_1_U244)                     |                              bd_0_hls_inst_0_fn1_udiv_64ns_7ns_32_68_1 |         31 |          0 |       0 |   31 |      4 |      0 |      0 |          0 |
|           fn1_udiv_64ns_7ns_32_68_1_divider_u              |                      bd_0_hls_inst_0_fn1_udiv_64ns_7ns_32_68_1_divider |       6297 |       6201 |       0 |   96 |   3427 |      0 |      0 |          0 |
|         uitodp_32ns_64_7_no_dsp_1_U180                     |                          bd_0_hls_inst_0_fn1_uitodp_32ns_64_7_no_dsp_1 |        115 |        115 |       0 |    0 |    253 |      0 |      0 |          0 |
|           (uitodp_32ns_64_7_no_dsp_1_U180)                 |                          bd_0_hls_inst_0_fn1_uitodp_32ns_64_7_no_dsp_1 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |          0 |
|           fn1_uitodp_32ns_64_7_no_dsp_1_ip_u               |                       bd_0_hls_inst_0_fn1_uitodp_32ns_64_7_no_dsp_1_ip |        115 |        115 |       0 |    0 |    237 |      0 |      0 |          0 |
|             (fn1_uitodp_32ns_64_7_no_dsp_1_ip_u)           |                       bd_0_hls_inst_0_fn1_uitodp_32ns_64_7_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                bd_0_hls_inst_0_floating_point_v7_1_16__parameterized12 |        115 |        115 |       0 |    0 |    237 |      0 |      0 |          0 |
|         uitodp_64ns_64_7_no_dsp_1_U179                     |                          bd_0_hls_inst_0_fn1_uitodp_64ns_64_7_no_dsp_1 |        257 |        254 |       0 |    3 |    410 |      0 |      0 |          0 |
|           (uitodp_64ns_64_7_no_dsp_1_U179)                 |                          bd_0_hls_inst_0_fn1_uitodp_64ns_64_7_no_dsp_1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |          0 |
|           fn1_uitodp_64ns_64_7_no_dsp_1_ip_u               |                       bd_0_hls_inst_0_fn1_uitodp_64ns_64_7_no_dsp_1_ip |        257 |        254 |       0 |    3 |    346 |      0 |      0 |          0 |
|             (fn1_uitodp_64ns_64_7_no_dsp_1_ip_u)           |                       bd_0_hls_inst_0_fn1_uitodp_64ns_64_7_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        257 |        254 |       0 |    3 |    346 |      0 |      0 |          0 |
|         uitofp_64ns_32_7_no_dsp_1_U173                     |                          bd_0_hls_inst_0_fn1_uitofp_64ns_32_7_no_dsp_1 |        246 |        243 |       0 |    3 |    299 |      0 |      0 |          0 |
|           (uitofp_64ns_32_7_no_dsp_1_U173)                 |                          bd_0_hls_inst_0_fn1_uitofp_64ns_32_7_no_dsp_1 |         16 |         16 |       0 |    0 |     97 |      0 |      0 |          0 |
|           fn1_uitofp_64ns_32_7_no_dsp_1_ip_u               |                       bd_0_hls_inst_0_fn1_uitofp_64ns_32_7_no_dsp_1_ip |        230 |        227 |       0 |    3 |    202 |      0 |      0 |          0 |
|             (fn1_uitofp_64ns_32_7_no_dsp_1_ip_u)           |                       bd_0_hls_inst_0_fn1_uitofp_64ns_32_7_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |              bd_0_hls_inst_0_floating_point_v7_1_16__parameterized6__1 |        230 |        227 |       0 |    3 |    202 |      0 |      0 |          0 |
|         uitofp_64s_32_7_no_dsp_1_U172                      |                           bd_0_hls_inst_0_fn1_uitofp_64s_32_7_no_dsp_1 |        322 |        319 |       0 |    3 |    299 |      0 |      0 |          0 |
|           (uitofp_64s_32_7_no_dsp_1_U172)                  |                           bd_0_hls_inst_0_fn1_uitofp_64s_32_7_no_dsp_1 |         92 |         92 |       0 |    0 |     97 |      0 |      0 |          0 |
|           fn1_uitofp_64s_32_7_no_dsp_1_ip_u                |                        bd_0_hls_inst_0_fn1_uitofp_64s_32_7_no_dsp_1_ip |        230 |        227 |       0 |    3 |    202 |      0 |      0 |          0 |
|             (fn1_uitofp_64s_32_7_no_dsp_1_ip_u)            |                        bd_0_hls_inst_0_fn1_uitofp_64s_32_7_no_dsp_1_ip |          0 |          0 |       0 |    0 |      0 |      0 |      0 |          0 |
|             inst                                           |                 bd_0_hls_inst_0_floating_point_v7_1_16__parameterized6 |        230 |        227 |       0 |    3 |    202 |      0 |      0 |          0 |
|         urem_16ns_17ns_17_20_1_U225                        |                             bd_0_hls_inst_0_fn1_urem_16ns_17ns_17_20_1 |        409 |        394 |       0 |   15 |    563 |      0 |      0 |          0 |
|           (urem_16ns_17ns_17_20_1_U225)                    |                             bd_0_hls_inst_0_fn1_urem_16ns_17ns_17_20_1 |          0 |          0 |       0 |    0 |     34 |      0 |      0 |          0 |
|           fn1_urem_16ns_17ns_17_20_1_divider_u             |                     bd_0_hls_inst_0_fn1_urem_16ns_17ns_17_20_1_divider |        409 |        394 |       0 |   15 |    529 |      0 |      0 |          0 |
|         urem_1ns_16ns_7_5_seq_1_U243                       |                            bd_0_hls_inst_0_fn1_urem_1ns_16ns_7_5_seq_1 |         19 |         19 |       0 |    0 |     40 |      0 |      0 |          0 |
|           (urem_1ns_16ns_7_5_seq_1_U243)                   |                            bd_0_hls_inst_0_fn1_urem_1ns_16ns_7_5_seq_1 |          1 |          1 |       0 |    0 |     19 |      0 |      0 |          0 |
|           fn1_urem_1ns_16ns_7_5_seq_1_divseq_u             |                     bd_0_hls_inst_0_fn1_urem_1ns_16ns_7_5_seq_1_divseq |         18 |         18 |       0 |    0 |     21 |      0 |      0 |          0 |
|         urem_32s_32ns_8_36_1_U214                          |                               bd_0_hls_inst_0_fn1_urem_32s_32ns_8_36_1 |       1951 |       1951 |       0 |    0 |   2033 |      0 |      0 |          0 |
|           (urem_32s_32ns_8_36_1_U214)                      |                               bd_0_hls_inst_0_fn1_urem_32s_32ns_8_36_1 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |          0 |
|           fn1_urem_32s_32ns_8_36_1_divider_u               |                       bd_0_hls_inst_0_fn1_urem_32s_32ns_8_36_1_divider |       1951 |       1951 |       0 |    0 |   1993 |      0 |      0 |          0 |
|         urem_48ns_49s_48_52_1_U213                         |                              bd_0_hls_inst_0_fn1_urem_48ns_49s_48_52_1 |       4627 |       4564 |       0 |   63 |   3530 |      0 |      0 |          0 |
|           (urem_48ns_49s_48_52_1_U213)                     |                              bd_0_hls_inst_0_fn1_urem_48ns_49s_48_52_1 |          0 |          0 |       0 |    0 |     73 |      0 |      0 |          0 |
|           fn1_urem_48ns_49s_48_52_1_divider_u              |                      bd_0_hls_inst_0_fn1_urem_48ns_49s_48_52_1_divider |       4627 |       4564 |       0 |   63 |   3457 |      0 |      0 |          0 |
|         urem_64ns_27ns_8_68_1_U204                         |                              bd_0_hls_inst_0_fn1_urem_64ns_27ns_8_68_1 |       5473 |       5377 |       0 |   96 |   3041 |      0 |      0 |          0 |
|           (urem_64ns_27ns_8_68_1_U204)                     |                              bd_0_hls_inst_0_fn1_urem_64ns_27ns_8_68_1 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |          0 |
|           fn1_urem_64ns_27ns_8_68_1_divider_u              |                      bd_0_hls_inst_0_fn1_urem_64ns_27ns_8_68_1_divider |       5473 |       5377 |       0 |   96 |   3033 |      0 |      0 |          0 |
|         urem_8ns_7ns_7_12_seq_1_U224                       |                            bd_0_hls_inst_0_fn1_urem_8ns_7ns_7_12_seq_1 |         21 |         20 |       0 |    1 |     42 |      0 |      0 |          0 |
|           (urem_8ns_7ns_7_12_seq_1_U224)                   |                            bd_0_hls_inst_0_fn1_urem_8ns_7ns_7_12_seq_1 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |          0 |
|           fn1_urem_8ns_7ns_7_12_seq_1_divseq_u             |                     bd_0_hls_inst_0_fn1_urem_8ns_7ns_7_12_seq_1_divseq |         21 |         20 |       0 |    1 |     26 |      0 |      0 |          0 |
+------------------------------------------------------------+------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------------+


