Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 19 11:55:09 2022
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topext_timing_summary_routed.rpt -pb topext_timing_summary_routed.pb -rpx topext_timing_summary_routed.rpx -warn_on_violation
| Design       : topext
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.636      -10.452                     18                 1237        0.099        0.000                      0                 1237        3.750        0.000                       0                   455  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.636      -10.452                     18                 1237        0.099        0.000                      0                 1237        3.750        0.000                       0                   455  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack       -0.636ns,  Total Violation      -10.452ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.609ns  (logic 2.977ns (53.075%)  route 2.632ns (46.925%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.484    15.714    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.838 r  mips/dp/pcreg/q[18]_i_1__3/O
                         net (fo=1, routed)           0.000    15.838    mips/dp/r2D/q_reg[29]_0[8]
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.524    14.947    mips/dp/r2D/CLK
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[18]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.031    15.201    mips/dp/r2D/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -15.838    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.634ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.608ns  (logic 2.977ns (53.084%)  route 2.631ns (46.916%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.483    15.713    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.837 r  mips/dp/pcreg/q[2]_i_1__9/O
                         net (fo=1, routed)           0.000    15.837    mips/dp/r2D/q_reg[29]_0[2]
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.524    14.947    mips/dp/r2D/CLK
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[2]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.032    15.202    mips/dp/r2D/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -15.837    
  -------------------------------------------------------------------
                         slack                                 -0.634    

Slack (VIOLATED) :        -0.623ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.595ns  (logic 2.977ns (53.204%)  route 2.618ns (46.796%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.471    15.700    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.824 r  mips/dp/pcreg/q[5]_i_1__7/O
                         net (fo=1, routed)           0.000    15.824    mips/dp/r2D/q_reg[29]_0[4]
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.524    14.947    mips/dp/r2D/CLK
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[5]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.031    15.201    mips/dp/r2D/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -15.824    
  -------------------------------------------------------------------
                         slack                                 -0.623    

Slack (VIOLATED) :        -0.621ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.591ns  (logic 2.977ns (53.242%)  route 2.614ns (46.758%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.467    15.696    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    15.820 r  mips/dp/pcreg/q[16]_i_1__3/O
                         net (fo=1, routed)           0.000    15.820    mips/dp/r2D/q_reg[29]_0[6]
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.524    14.947    mips/dp/r2D/CLK
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[16]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.029    15.199    mips/dp/r2D/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 -0.621    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.588ns  (logic 2.977ns (53.279%)  route 2.611ns (46.721%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.463    15.692    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    15.816 r  mips/dp/pcreg/q[23]_i_1__3/O
                         net (fo=1, routed)           0.000    15.816    mips/dp/r2D/q_reg[29]_0[12]
    SLICE_X9Y87          FDCE                                         r  mips/dp/r2D/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.520    14.943    mips/dp/r2D/CLK
    SLICE_X9Y87          FDCE                                         r  mips/dp/r2D/q_reg[23]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X9Y87          FDCE (Setup_fdce_C_D)        0.031    15.197    mips/dp/r2D/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.585ns  (logic 2.977ns (53.307%)  route 2.608ns (46.693%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.460    15.689    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.124    15.813 r  mips/dp/pcreg/q[28]_i_1__3/O
                         net (fo=1, routed)           0.000    15.813    mips/dp/r2D/q_reg[29]_0[16]
    SLICE_X9Y86          FDCE                                         r  mips/dp/r2D/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.519    14.942    mips/dp/r2D/CLK
    SLICE_X9Y86          FDCE                                         r  mips/dp/r2D/q_reg[28]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.031    15.196    mips/dp/r2D/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 2.977ns (53.317%)  route 2.607ns (46.683%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.459    15.688    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y87          LUT5 (Prop_lut5_I4_O)        0.124    15.812 r  mips/dp/pcreg/q[21]_i_1__3/O
                         net (fo=1, routed)           0.000    15.812    mips/dp/r2D/q_reg[29]_0[10]
    SLICE_X9Y87          FDCE                                         r  mips/dp/r2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.520    14.943    mips/dp/r2D/CLK
    SLICE_X9Y87          FDCE                                         r  mips/dp/r2D/q_reg[21]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X9Y87          FDCE (Setup_fdce_C_D)        0.029    15.195    mips/dp/r2D/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -15.812    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 2.977ns (53.317%)  route 2.607ns (46.683%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.459    15.688    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.124    15.812 r  mips/dp/pcreg/q[26]_i_1__3/O
                         net (fo=1, routed)           0.000    15.812    mips/dp/r2D/q_reg[29]_0[14]
    SLICE_X9Y86          FDCE                                         r  mips/dp/r2D/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.519    14.942    mips/dp/r2D/CLK
    SLICE_X9Y86          FDCE                                         r  mips/dp/r2D/q_reg[26]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.032    15.197    mips/dp/r2D/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -15.812    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.605ns  (logic 2.973ns (53.041%)  route 2.632ns (46.959%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.484    15.714    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.120    15.834 r  mips/dp/pcreg/q[20]_i_1__3/O
                         net (fo=1, routed)           0.000    15.834    mips/dp/r2D/q_reg[29]_0[9]
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.524    14.947    mips/dp/r2D/CLK
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[20]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.075    15.245    mips/dp/r2D/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.601ns  (logic 2.970ns (53.025%)  route 2.631ns (46.975%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.626    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X12Y75         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.571 f  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.505    12.076    mips/dp/r2D/rd20[10]
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.331    12.407 r  mips/dp/r2D/eq_carry_i_5/O
                         net (fo=1, routed)           0.966    13.373    mips/dp/r2D/eq_carry_i_5_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  mips/dp/r2D/eq_carry_i_1/O
                         net (fo=1, routed)           0.000    13.497    mips/dp/comp/S[3]
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.898 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.898    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.012 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.012    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.240 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.676    14.916    mips/dp/r2D/CO[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.313    15.229 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=18, routed)          0.483    15.713    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.117    15.830 r  mips/dp/pcreg/q[3]_i_1__7/O
                         net (fo=1, routed)           0.000    15.830    mips/dp/r2D/q_reg[29]_0[3]
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         1.524    14.947    mips/dp/r2D/CLK
    SLICE_X11Y88         FDCE                                         r  mips/dp/r2D/q_reg[3]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.075    15.245    mips/dp/r2D/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                 -0.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0__17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.595     1.514    mips/dp/r1M/CLK
    SLICE_X4Y80          FDCE                                         r  mips/dp/r1M/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mips/dp/r1M/q_reg[18]/Q
                         net (fo=1, routed)           0.120     1.775    dmd/dmem/RAM_reg_0_31_0_0__17/D
    SLICE_X2Y80          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.867     2.032    dmd/dmem/RAM_reg_0_31_0_0__17/WCLK
    SLICE_X2Y80          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__17/SP/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y80          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.676    dmd/dmem/RAM_reg_0_31_0_0__17/SP
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_15_0_0__6/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.833%)  route 0.228ns (58.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.593     1.512    mips/dp/r2M/CLK
    SLICE_X6Y77          FDCE                                         r  mips/dp/r2M/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  mips/dp/r2M/q_reg[5]/Q
                         net (fo=44, routed)          0.228     1.904    dmd/dmem/RAM_reg_0_15_0_0__6/A3
    SLICE_X2Y77          RAMS32                                       r  dmd/dmem/RAM_reg_0_15_0_0__6/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     2.029    dmd/dmem/RAM_reg_0_15_0_0__6/WCLK
    SLICE_X2Y77          RAMS32                                       r  dmd/dmem/RAM_reg_0_15_0_0__6/SP/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.789    dmd/dmem/RAM_reg_0_15_0_0__6/SP
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_15_0_0__8/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.833%)  route 0.228ns (58.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.593     1.512    mips/dp/r2M/CLK
    SLICE_X6Y77          FDCE                                         r  mips/dp/r2M/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  mips/dp/r2M/q_reg[5]/Q
                         net (fo=44, routed)          0.228     1.904    dmd/dmem/RAM_reg_0_15_0_0__8/A3
    SLICE_X2Y77          RAMS32                                       r  dmd/dmem/RAM_reg_0_15_0_0__8/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.864     2.029    dmd/dmem/RAM_reg_0_15_0_0__8/WCLK
    SLICE_X2Y77          RAMS32                                       r  dmd/dmem/RAM_reg_0_15_0_0__8/SP/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.789    dmd/dmem/RAM_reg_0_15_0_0__8/SP
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0__14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.566     1.485    mips/dp/r1M/CLK
    SLICE_X9Y79          FDCE                                         r  mips/dp/r1M/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mips/dp/r1M/q_reg[15]/Q
                         net (fo=1, routed)           0.113     1.739    dmd/dmem/RAM_reg_0_31_0_0__14/D
    SLICE_X8Y78          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.834     1.999    dmd/dmem/RAM_reg_0_31_0_0__14/WCLK
    SLICE_X8Y78          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__14/SP/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y78          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.612    dmd/dmem/RAM_reg_0_31_0_0__14/SP
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0__24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.599     1.518    mips/dp/r1M/CLK
    SLICE_X5Y84          FDCE                                         r  mips/dp/r1M/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.128     1.646 r  mips/dp/r1M/q_reg[25]/Q
                         net (fo=1, routed)           0.119     1.765    dmd/dmem/RAM_reg_0_31_0_0__24/D
    SLICE_X2Y84          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.871     2.036    dmd/dmem/RAM_reg_0_31_0_0__24/WCLK
    SLICE_X2Y84          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__24/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y84          RAMS32 (Hold_rams32_CLK_I)
                                                      0.070     1.626    dmd/dmem/RAM_reg_0_31_0_0__24/SP
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.030%)  route 0.345ns (70.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.590     1.509    mips/dp/r2M/CLK
    SLICE_X7Y75          FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=54, routed)          0.345     1.995    dmd/dmem/RAM_reg_0_31_0_0/A0
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.858     2.023    dmd/dmem/RAM_reg_0_31_0_0/WCLK
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.853    dmd/dmem/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0__0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.030%)  route 0.345ns (70.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.590     1.509    mips/dp/r2M/CLK
    SLICE_X7Y75          FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=54, routed)          0.345     1.995    dmd/dmem/RAM_reg_0_31_0_0__0/A0
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.858     2.023    dmd/dmem/RAM_reg_0_31_0_0__0/WCLK
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__0/SP/CLK
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.853    dmd/dmem/RAM_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0__1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.030%)  route 0.345ns (70.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.590     1.509    mips/dp/r2M/CLK
    SLICE_X7Y75          FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=54, routed)          0.345     1.995    dmd/dmem/RAM_reg_0_31_0_0__1/A0
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.858     2.023    dmd/dmem/RAM_reg_0_31_0_0__1/WCLK
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__1/SP/CLK
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.853    dmd/dmem/RAM_reg_0_31_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0__10/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.030%)  route 0.345ns (70.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.590     1.509    mips/dp/r2M/CLK
    SLICE_X7Y75          FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=54, routed)          0.345     1.995    dmd/dmem/RAM_reg_0_31_0_0__10/A0
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__10/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.858     2.023    dmd/dmem/RAM_reg_0_31_0_0__10/WCLK
    SLICE_X6Y74          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__10/SP/CLK
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.853    dmd/dmem/RAM_reg_0_31_0_0__10/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_31_0_0__15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.595     1.514    mips/dp/r1M/CLK
    SLICE_X5Y80          FDCE                                         r  mips/dp/r1M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  mips/dp/r1M/q_reg[16]/Q
                         net (fo=1, routed)           0.120     1.762    dmd/dmem/RAM_reg_0_31_0_0__15/D
    SLICE_X2Y80          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=454, routed)         0.867     2.032    dmd/dmem/RAM_reg_0_31_0_0__15/WCLK
    SLICE_X2Y80          RAMS32                                       r  dmd/dmem/RAM_reg_0_31_0_0__15/SP/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y80          RAMS32 (Hold_rams32_CLK_I)
                                                      0.067     1.619    dmd/dmem/RAM_reg_0_31_0_0__15/SP
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y83    mips/c/regE/q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y83    mips/c/regE/q_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y83    mips/c/regE/q_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y83    mips/c/regE/q_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y83    mips/c/regE/q_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y82    mips/c/regE/q_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y80    mips/c/regE/q_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y82    mips/c/regE/q_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y83    mips/c/regM/q_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y74     dmd/dmem/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y74     dmd/dmem/RAM_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_31_0_0__27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_31_0_0__28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_31_0_0__29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     dmd/dmem/RAM_reg_0_31_0_0__22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     dmd/dmem/RAM_reg_0_31_0_0__23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     dmd/dmem/RAM_reg_0_31_0_0__24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     dmd/dmem/RAM_reg_0_31_0_0__25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_31_0_0__26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y74     dmd/dmem/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y74     dmd/dmem/RAM_reg_0_15_0_0__10/SP/CLK



