Source Block: oh/common/hdl/oh_datagate.v@22:29@HdlStmAssign
   always @ (posedge clk)
     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};
   
   assign enable = {enable_pipe[PS-1:0],en};

   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];
  
endmodule // oh_datagate

Diff Content:
- 27    assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];
+ 27    assign dout[DW-1:0] = {(DW){enable}} & din[DW-1:0];

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/oh_datagate.v@14:24
     input [DW-1:0]  din, // data input
     output [DW-1:0] dout // data output    
     );
   
 	  	 
   reg [PS-1:0]    enable_pipe;   
   wire 	   enable;
   
   always @ (posedge clk)
     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};
   

Clone Blocks 2:
oh/common/hdl/oh_datagate.v@20:29
   wire 	   enable;
   
   always @ (posedge clk)
     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};
   
   assign enable = {enable_pipe[PS-1:0],en};

   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];
  
endmodule // oh_datagate

Clone Blocks 3:
oh/common/hdl/oh_datagate.v@17:28
   
 	  	 
   reg [PS-1:0]    enable_pipe;   
   wire 	   enable;
   
   always @ (posedge clk)
     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};
   
   assign enable = {enable_pipe[PS-1:0],en};

   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];
  

Clone Blocks 4:
oh/common/hdl/oh_datagate.v@15:25
     output [DW-1:0] dout // data output    
     );
   
 	  	 
   reg [PS-1:0]    enable_pipe;   
   wire 	   enable;
   
   always @ (posedge clk)
     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};
   
   assign enable = {enable_pipe[PS-1:0],en};

