*********************************************************************************
Commit: f63fe7f541d5301e0275e350589b99212502612f 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Removed redundant files.
  Updated files.
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
  AlderLakeBoardPkg/bld.bat
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_b0670_0000000e.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_03_90672_0000001e.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_32_b0671_81000101.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2019_Win7.bat
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 25ffe37575bebc39ced5164a8607be010bc9bab1 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28, if they are not supported" due to bug HSD https://hsdes.intel.com/appstore/article/#/16015848312
  
  This reverts commit 46d312e0c1876293166b3d212dc180880aa0c934.
  
  Hsd-es-id: 16015848312
  Change-Id: Ibb28fcd6b0ffdcb4eeaccb884c72571ef1a56bd8
  Original commit hash: 22813da09a7c329e420a73e1031bd5e614c69f4f
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 43b3ca0b2a21d7445e94dc9ad9619d9e74410f98 
*********************************************************************************

[SiliconPkg]

  Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
  -- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
  -- Correct Restricted tag for RPLP/RPLS
  
  Hsd-es-id: 15010739212
  Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
  Original commit hash: 119dd682308023504bb7f68a8e4f7c572c92ce0d
  
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: ca4f2aca4cbb48ba6498928893820d8a5ddd2b33 
*********************************************************************************

[SiliconPkg]

  [ISE][15010803605][MemoryInit] CTE updates
  
  [Changes]
  1. MultiCycCS changes for Gear4
  2. send nop cmd during ECT
  3. additional normalize to the lowest possible cycle for Ctl pi.
  4. set finestep to 2 for ddr5g2 in JWL
  5. set step to 16 for cvc
  6. new cacspitable for Lp5
  7. disable some tranings for CTE
  8. relax tWRWR_DG tWRWR_SG to tWRWR_MAX
  9. disable RDQS in Readleveling in CTE
  10. do not -3 on DecTcwl for DDR5 G4.
  11. enable safemode and safe config for CTE
  12. ScAdaptivePcit revert for DDR5
  13. Initial Wckpi for Lp5g4
  14. additional IORest after Jedec WCK training.
  
  [Impact]
  CTE
  
  Hsd-es-id: 15010803605
  Change-Id: I439c198ffca024b20dbcb940d3f37ec67cfaff6b
  Original commit hash: cca4c1a5a6fd0ddd89506a6df054c144e6dc5dc4
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8d7249d81242b9a25beddc397ea994a4a4a8ca12 
*********************************************************************************

[PlatformPkg]

  Revert "[ADLN] 6W Freq Clipping : Workaround for ES0"
  
  This reverts commit c334c91fd349da9ee47625a929f8024c029111b7.
  
  Hsd-es-id: 16015984992
  Change-Id: I252db65b7e73c21953a7dc97a035a3f3e5ee2627
  Original commit hash: 21ce404664019422940b8c3ce26dc148799eb427
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d2ca6799ef7c0fef11ca2ea5bce47ef4181ab22e 
*********************************************************************************

[SiliconPkg]

  [ADL-S | OC | DDR5] Use large LoopCount at critical training steps for OverClock
  
  [Issues]
  At high-speed OverClock, some training steps are not stable.
  When prior training steps show good results, but it's not stable,
  such results might mislead later trainings. Evetuanlly,
  it's hard to find which step introduce the failure.
  
  LoopCount of some training steps are 10 or even smaller. It's
  too small when system is trained at OverClock.
  
  [Resolution]
  Change LoopCount to 17 or 19 at some critical training steps.
  The training might become slower than before, but training can get
  more stable results.
  
  Hsd-es-id: 15010748066
  Change-Id: I49a8eb37d67caa22638c8862e625ba88ef92ec8d
  Original commit hash: 48261676c61357d82e5bc949331f716c40c676e5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c4b8bd2fdd0862711e5fa20608efaf59c25c4d2e 
*********************************************************************************

[SiliconPkg]

  [ise][15010722692][ADL-M ADL-P | LP4 LP5] RDMPR 2D Boot time Optimization
  
  [Feature Description]
  Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
  
  [Resolution]
  Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
  Additional Change: Enable RDMPR per bit for LP4 4267MT
  
  [Impacted Area]
  RDMPR
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010722692
  Change-Id: Ic4f57499923103ec74446ed19a5e977afe1c8144
  Original commit hash: abb99a1379bcd89dad9ff47d799d772c9abcb41a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 52ead1f12aca8af49171e20062063967ee677b61 
*********************************************************************************

[SiliconPkg]

  [RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.
  
  Hsd-es-id: 16015347418
  Change-Id: Ib1c8ec517668b327030d209e8f2a712d690e9de4
  Original commit hash: 5674e6d1da19d80231dcd060659339882bf790df
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 5ee181f59ab8d6643e7bda1f1e6c69e9f0777331 
*********************************************************************************

[BoardPkg]

  Enlarge internal debug build FSPM size from 0x140000 to 0x00150000
  
  ADLP/RPLP FSPM Debug build FV is 99% full which is blocking several MRC patches to be submitted, need to enlarge FSPM size from 0x140000 to 0x00150000 for internal BIOS to reserve enough space for future extension, reduce FSPS from 0xB0000 to 0xA0000 to keep FSPT address under UINT32.
  Still keep FSPM debug build external as 0x140000 to prevent customer impact
  
  Hsd-es-id: 15010784602
  Change-Id: Id6de4693238978497f19810b27ccbafcc2c3a373
  Original commit hash: 78a76e129441c8c91b725db69b5bbc303ca1f961
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  AlderLakeBoardPkg/bld.bat
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: c643955711c31d524ca46f31bfc0188fc8eaadeb 
*********************************************************************************

[SiliconPkg]

  [ise][15010723385][ADL-P ADL-M | LP5] Optimize runtime for Command voltage centering training.
  
  [Issue]
  Command Voltage Centering training consuming more run time.
  
  [RootCause]
  The step size is set to 2 to sweep the range.
  We have big command voltage margin sweep range, with step size 2, time getting consumed is more.
  
  [Resolution]
  Increase step size to 8 to reduce runtime since command voltage margins are large for LP5.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 15010723385
  Change-Id: I8ee01122d1988bd554dc9bf08ea172f389cb0632
  Original commit hash: ff49d5e35093c6a08e9dfedfee07c9619632ce44
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 108bba6f7a97d22c7dd543e87bdf76cc5cba989f 
*********************************************************************************

[BoardPkg]

  [ADL-N|LP5] Fix for external spd address table
  
  [Issue/Feature Description]
  External spd address table for LP5 is not correct on ADL-N, we should set the spd address of all channels of MC1 to 0
  
  [Impacted Platform]
  ADL-N LP5
  
  Hsd-es-id: 16015951992
  Change-Id: I98ac27275a83200737cb993bfb72c8d83f8df9ba
  Original commit hash: e45451622bf100db55a9ce3ce5b562a3ed578892
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: d49afc81ee53fdc7a910dfd747f0a6ce86743e42 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M ADL-P | LP5] Optimize RunTime of Early Write Timing Centering 2D Training
  
  [Issue]
  Early Write Timing Centering 2D taking more time during boot.
  
  [RootCause]
  -> EWTC-2D is using WrTLp5 parameter for 1D sweep for each Vref
  -> WrTLp5 uses full range 0-1023 to find the eye. It is very large range for 2D Training.
  This takes longer runtime during boot.
  [Resolution]
  -> Instead of WrTLp5, use WrT param for EWTC-2D.
  -> WrT uses -31 to +31 offset from initial center point
  
  [Other Change]
  -> Increase stepsize to 2 for WrTLp5 (Weak Write Timing Centering)
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 15010718732
  Change-Id: Ib495d469e649d477edb09991b91a2f907da5b92e
  Original commit hash: d895ec5dd8cba8da531fa6c13e3796dfed059138
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 3b72237729d71de698c712a32fa9b9acbb3423d6 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "Revert "ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,""
  
  This reverts commit b53e68984d507b8d907a50b1049f52e0123d13fa.
  
  Wed Mar 9 13:33:36 2022 +0530
  Original commit hash: 2866644b1152e85a91b4ac35ac95575fa7142d8e
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 30b22e0d8e21cac85330ec9b372fef86a2c00750 
*********************************************************************************

[BoardPkg]

  Revert "[ADLN] Updating minorId"
  
  This reverts commit 88631cb72391f471aa254a0dc00a3e4a9bc0b680.
  
  Wed Mar 9 13:32:47 2022 +0530
  Original commit hash: c466069c59d7abdb8aba321737bc3f3101596975
  
  AlderLakeBoardPkg/BiosId.env

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: 9ea32a228d311b5251fd2d4accf96f63e8a1024a 
*********************************************************************************

[SiliconPkg]

  Revert "[ISE][15010826081][ADLN]: VDDQ update and disable DCM"
  
  This reverts commit 86398974e02144dcf832e3789804f206183172dc.
  
  Wed Mar 9 13:32:20 2022 +0530
  Original commit hash: 5dee04a7f3763abed3f40bb3f11b4183e2ea220f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3a2d1db46341fee011ff0783cb5a3189a214d3d4 
*********************************************************************************

[SiliconPkg]

  Revert "Integrate ADL P/M/N GOP 1049."
  
  This reverts commit 3f59f0fdee36acf70ca2dccfdc56ab6c4aac8a99.
  
  Wed Mar 9 13:31:36 2022 +0530
  Original commit hash: 99013e59a049f6d8d77e989901ec6df2432e30e3
  
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b1e2a62122f59e0378607b19433965ddd50432c6 
*********************************************************************************

[PlatformPkg]

  Revert "Revert "[ADLN] 6W Freq Clipping : Workaround for ES0""
  
  This reverts commit 3839775016667edad1629bc0391164a98a545af5.
  
  Wed Mar 9 13:30:39 2022 +0530
  Original commit hash: fc731f7d032de621a8de81de0f5aedb3c747f019
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ef16835ed83470ea064ff332f73b449fb88908ec 
*********************************************************************************

[BoardPkg]

  Revert "[ADLN]: Updating ucode to m_01_b06e0_00000004"
  
  This reverts commit c8ff4b846cc377f137e0fd06c9983a6b0c2f3835.
  
  Wed Mar 9 13:25:09 2022 +0530
  Original commit hash: e57e0e7d80875ddf047cc48f017320a1cf154e63
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: eb300a927da29447cf84cb1b9f71b5c5d5339372 
*********************************************************************************

[BoardPkg]

  Revert "[ADLN]: Updating Minor Version from 02 to 03"
  
  This reverts commit ce58b64333fbbecb7931ad57e7116441837d499d.
  
  Wed Mar 9 13:24:25 2022 +0530
  Original commit hash: 9b0ab1e5a603be6f9f3970746e7327500e8274e4
  
  AlderLakeBoardPkg/BiosId.env

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 19 suspect commits for review 

Warnings Found:
  Commit: f63fe7f    --Commit Message Contains Key Word: sku
  Commit: 25ffe37    --Commit Message Contains Key Word: http
  Commit: 25ffe37    --Commit Message Contains Key Word: revert
  Commit: 43b3ca0    --Commit Message Contains Key Word: restricted
  Commit: ca4f2ac    --Commit Message Contains Key Word: step
  Commit: ca4f2ac    --Commit Message Contains Key Word: revert
  Commit: 8d7249d    --Commit Message Contains Key Word: Workaround
  Commit: 8d7249d    --Commit Message Contains Key Word: revert
  Commit: d2ca679    --Commit Message Contains Key Word: step
  Commit: c4b8bd2    --Commit Message Contains Key Word: step
  Commit: 52ead1f    --Commit Message Contains Key Word: hardware
  Commit: 5ee181f    --Commit Message Contains Key Word: internal
  Commit: 5ee181f    --Commit Message Contains Key Word: future
  Commit: c643955    --Commit Message Contains Key Word: step
  Commit: 108bba6    --Commit Message Contains Key Word: sku
  Commit: d49afc8    --Commit Message Contains Key Word: step
  Commit: 3b72237    --Commit Message Contains Key Word: revert
  Commit: 30b22e0    --Commit Message Contains Key Word: revert
  Commit: 9ea32a2    --Commit Message Contains Key Word: revert
  Commit: 3a2d1db    --Commit Message Contains Key Word: revert
  Commit: b1e2a62    --Commit Message Contains Key Word: Workaround
  Commit: b1e2a62    --Commit Message Contains Key Word: revert
  Commit: ef16835    --Commit Message Contains Key Word: revert
  Commit: eb300a9    --Commit Message Contains Key Word: revert
