#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 18 16:47:41 2024
# Process ID: 19548
# Current directory: D:/UNI/GIKI-Tapeout/reciver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18964 D:\UNI\GIKI-Tapeout\reciver\reciver.xpr
# Log file: D:/UNI/GIKI-Tapeout/reciver/vivado.log
# Journal file: D:/UNI/GIKI-Tapeout/reciver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/GIKI-Tapeout/reciver/reciver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 933.309 ; gain = 181.973
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_UART_behav -key {Behavioral:sim_1:Functional:tb_tt_um_UART} -tclbatch {tb_tt_um_UART.tcl} -view {D:/UNI/GIKI-Tapeout/reciver/tb_tt_um_UART_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/UNI/GIKI-Tapeout/reciver/tb_tt_um_UART_behav.wcfg
source tb_tt_um_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting simulation...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
run 1000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
run 1000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
run 1000000
Simulation finished.
run 100
run 100
run 1000
run 10000
run 10000
run 10000
run 10000
run 10000
run 10000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
run 1000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
run 1000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.543 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver(CLK_HZ=100000000)
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.543 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.582 ; gain = 0.039
run 1000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver(CLK_HZ=100000000)
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.191 ; gain = 0.551
run 1000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1025.293 ; gain = 0.066
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.410 ; gain = 0.000
run 100000
run 1000000
Simulation finished.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.410 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.410 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1030.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.520 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1030.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:77]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Starting simulation...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1030.520 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 17:59:40 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 17:59:40 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 18:01:16 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 18:01:16 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 18:10:44 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 18:10:44 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 18:16:42 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 18:16:42 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 18:22:44 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 18:22:44 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 18:26:14 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 18:26:14 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 18:35:42 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 18:35:42 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
