module module_0 (
    input logic [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    output logic id_4,
    input id_5
);
  id_6 id_7 (
      .id_5(id_1),
      .id_5(id_2)
  );
  id_8 id_9 (
      .id_5(id_7),
      .id_4(id_5),
      .id_2(1'h0)
  );
  id_10 id_11 (
      .id_7(id_5),
      .id_5(id_2)
  );
endmodule
