# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/RS232_RX.vhd" \
"../../../../src/RS232_TX.vhd" \
"../../../../src/RS232top.vhd" \
"../../../../src/ShiftRegister.vhd" \
"../../../../test/tb_RS232top.vhd" \

# Do not sort compile order
nosort
