/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __CS40L2X_CODEC_H__
#define __CS40L2X_CODEC_H__

#define CS40L2X_SP_FORMAT		0x00004808

#define CS40L2X_DSP1RX1_INPUT		0x00004C40
#define CS40L2X_DSP1RX5_INPUT		0x00004C50

#define CS40L2X_LRCLK_INV_MASK		0x04
#define CS40L2X_LRCLK_INV_SHIFT		2
#define CS40L2X_SCLK_INV_MASK		0x40
#define CS40L2X_SCLK_INV_SHIFT		6

#define CS40L2X_MCLK_FREQ		32768
#define CS40L2X_SCLK_DEFAULT		1536000

#define CS40L2X_ROUTE_ASPRX1		0x8
#define CS40L2X_ROUTE_ASPRX2		0x9

#define CS40L2X_PLLSRC_SCLK		0
#define CS40L2X_PLLSRC_MCLK		5

#define CS40L2X_PLL_OPENLOOP_MASK	BIT(11)
#define CS40L2X_PLL_OPENLOOP_SHIFT	11
#define CS40L2X_REFCLK_FREQ_MASK	GENMASK(10, 5)
#define CS40L2X_REFCLK_FREQ_SHIFT	5
#define CS40L2X_PLL_CLK_SEL_MASK	GENMASK(2, 0)
#define CS40L2X_PLL_CLK_EN_MASK		BIT(4)
#define CS40L2X_PLL_CLK_EN_SHIFT	4

#endif
