+====================+===================+=========================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                     |
+====================+===================+=========================================================================================+
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]/D |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[13]/D |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[12]/D |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/D  |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[8]/D  |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[5]/D  |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[4]/D  |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[1]/D  |
| clk_fpga_0         | clk_fpga_0        | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[0]/D  |
+--------------------+-------------------+-----------------------------------------------------------------------------------------+
