
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacoboffersen/Program/vivado20182/Vivado/2018.2/data/ip'.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2853 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.500 ; gain = 87.910 ; free physical = 7964 ; free virtual = 59044
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jacoboffersen/Repos/lab4/src/top.vhd:16]
INFO: [Synth 8-3491] module 'led_matrix' declared at '/home/jacoboffersen/Repos/lab4/src/led_matrix.vhd:9' bound to instance 'led_matrix0' of component 'led_matrix' [/home/jacoboffersen/Repos/lab4/src/top.vhd:30]
INFO: [Synth 8-638] synthesizing module 'led_matrix' [/home/jacoboffersen/Repos/lab4/src/led_matrix.vhd:18]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/Repos/lab4/src/led_matrix.vhd:112]
INFO: [Synth 8-3491] module 'mem_interface' declared at '/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:7' bound to instance 'mem_interface0' of component 'mem_interface' [/home/jacoboffersen/Repos/lab4/src/led_matrix.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mem_interface' [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:18]
INFO: [Synth 8-3491] module 'LED_RAM_wrapper' declared at '/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.v:12' bound to instance 'block_ram_interface0' of component 'LED_RAM_wrapper' [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_wrapper' [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM' [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:13]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_axi_bram_ctrl_0_0' [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_axi_bram_ctrl_0_0' (1#1) [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_axi_smc_0' [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_axi_smc_0' (2#1) [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_axi_smc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'LED_RAM_axi_smc_0' requires 73 connections, but only 71 given [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:229]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_blk_mem_gen_0_0' [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_blk_mem_gen_0_0' (3#1) [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_processing_system7_0_0' [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_processing_system7_0_0' (4#1) [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'LED_RAM_processing_system7_0_0' requires 66 connections, but only 63 given [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:318]
INFO: [Synth 8-6157] synthesizing module 'LED_RAM_rst_ps7_0_100M_0' [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_rst_ps7_0_100M_0' (5#1) [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/.Xil/Vivado-2838-jacoboffersen/realtime/LED_RAM_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'LED_RAM_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:382]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM' (6#1) [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LED_RAM_wrapper' (7#1) [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'mem_interface' (8#1) [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:18]
INFO: [Synth 8-3491] module 'm_row' declared at '/home/jacoboffersen/Repos/lab4/src/row.vhd:8' bound to instance 'row0' of component 'm_row' [/home/jacoboffersen/Repos/lab4/src/led_matrix.vhd:168]
INFO: [Synth 8-638] synthesizing module 'm_row' [/home/jacoboffersen/Repos/lab4/src/row.vhd:20]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-638] synthesizing module 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:19]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/jacoboffersen/Repos/lab4/src/pwm_generator.vhd:12' bound to instance 'pwm_generator_r' of component 'm_pwm_generator' [/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:30]
INFO: [Synth 8-638] synthesizing module 'm_pwm_generator' [/home/jacoboffersen/Repos/lab4/src/pwm_generator.vhd:20]
WARNING: [Synth 8-614] signal 'ocr' is read in the process but is not in the sensitivity list [/home/jacoboffersen/Repos/lab4/src/pwm_generator.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'm_pwm_generator' (9#1) [/home/jacoboffersen/Repos/lab4/src/pwm_generator.vhd:20]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/jacoboffersen/Repos/lab4/src/pwm_generator.vhd:12' bound to instance 'pwm_generator_g' of component 'm_pwm_generator' [/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:39]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/jacoboffersen/Repos/lab4/src/pwm_generator.vhd:12' bound to instance 'pwm_generator_b' of component 'm_pwm_generator' [/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'm_color_channel' (10#1) [/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:19]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/lab4/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/lab4/src/row.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'm_row' (11#1) [/home/jacoboffersen/Repos/lab4/src/row.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'led_matrix' (12#1) [/home/jacoboffersen/Repos/lab4/src/led_matrix.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'top' (13#1) [/home/jacoboffersen/Repos/lab4/src/top.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1404.125 ; gain = 132.535 ; free physical = 7975 ; free virtual = 59055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[31] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[30] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[29] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[28] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[27] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[26] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[25] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[24] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[23] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[22] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[21] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[20] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[19] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[18] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[17] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[16] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[15] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[14] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[13] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[12] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[11] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[10] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[9] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[8] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[7] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[6] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[5] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[4] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[3] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[2] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[1] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_din[0] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_rst to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_we[3] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_we[2] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_we[1] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_we[0] to constant 0 [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:135]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1404.125 ; gain = 132.535 ; free physical = 7975 ; free virtual = 59056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1404.125 ; gain = 132.535 ; free physical = 7975 ; free virtual = 59056
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0/LED_RAM_processing_system7_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0'
Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0'
Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0/LED_RAM_axi_bram_ctrl_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0'
Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0/LED_RAM_axi_smc_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc'
Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0/LED_RAM_rst_ps7_0_100M_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/rst_ps7_0_100M'
Parsing XDC File [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc:24]
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacoboffersen/Repos/lab4/src/RGB_Matrix_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.711 ; gain = 0.000 ; free physical = 7722 ; free virtual = 58802
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7802 ; free virtual = 58883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7802 ; free virtual = 58883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7804 ; free virtual = 58885
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "addr_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'led_matrix'
INFO: [Synth 8-5544] ROM "red_threshold" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_sig" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_ready |                               00 |                               11
         state_shift_row |                               01 |                               00
               state_get |                               10 |                               01
              state_wait |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'led_matrix'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7795 ; free virtual = 58876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module led_matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'addr_s_reg[2:0]' into 'addr_s_reg[2:0]' [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:61]
INFO: [Synth 8-4471] merging register 'addr_tmp_reg[2:0]' into 'addr_tmp_reg[2:0]' [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element addr_s_reg was removed.  [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element addr_tmp_reg was removed.  [/home/jacoboffersen/Repos/lab4/src/mem_interface.vhd:89]
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[0]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[1]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[8]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_matrix0/mem_interface0/addr_reg[9] )
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[10]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[11]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[12]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[13]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[14]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[15]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[16]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[17]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[18]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[19]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[20]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[21]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[22]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[23]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[24]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[25]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[26]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[27]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[28]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[29]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'led_matrix0/mem_interface0/addr_reg[30]' (FDRE) to 'led_matrix0/mem_interface0/addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_matrix0/mem_interface0/addr_reg[31] )
WARNING: [Synth 8-3332] Sequential element (led_matrix0/mem_interface0/addr_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (led_matrix0/mem_interface0/addr_reg[9]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7779 ; free virtual = 58862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/FCLK_CLK0' to pin 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/bram_clk_a' to pin 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7654 ; free virtual = 58737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7652 ; free virtual = 58735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |LED_RAM_axi_bram_ctrl_0_0      |         1|
|2     |LED_RAM_axi_smc_0              |         1|
|3     |LED_RAM_blk_mem_gen_0_0        |         1|
|4     |LED_RAM_processing_system7_0_0 |         1|
|5     |LED_RAM_rst_ps7_0_100M_0       |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |LED_RAM_axi_bram_ctrl_0_0      |     1|
|2     |LED_RAM_axi_smc_0              |     1|
|3     |LED_RAM_blk_mem_gen_0_0        |     1|
|4     |LED_RAM_processing_system7_0_0 |     1|
|5     |LED_RAM_rst_ps7_0_100M_0       |     1|
|6     |BUFG                           |     2|
|7     |CARRY4                         |    51|
|8     |LUT1                           |     3|
|9     |LUT2                           |    10|
|10    |LUT3                           |    11|
|11    |LUT4                           |   200|
|12    |LUT5                           |    11|
|13    |LUT6                           |     3|
|14    |FDRE                           |   618|
|15    |FDSE                           |     4|
|16    |IBUF                           |     1|
|17    |OBUF                           |    32|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-------------------+------+
|      |Instance                                         |Module             |Cells |
+------+-------------------------------------------------+-------------------+------+
|1     |top                                              |                   |  1484|
|2     |  led_matrix0                                    |led_matrix         |  1449|
|3     |    row0                                         |m_row              |   240|
|4     |      \gen_color_channels[0].m_color_channel_nr  |m_color_channel    |    30|
|5     |        pwm_generator_b                          |m_pwm_generator_27 |    10|
|6     |        pwm_generator_g                          |m_pwm_generator_28 |    10|
|7     |        pwm_generator_r                          |m_pwm_generator_29 |    10|
|8     |      \gen_color_channels[1].m_color_channel_nr  |m_color_channel_0  |    30|
|9     |        pwm_generator_b                          |m_pwm_generator_24 |    10|
|10    |        pwm_generator_g                          |m_pwm_generator_25 |    10|
|11    |        pwm_generator_r                          |m_pwm_generator_26 |    10|
|12    |      \gen_color_channels[2].m_color_channel_nr  |m_color_channel_1  |    30|
|13    |        pwm_generator_b                          |m_pwm_generator_21 |    10|
|14    |        pwm_generator_g                          |m_pwm_generator_22 |    10|
|15    |        pwm_generator_r                          |m_pwm_generator_23 |    10|
|16    |      \gen_color_channels[3].m_color_channel_nr  |m_color_channel_2  |    30|
|17    |        pwm_generator_b                          |m_pwm_generator_18 |    10|
|18    |        pwm_generator_g                          |m_pwm_generator_19 |    10|
|19    |        pwm_generator_r                          |m_pwm_generator_20 |    10|
|20    |      \gen_color_channels[4].m_color_channel_nr  |m_color_channel_3  |    30|
|21    |        pwm_generator_b                          |m_pwm_generator_15 |    10|
|22    |        pwm_generator_g                          |m_pwm_generator_16 |    10|
|23    |        pwm_generator_r                          |m_pwm_generator_17 |    10|
|24    |      \gen_color_channels[5].m_color_channel_nr  |m_color_channel_4  |    30|
|25    |        pwm_generator_b                          |m_pwm_generator_12 |    10|
|26    |        pwm_generator_g                          |m_pwm_generator_13 |    10|
|27    |        pwm_generator_r                          |m_pwm_generator_14 |    10|
|28    |      \gen_color_channels[6].m_color_channel_nr  |m_color_channel_5  |    30|
|29    |        pwm_generator_b                          |m_pwm_generator_9  |    10|
|30    |        pwm_generator_g                          |m_pwm_generator_10 |    10|
|31    |        pwm_generator_r                          |m_pwm_generator_11 |    10|
|32    |      \gen_color_channels[7].m_color_channel_nr  |m_color_channel_6  |    30|
|33    |        pwm_generator_b                          |m_pwm_generator    |    10|
|34    |        pwm_generator_g                          |m_pwm_generator_7  |    10|
|35    |        pwm_generator_r                          |m_pwm_generator_8  |    10|
|36    |    mem_interface0                               |mem_interface      |   959|
|37    |      block_ram_interface0                       |LED_RAM_wrapper    |   538|
|38    |        LED_RAM_i                                |LED_RAM            |   538|
+------+-------------------------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7651 ; free virtual = 58734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1767.711 ; gain = 132.535 ; free physical = 7709 ; free virtual = 58792
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.711 ; gain = 496.121 ; free physical = 7709 ; free virtual = 58792
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1767.711 ; gain = 507.664 ; free physical = 7702 ; free virtual = 58785
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/Repos/lab4/lab4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1791.723 ; gain = 0.000 ; free physical = 7701 ; free virtual = 58784
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 20:21:43 2019...
