# RIE Generator â€” RISC-V Vector Intrinsic Emulation Generator

A Python code generator that produces C functions emulating RISC-V vector extension instructions (Zvkb, Zvdot4a8i) using only standard RVV 1.0 intrinsics.

## Overview

Some RISC-V vector extensions (e.g. Zvkb for vector crypto bit-manipulation) introduce new instructions that may not yet be available on all hardware. This tool automatically generates C emulation functions that implement the same semantics using base RVV 1.0 instructions (`vsrl`, `vsll`, `vor`, `vand`, `vnot`, â€¦).

### Supported Extensions

| Extension | Instructions | Status |
|-----------|-------------|--------|
| **Zvkb** | `vror`, `vrol`, `vandn`, `vbrev8`, `vrev8` | âœ… Implemented |
| **Zvdot4a8i** | â€” | ðŸš§ Placeholder |

### Supported Intrinsic Variants

- **Operand types**: `vv` (vector-vector), `vx` (vector-scalar)
- **Element widths**: 8, 16, 32, 64-bit unsigned integers
- **LMUL**: m1, m2, m4, m8
- **Policies**: tail undisturbed/agnostic, mask undisturbed/agnostic

## Directory Structure

```
rvv-intrinsic-emulation/
â”œâ”€â”€ src/rie_generator/          # Python package
â”‚   â”œâ”€â”€ __init__.py             # Package exports
â”‚   â”œâ”€â”€ core.py                 # Core IR types, enums, and C code generation
â”‚   â”œâ”€â”€ zvkb_emulation.py       # Zvkb instruction emulation descriptions
â”‚   â””â”€â”€ zvdot4a8i_emulation.py  # Zvdot4a8i (placeholder)
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ generate_emulation.py   # Standalone CLI script
â”‚   â”œâ”€â”€ rie_generator.py        # Legacy generator module
â”‚   â””â”€â”€ zvbb_emulation.py       # Legacy Zvbb script
â”œâ”€â”€ pyproject.toml              # Python packaging configuration
â”œâ”€â”€ LICENSE                     # MIT License
â””â”€â”€ README.md
```

## Usage

### Standalone (no installation required)

```bash
# Generate Zvkb emulation to stdout
python3 scripts/generate_emulation.py -e zvkb

# Write to a file
python3 scripts/generate_emulation.py -e zvkb -o zvkb_emu.h

# Generate all extensions
python3 scripts/generate_emulation.py
```

### As an Installed Package

```bash
python3 -m venv venv
source venv/bin/activate
pip install -e .

# CLI entry points
rie-zvkb > zvkb_emu.h
rie-zvdot4a8i > zvdot4a8i_emu.h
```

### As a Library

```python
from rie_generator import (
    EltType, LMULType, OperationType,
    Operation, OperationDesciptor, Input,
    NodeFormatDescriptor, NodeFormatType,
    generate_intrinsic_from_operation,
)
from rie_generator.zvkb_emulation import rotate_right, and_not, brev8, rev8
```

## How It Works

The generator builds an intermediate representation (IR) of each emulated instruction as a tree of `Operation` nodes, then lowers that IR to C code using RVV 1.0 intrinsics.

**Example â€” `vror` (rotate right):**
```
rotate_right(x, n) = vor(vsrl(x, n), vsll(x, width - n))
```

**Example â€” `vandn` (and-not):**
```
vandn(x, y) = vand(x, vnot(y))
```

## Requirements

- Python â‰¥ 3.8 (no external dependencies for code generation)

## License

MIT â€” see [LICENSE](LICENSE).

## References

- [RISC-V Vector Extension Specification](https://github.com/riscv/riscv-v-spec)
- [RISC-V Cryptography Extensions (Zvkb)](https://github.com/riscv/riscv-crypto)
- [RISC-V Vector Intrinsics](https://github.com/riscv-non-isa/rvv-intrinsic-doc)
