# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Tx_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Semester2/UART/UART/TxV2.1/proclock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:59 on Aug 08,2021
# vcom -reportprogress 300 -93 -work work D:/Semester2/UART/UART/TxV2.1/proclock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fullspeed
# -- Compiling architecture fs of fullspeed
# -- Compiling entity proclock
# -- Compiling architecture pro of proclock
# End time: 22:15:00 on Aug 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Semester2/UART/UART/TxV2.1/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:00 on Aug 08,2021
# vcom -reportprogress 300 -93 -work work D:/Semester2/UART/UART/TxV2.1/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture one of counter
# End time: 22:15:00 on Aug 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Semester2/UART/UART/TxV2.1/TxV2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:00 on Aug 08,2021
# vcom -reportprogress 300 -93 -work work D:/Semester2/UART/UART/TxV2.1/TxV2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Tx
# -- Compiling architecture Version2_transmit of Tx
# End time: 22:15:00 on Aug 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Semester2/UART/UART/TxV2.1/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:00 on Aug 08,2021
# vcom -reportprogress 300 -93 -work work D:/Semester2/UART/UART/TxV2.1/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity demo
# -- Compiling architecture one of demo
# End time: 22:15:00 on Aug 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  demo
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" demo 
# Start time: 22:15:02 on Aug 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.demo(one)
# Loading ieee.numeric_std(body)
# Loading work.tx(version2_transmit)
# Loading work.proclock(pro)
# Loading work.fullspeed(fs)
# Loading work.counter(one)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 ms
run 5 ms
# End time: 22:16:05 on Aug 08,2021, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
