OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/tirtha/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/spm/runs/run4/tmp/routing/23-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 92580 103300 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     847
Number of terminals:      38
Number of snets:          2
Number of nets:           318

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 65.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11908.
[INFO DRT-0033] mcon shape region query size = 2808.
[INFO DRT-0033] met1 shape region query size = 2740.
[INFO DRT-0033] via shape region query size = 600.
[INFO DRT-0033] met2 shape region query size = 373.
[INFO DRT-0033] via2 shape region query size = 480.
[INFO DRT-0033] met3 shape region query size = 383.
[INFO DRT-0033] via3 shape region query size = 480.
[INFO DRT-0033] met4 shape region query size = 168.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 137 pins.
[INFO DRT-0081]   Complete 47 unique inst patterns.
[INFO DRT-0084]   Complete 185 groups.
#scanned instances     = 847
#unique  instances     = 65
#stdCellGenAp          = 1206
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 884
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 947
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 120.21 (MB), peak = 120.21 (MB)

Number of guides:     1861

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 665.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 512.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 269.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 23.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 934 vertical wires in 1 frboxes and 535 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 70 vertical wires in 1 frboxes and 148 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.46 (MB), peak = 124.46 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.46 (MB), peak = 124.46 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 131.45 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 138.26 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 141.87 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:01, memory = 143.67 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1      6      3      6
Min Hole             0      1      0      0
Recheck              0     15      3      0
Short                0     11      0      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 486.48 (MB), peak = 486.48 (MB)
Total wire length = 4894 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2497 um.
Total wire length on LAYER met2 = 2304 um.
Total wire length on LAYER met3 = 92 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1781.
Up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     875
           met2      23
           met3       0
           met4       0
-----------------------
                   1781


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 487.77 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 487.77 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:00, memory = 489.57 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:00, memory = 489.57 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:00, memory = 489.57 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 489.57 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:00, memory = 491.63 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:00, memory = 491.63 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 491.63 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 491.63 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2
Metal Spacing        7      3
Recheck              3      1
Short               14      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 494.68 (MB), peak = 494.68 (MB)
Total wire length = 4868 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2447 um.
Total wire length on LAYER met2 = 2329 um.
Total wire length on LAYER met3 = 90 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1793.
Up-via summary (total 1793):

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     887
           met2      23
           met3       0
           met4       0
-----------------------
                   1793


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 494.68 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 494.68 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 494.68 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 495.97 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 502.99 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 504.79 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 504.79 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:00, memory = 504.79 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 504.79 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 504.79 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        3
Short                2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 504.79 (MB), peak = 504.79 (MB)
Total wire length = 4872 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2442 um.
Total wire length on LAYER met2 = 2338 um.
Total wire length on LAYER met3 = 90 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1773.
Up-via summary (total 1773):

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     867
           met2      23
           met3       0
           met4       0
-----------------------
                   1773


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:01, memory = 504.79 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 504.79 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 504.79 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 504.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 504.79 (MB), peak = 504.79 (MB)
Total wire length = 4873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2436 um.
Total wire length on LAYER met2 = 2339 um.
Total wire length on LAYER met3 = 97 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1782.
Up-via summary (total 1782):

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     872
           met2      27
           met3       0
           met4       0
-----------------------
                   1782


[INFO DRT-0198] Complete detail routing.
Total wire length = 4873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2436 um.
Total wire length on LAYER met2 = 2339 um.
Total wire length on LAYER met3 = 97 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1782.
Up-via summary (total 1782):

-----------------------
 FR_MASTERSLICE       0
            li1     883
           met1     872
           met2      27
           met3       0
           met4       0
-----------------------
                   1782


[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 504.79 (MB), peak = 504.79 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/spm/runs/run4/results/routing/spm.odb'…
Writing netlist to '/openlane/designs/spm/runs/run4/results/routing/spm.nl.v'…
Writing powered netlist to '/openlane/designs/spm/runs/run4/results/routing/spm.pnl.v'…
Writing layout to '/openlane/designs/spm/runs/run4/results/routing/spm.def'…
