// Seed: 3661979597
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output tri1 id_5
);
  parameter id_7 = 1;
  assign id_5 = id_7 - id_0 ? id_7 : id_4;
  wor id_8;
  ;
  generate
    assign id_5 = 1;
    integer [1 : -1] id_9;
    ;
    begin : LABEL_0
      assign id_8 = -1;
    end
  endgenerate
  wire id_10, id_11, id_12, id_13;
  wire id_14;
  assign id_12 = -1;
  wire id_15, id_16, id_17;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wire id_3
    , id_19,
    output supply0 id_4,
    output wand id_5,
    output supply0 id_6,
    input tri id_7,
    input supply0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri0 id_13,
    output tri id_14,
    output uwire id_15,
    output wor id_16,
    input tri0 id_17
);
  assign id_4 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_17,
      id_17,
      id_3
  );
endmodule
