$date
	Thu Oct 12 03:26:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Overflow $end
$var wire 3 " Output [2:0] $end
$var reg 1 # Clk $end
$var reg 1 $ En $end
$var reg 1 % Reset $end
$scope module myGray $end
$var wire 1 # Clk $end
$var wire 1 $ En $end
$var wire 1 % Reset $end
$var wire 3 & Output [2:0] $end
$var reg 1 ! Overflow $end
$var reg 3 ' cnt [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
0#
b0 "
0!
$end
#1
1#
#2
0#
1$
0%
#3
b1 "
b1 &
b1 '
1#
#4
0#
#5
b11 "
b11 &
b10 '
1#
#6
0#
#7
b10 "
b10 &
b11 '
1#
#8
0#
#9
b110 "
b110 &
b100 '
1#
#10
0#
#11
b111 "
b111 &
b101 '
1#
#12
0#
#13
b101 "
b101 &
b110 '
1#
#14
0#
#15
b100 "
b100 &
b111 '
1#
#16
0#
#17
b0 "
b0 &
1!
b0 '
1#
#18
0#
#19
b1 "
b1 &
b1 '
1#
#20
0#
