// Seed: 627988148
module module_0 (
    output logic id_0,
    output logic id_1,
    output logic id_2,
    input id_3,
    output logic id_4
);
  defparam id_5.id_6 = id_5; type_21(
      1, 1, id_5
  );
  assign id_2 = 1'b0;
  tri   id_7;
  logic id_8 = 1;
  logic id_9;
  assign id_0 = id_5;
  logic id_10 = id_3;
  assign id_7[1] = id_3;
  type_26(
      1, id_3, 1
  );
  logic id_11;
  type_27(
      1, 1'h0, 1, 1'b0
  );
  assign id_7[1] = id_9;
  logic id_12 = id_5, id_13;
  assign id_0 = 1'h0;
  logic id_14, id_15;
  logic id_16;
  assign id_16 = 1;
  assign id_8  = 1;
endmodule
