Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  2 14:47:51 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WifiTopLevel_timing_summary_routed.rpt -pb WifiTopLevel_timing_summary_routed.pb -rpx WifiTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : WifiTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.949        0.000                      0                  567        0.118        0.000                      0                  567        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.949        0.000                      0                  567        0.118        0.000                      0                  567        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.612ns (29.486%)  route 3.855ns (70.514%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.711     9.521    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.869 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.742    10.611    i_esp8226/i_tx_n_1
    SLICE_X6Y54          FDRE                                         r  i_esp8226/current_char_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  i_esp8226/current_char_reg[0]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.560    i_esp8226/current_char_reg[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.612ns (29.562%)  route 3.841ns (70.438%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.711     9.521    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.869 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.728    10.597    i_esp8226/i_tx_n_1
    SLICE_X6Y53          FDRE                                         r  i_esp8226/current_char_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  i_esp8226/current_char_reg[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.560    i_esp8226/current_char_reg[2]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.612ns (29.562%)  route 3.841ns (70.438%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.711     9.521    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.869 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.728    10.597    i_esp8226/i_tx_n_1
    SLICE_X6Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.560    i_esp8226/current_char_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.612ns (29.562%)  route 3.841ns (70.438%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.711     9.521    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.869 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.728    10.597    i_esp8226/i_tx_n_1
    SLICE_X6Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    14.560    i_esp8226/current_char_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.612ns (29.200%)  route 3.909ns (70.800%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.711     9.521    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.869 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.796    10.664    i_esp8226/i_tx_n_1
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg[3]/C
                         clock pessimism              0.296    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429    14.680    i_esp8226/current_char_reg[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.612ns (29.200%)  route 3.909ns (70.800%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.711     9.521    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.869 r  i_esp8226/i_tx/current_char_rep[3]_i_1/O
                         net (fo=6, routed)           0.796    10.664    i_esp8226/i_tx_n_1
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
                         clock pessimism              0.296    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429    14.680    i_esp8226/current_char_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.612ns (30.304%)  route 3.707ns (69.696%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.544     9.354    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.702 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.761    10.463    i_esp8226/i_tx_n_2
    SLICE_X5Y53          FDRE                                         r  i_esp8226/current_char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  i_esp8226/current_char_reg[1]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y53          FDRE (Setup_fdre_C_CE)      -0.205    14.879    i_esp8226/current_char_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.612ns (30.304%)  route 3.707ns (69.696%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.544     9.354    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.702 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.761    10.463    i_esp8226/i_tx_n_2
    SLICE_X4Y53          FDRE                                         r  i_esp8226/current_char_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  i_esp8226/current_char_reg[7]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y53          FDRE (Setup_fdre_C_CE)      -0.205    14.879    i_esp8226/current_char_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.612ns (30.304%)  route 3.707ns (69.696%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.544     9.354    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.702 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.761    10.463    i_esp8226/i_tx_n_2
    SLICE_X5Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[1]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y53          FDRE (Setup_fdre_C_CE)      -0.205    14.879    i_esp8226/current_char_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.612ns (30.304%)  route 3.707ns (69.696%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.623     5.144    i_esp8226/clk100_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=30, routed)          1.560     7.159    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.283 f  i_esp8226/tx_data[5]_i_4/O
                         net (fo=1, routed)           0.000     7.283    i_esp8226/tx_data[5]_i_4_n_0
    SLICE_X7Y50          MUXF7 (Prop_muxf7_I0_O)      0.238     7.521 f  i_esp8226/tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     7.521    i_esp8226/tx_data_reg[5]_i_2_n_0
    SLICE_X7Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     7.625 f  i_esp8226/tx_data_reg[5]_i_1/O
                         net (fo=3, routed)           0.842     8.468    i_esp8226/tx_data_reg[5]_i_1_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I0_O)        0.342     8.810 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.544     9.354    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.348     9.702 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.761    10.463    i_esp8226/i_tx_n_2
    SLICE_X4Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.507    14.848    i_esp8226/clk100_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  i_esp8226/current_char_reg_rep[4]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y53          FDRE (Setup_fdre_C_CE)      -0.205    14.879    i_esp8226/current_char_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_esp8226/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/delay_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.479    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  i_esp8226/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  i_esp8226/delay_counter_reg[3]/Q
                         net (fo=2, routed)           0.149     1.792    i_esp8226/delay_counter_reg[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  i_esp8226/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.837    i_esp8226/delay_counter[0]_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  i_esp8226/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.947    i_esp8226/delay_counter_reg[0]_i_2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.000 r  i_esp8226/delay_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    i_esp8226/delay_counter_reg[4]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    i_esp8226/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_esp8226/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/delay_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.479    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  i_esp8226/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  i_esp8226/delay_counter_reg[3]/Q
                         net (fo=2, routed)           0.149     1.792    i_esp8226/delay_counter_reg[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  i_esp8226/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.837    i_esp8226/delay_counter[0]_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  i_esp8226/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.947    i_esp8226/delay_counter_reg[0]_i_2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.013 r  i_esp8226/delay_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    i_esp8226/delay_counter_reg[4]_i_1_n_5
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    i_esp8226/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_esp8226/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/sending_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.325%)  route 0.341ns (64.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.592     1.475    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  i_esp8226/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_esp8226/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.341     1.957    i_esp8226/i_tx/tx_data_reg[5]
    SLICE_X6Y49          LUT4 (Prop_lut4_I0_O)        0.045     2.002 r  i_esp8226/i_tx/sending[6]_i_1/O
                         net (fo=1, routed)           0.000     2.002    i_esp8226/i_tx/sending[6]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  i_esp8226/i_tx/sending_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     1.992    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  i_esp8226/i_tx/sending_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.869    i_esp8226/i_tx/sending_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_esp8226/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/delay_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.479    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  i_esp8226/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  i_esp8226/delay_counter_reg[3]/Q
                         net (fo=2, routed)           0.149     1.792    i_esp8226/delay_counter_reg[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  i_esp8226/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.837    i_esp8226/delay_counter[0]_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  i_esp8226/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.947    i_esp8226/delay_counter_reg[0]_i_2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.036 r  i_esp8226/delay_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    i_esp8226/delay_counter_reg[4]_i_1_n_6
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    i_esp8226/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_esp8226/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/delay_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.479    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  i_esp8226/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  i_esp8226/delay_counter_reg[3]/Q
                         net (fo=2, routed)           0.149     1.792    i_esp8226/delay_counter_reg[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  i_esp8226/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.837    i_esp8226/delay_counter[0]_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  i_esp8226/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.947    i_esp8226/delay_counter_reg[0]_i_2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.038 r  i_esp8226/delay_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    i_esp8226/delay_counter_reg[4]_i_1_n_4
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  i_esp8226/delay_counter_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    i_esp8226/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_esp8226/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/delay_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.479    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  i_esp8226/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  i_esp8226/delay_counter_reg[3]/Q
                         net (fo=2, routed)           0.149     1.792    i_esp8226/delay_counter_reg[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  i_esp8226/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.837    i_esp8226/delay_counter[0]_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  i_esp8226/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.947    i_esp8226/delay_counter_reg[0]_i_2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.987 r  i_esp8226/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    i_esp8226/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  i_esp8226/delay_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    i_esp8226/delay_counter_reg[8]_i_1_n_7
    SLICE_X2Y51          FDRE                                         r  i_esp8226/delay_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  i_esp8226/delay_counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.882    i_esp8226/delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_esp8226/state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/state_last_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.764%)  route 0.337ns (67.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.479    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y48          FDSE                                         r  i_esp8226/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDSE (Prop_fdse_C_Q)         0.164     1.643 r  i_esp8226/state_reg[2]/Q
                         net (fo=23, routed)          0.337     1.980    i_esp8226/state_reg_n_0_[2]
    SLICE_X3Y50          FDRE                                         r  i_esp8226/state_last_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  i_esp8226/state_last_reg[2]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.066     1.814    i_esp8226/state_last_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_esp8226/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/delay_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.479    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  i_esp8226/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  i_esp8226/delay_counter_reg[3]/Q
                         net (fo=2, routed)           0.149     1.792    i_esp8226/delay_counter_reg[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  i_esp8226/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.837    i_esp8226/delay_counter[0]_i_4_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  i_esp8226/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.947    i_esp8226/delay_counter_reg[0]_i_2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.987 r  i_esp8226/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    i_esp8226/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.053 r  i_esp8226/delay_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    i_esp8226/delay_counter_reg[8]_i_1_n_5
    SLICE_X2Y51          FDRE                                         r  i_esp8226/delay_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  i_esp8226/delay_counter_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.882    i_esp8226/delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.563     1.446    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  i_esp8226/i_rx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  i_esp8226/i_rx/data_reg[6]/Q
                         net (fo=1, routed)           0.082     1.692    i_esp8226/i_rx_n_4
    SLICE_X9Y59          FDRE                                         r  i_esp8226/last_rx_chars_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.832     1.960    i_esp8226/clk100_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  i_esp8226/last_rx_chars_reg[6]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.057     1.516    i_esp8226/last_rx_chars_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_esp8226/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/sending_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.592     1.475    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  i_esp8226/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  i_esp8226/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.110     1.749    i_esp8226/i_tx/tx_data_reg[3]
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.794 r  i_esp8226/i_tx/sending[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    i_esp8226/i_tx/sending[4]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  i_esp8226/i_tx/sending_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     1.990    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  i_esp8226/i_tx/sending_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.612    i_esp8226/i_tx/sending_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y54    i_esp8226/current_char_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53    i_esp8226/current_char_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    i_esp8226/current_char_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y54    i_esp8226/current_char_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    i_esp8226/current_char_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    i_esp8226/current_char_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    i_esp8226/current_char_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53    i_esp8226/current_char_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    i_esp8226/current_char_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    i_esp8226/last_rx_chars_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    i_esp8226/last_rx_chars_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    i_esp8226/last_rx_chars_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    i_esp8226/last_rx_chars_reg[61]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    i_esp8226/last_rx_chars_reg[63]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    i_esp8226/last_rx_chars_reg[66]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    i_esp8226/last_rx_chars_reg[67]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    i_esp8226/last_rx_chars_reg[70]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63    i_esp8226/last_rx_chars_reg[72]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    i_esp8226/rx_seeing_ok_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    i_esp8226/delay_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    i_esp8226/delay_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    i_esp8226/delay_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    i_esp8226/delay_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    i_esp8226/delay_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    i_esp8226/delay_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    i_esp8226/delay_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    i_esp8226/delay_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54    i_esp8226/delay_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    i_esp8226/delay_counter_reg[24]/C



