

================================================================
== Vitis HLS Report for 'implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1'
================================================================
* Date:           Sun May  5 21:30:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.277 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PCA_filtermat_loop_VITIS_LOOP_160_1  |        ?|        ?|        37|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%index_1 = alloca i32 1" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 40 'alloca' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 41 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln1601 = alloca i32 1"   --->   Operation 42 'alloca' 'add_ln1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%index = alloca i32 1" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 43 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 44 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 45 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%eigIndexes_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eigIndexes_2"   --->   Operation 46 'read' 'eigIndexes_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%eigIndexes_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eigIndexes_1"   --->   Operation 47 'read' 'eigIndexes_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%eigIndexes_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eigIndexes"   --->   Operation 48 'read' 'eigIndexes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 49 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sub_ln158_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %sub_ln158"   --->   Operation 50 'read' 'sub_ln158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten14"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln158 = store i32 0, i32 %i_2" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 52 'store' 'store_ln158' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln156 = store i32 0, i32 %index" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 53 'store' 'store_ln156' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln160 = store i2 0, i2 %j" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 54 'store' 'store_ln160' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln156 = store i32 0, i32 %index_1" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 55 'store' 'store_ln156' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i25"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i34 %indvar_flatten14" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 57 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.90ns)   --->   "%icmp_ln158 = icmp_eq  i34 %indvar_flatten14_load, i34 %sub_ln158_read" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 58 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.90ns)   --->   "%add_ln158 = add i34 %indvar_flatten14_load, i34 1" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 59 'add' 'add_ln158' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %for.inc11.i, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EE9filterMatIjEEvPdjjPT_S5_.exit.exitStub" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 60 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%index_1_load = load i32 %index_1" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 61 'load' 'index_1_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 62 'load' 'j_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%add_ln1601_load = load i32 %add_ln1601" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 63 'load' 'add_ln1601_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%index_load = load i32 %index" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 64 'load' 'index_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.43ns)   --->   "%icmp_ln160 = icmp_eq  i2 %j_load, i2 3" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 65 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln156_1 = select i1 %icmp_ln160, i2 0, i2 %j_load" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 66 'select' 'select_ln156_1' <Predicate = (!icmp_ln158)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.22ns)   --->   "%select_ln156_2 = select i1 %icmp_ln160, i32 %add_ln1601_load, i32 %index_1_load" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 67 'select' 'select_ln156_2' <Predicate = (!icmp_ln158)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.22ns)   --->   "%select_ln158_1 = select i1 %icmp_ln160, i32 %add_ln1601_load, i32 %index_load" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 68 'select' 'select_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln156_2, i32 31" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 69 'bitselect' 'tmp_5' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln156)   --->   "%select_ln156_3 = select i1 %tmp_5, i32 4294967295, i32 0" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 70 'select' 'select_ln156_3' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln156 = xor i32 %select_ln156_2, i32 %select_ln156_3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 71 'xor' 'xor_ln156' <Predicate = (!icmp_ln158)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [36/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 72 'urem' 'urem_ln156' <Predicate = (!icmp_ln158)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.88ns)   --->   "%index_3 = add i32 %select_ln156_2, i32 1" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 73 'add' 'index_3' <Predicate = (!icmp_ln158)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.43ns)   --->   "%add_ln160_1 = add i2 %select_ln156_1, i2 1" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 74 'add' 'add_ln160_1' <Predicate = (!icmp_ln158)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.88ns)   --->   "%add_ln160 = add i32 %select_ln158_1, i32 3" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 75 'add' 'add_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln158 = store i34 %add_ln158, i34 %indvar_flatten14" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 76 'store' 'store_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.38>
ST_2 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln156 = store i32 %select_ln158_1, i32 %index" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 77 'store' 'store_ln156' <Predicate = (!icmp_ln158)> <Delay = 0.38>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln160 = store i32 %add_ln160, i32 %add_ln1601" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 78 'store' 'store_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln160 = store i2 %add_ln160_1, i2 %j" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 79 'store' 'store_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.38>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln156 = store i32 %index_3, i32 %index_1" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 80 'store' 'store_ln156' <Predicate = (!icmp_ln158)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i32 %select_ln156_2" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 81 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (2.27ns)   --->   "%mul_ln156 = mul i65 %zext_ln156_1, i65 5726623062" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 82 'mul' 'mul_ln156' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [35/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 83 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 84 [1/2] (2.27ns)   --->   "%mul_ln156 = mul i65 %zext_ln156_1, i65 5726623062" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 84 'mul' 'mul_ln156' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln156, i32 34, i32 64" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 85 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i31 %tmp_4" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 86 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [34/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 87 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%pcVecs_addr = getelementptr i64 %pcVecs, i64 0, i64 %zext_ln156" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 88 'getelementptr' 'pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%pcVecs_1_addr = getelementptr i64 %pcVecs_1, i64 0, i64 %zext_ln156" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 89 'getelementptr' 'pcVecs_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%pcVecs_2_addr = getelementptr i64 %pcVecs_2, i64 0, i64 %zext_ln156" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 90 'getelementptr' 'pcVecs_2_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 91 [33/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 91 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 92 [32/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 92 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 93 [31/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 93 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 94 [30/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 94 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 95 [29/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 95 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 96 [28/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 96 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 97 [27/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 97 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 98 [26/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 98 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 99 [25/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 99 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 100 [24/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 100 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 101 [23/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 101 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 102 [22/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 102 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 103 [21/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 103 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 104 [20/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 104 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 105 [19/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 105 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 106 [18/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 106 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 107 [17/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 107 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 108 [16/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 108 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 109 [15/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 109 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 110 [14/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 110 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 111 [13/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 111 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 112 [12/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 112 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 113 [11/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 113 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 114 [10/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 114 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 115 [9/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 115 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 116 [8/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 116 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 117 [7/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 117 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 118 [6/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 118 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 119 [5/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 119 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.10>
ST_34 : Operation 120 [1/1] (0.00ns)   --->   "%i_2_load = load i32 %i_2" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 120 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 121 [1/1] (0.88ns)   --->   "%i = add i32 %i_2_load, i32 1" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 121 'add' 'i' <Predicate = (icmp_ln160)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 122 [1/1] (0.22ns)   --->   "%select_ln158 = select i1 %icmp_ln160, i32 %i, i32 %i_2_load" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 122 'select' 'select_ln158' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i32 %select_ln158" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 123 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 124 [3/3] (0.99ns) (grouped into DSP with root node add_ln162)   --->   "%mul_ln160 = mul i8 %trunc_ln158, i8 %tmp_3" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 124 'mul' 'mul_ln160' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 125 [4/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 125 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln158 = store i32 %select_ln158, i32 %i_2" [./pca.hpp:158->./pca.hpp:202]   --->   Operation 126 'store' 'store_ln158' <Predicate = true> <Delay = 0.38>
ST_34 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.inc.i25" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 127 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 128 [2/3] (0.99ns) (grouped into DSP with root node add_ln162)   --->   "%mul_ln160 = mul i8 %trunc_ln158, i8 %tmp_3" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 128 'mul' 'mul_ln160' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 129 [3/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 129 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.16>
ST_36 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln162)   --->   "%mul_ln160 = mul i8 %trunc_ln158, i8 %tmp_3" [./pca.hpp:160->./pca.hpp:202]   --->   Operation 130 'mul' 'mul_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 131 [2/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 131 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 132 [1/1] (0.41ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %eigIndexes_read, i2 1, i8 %eigIndexes_1_read, i2 2, i8 %eigIndexes_2_read, i8 0, i2 %select_ln156_1" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 132 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 133 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln162 = add i8 %tmp, i8 %mul_ln160" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 133 'add' 'add_ln162' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 1.87>
ST_37 : Operation 134 [1/36] (1.16ns)   --->   "%urem_ln156 = urem i32 %xor_ln156, i32 3" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 134 'urem' 'urem_ln156' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i2 %urem_ln156" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 135 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 136 [1/1] (0.43ns)   --->   "%sub_ln156 = sub i2 2, i2 %trunc_ln156" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 136 'sub' 'sub_ln156' <Predicate = (tmp_5)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 137 [1/1] (0.27ns)   --->   "%select_ln156 = select i1 %tmp_5, i2 %sub_ln156, i2 %trunc_ln156" [./pca.hpp:156->./pca.hpp:202]   --->   Operation 137 'select' 'select_ln156' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 138 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln162 = add i8 %tmp, i8 %mul_ln160" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 138 'add' 'add_ln162' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i8 %add_ln162" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 139 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 140 [1/1] (0.00ns)   --->   "%eigVecs_addr = getelementptr i64 %eigVecs, i64 0, i64 %zext_ln162" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 140 'getelementptr' 'eigVecs_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 141 [2/2] (1.20ns)   --->   "%eigVecs_load = load i8 %eigVecs_addr" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 141 'load' 'eigVecs_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_37 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 1.91>
ST_38 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PCA_filtermat_loop_VITIS_LOOP_160_1_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:161->./pca.hpp:202]   --->   Operation 143 'specpipeline' 'specpipeline_ln161' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 144 [1/2] (1.20ns)   --->   "%eigVecs_load = load i8 %eigVecs_addr" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 144 'load' 'eigVecs_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_38 : Operation 145 [1/1] (0.66ns)   --->   "%switch_ln162 = switch i2 %select_ln156, void %arrayidx9.i35.case.2, i2 0, void %arrayidx9.i35.case.0, i2 1, void %arrayidx9.i35.case.1" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 145 'switch' 'switch_ln162' <Predicate = true> <Delay = 0.66>
ST_38 : Operation 146 [1/1] (0.71ns)   --->   "%store_ln162 = store i64 %eigVecs_load, i4 %pcVecs_1_addr" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 146 'store' 'store_ln162' <Predicate = (select_ln156 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_38 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx9.i35.exit" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 147 'br' 'br_ln162' <Predicate = (select_ln156 == 1)> <Delay = 0.00>
ST_38 : Operation 148 [1/1] (0.71ns)   --->   "%store_ln162 = store i64 %eigVecs_load, i4 %pcVecs_addr" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 148 'store' 'store_ln162' <Predicate = (select_ln156 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_38 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx9.i35.exit" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 149 'br' 'br_ln162' <Predicate = (select_ln156 == 0)> <Delay = 0.00>
ST_38 : Operation 150 [1/1] (0.71ns)   --->   "%store_ln162 = store i64 %eigVecs_load, i4 %pcVecs_2_addr" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 150 'store' 'store_ln162' <Predicate = (select_ln156 != 0 & select_ln156 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_38 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx9.i35.exit" [./pca.hpp:162->./pca.hpp:202]   --->   Operation 151 'br' 'br_ln162' <Predicate = (select_ln156 != 0 & select_ln156 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 34 bit ('indvar_flatten14') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten14' [21]  (0.387 ns)

 <State 2>: 2.106ns
The critical path consists of the following:
	'load' operation 2 bit ('j_load', ./pca.hpp:160->./pca.hpp:202) on local variable 'j', ./pca.hpp:160->./pca.hpp:202 [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln160', ./pca.hpp:160->./pca.hpp:202) [40]  (0.436 ns)
	'select' operation 32 bit ('select_ln156_2', ./pca.hpp:156->./pca.hpp:202) [42]  (0.227 ns)
	'xor' operation 32 bit ('xor_ln156', ./pca.hpp:156->./pca.hpp:202) [54]  (0.278 ns)
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 3>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln156', ./pca.hpp:156->./pca.hpp:202) [49]  (2.277 ns)

 <State 4>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln156', ./pca.hpp:156->./pca.hpp:202) [49]  (2.277 ns)

 <State 5>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 6>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 7>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 8>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 9>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 10>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 11>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 12>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 13>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 14>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 15>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 16>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 17>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 18>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 19>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 20>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 21>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 22>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 23>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 24>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 25>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 26>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 27>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 28>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 29>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 30>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 31>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 32>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 33>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 34>: 2.103ns
The critical path consists of the following:
	'load' operation 32 bit ('i_2_load', ./pca.hpp:158->./pca.hpp:202) on local variable 'i', ./pca.hpp:158->./pca.hpp:202 [37]  (0.000 ns)
	'add' operation 32 bit ('i', ./pca.hpp:158->./pca.hpp:202) [38]  (0.880 ns)
	'select' operation 32 bit ('select_ln158', ./pca.hpp:158->./pca.hpp:202) [43]  (0.227 ns)
	'mul' operation 8 bit of DSP[60] ('mul_ln160', ./pca.hpp:160->./pca.hpp:202) [46]  (0.996 ns)

 <State 35>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 36>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)

 <State 37>: 1.879ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln156', ./pca.hpp:156->./pca.hpp:202) [55]  (1.165 ns)
	'sub' operation 2 bit ('sub_ln156', ./pca.hpp:156->./pca.hpp:202) [57]  (0.436 ns)
	'select' operation 2 bit ('select_ln156', ./pca.hpp:156->./pca.hpp:202) [58]  (0.278 ns)

 <State 38>: 1.914ns
The critical path consists of the following:
	'load' operation 64 bit ('eigVecs_load', ./pca.hpp:162->./pca.hpp:202) on array 'eigVecs' [63]  (1.200 ns)
	'store' operation 0 bit ('store_ln162', ./pca.hpp:162->./pca.hpp:202) of variable 'eigVecs_load', ./pca.hpp:162->./pca.hpp:202 on array 'pcVecs_1' [70]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
