{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_conv_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"in2agg_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_conv_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_conv_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_conv_stencil_BANK_0.clk","self.clk"],
          ["ub_conv_stencil_BANK_1.clk","self.clk"],
          ["ub_conv_stencil_BANK_2.clk","self.clk"],
          ["ub_conv_stencil_BANK_1.data_in_0","self.op_hcompute_conv_stencil_1_write.0"],
          ["ub_conv_stencil_BANK_2.data_in_0","self.op_hcompute_conv_stencil_2_write.0"],
          ["ub_conv_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_conv_stencil_BANK_0.data_in_0","self.op_hcompute_conv_stencil_3_write.0"],
          ["ub_conv_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_conv_stencil_BANK_1.data_in_1","self.op_hcompute_conv_stencil_4_write.0"],
          ["ub_conv_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_conv_stencil_BANK_2.data_in_1","self.op_hcompute_conv_stencil_5_write.0"],
          ["ub_conv_stencil_BANK_0.data_in_1","self.op_hcompute_conv_stencil_write.0"],
          ["ub_conv_stencil_BANK_1.data_out_1","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["ub_conv_stencil_BANK_2.data_out_1","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["ub_conv_stencil_BANK_0.data_out_1","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_conv_stencil_BANK_0.flush","self.reset"],
          ["ub_conv_stencil_BANK_1.flush","self.reset"],
          ["ub_conv_stencil_BANK_2.flush","self.reset"],
          ["ub_conv_stencil_BANK_0_clk_en_const.out","ub_conv_stencil_BANK_0.clk_en"],
          ["ub_conv_stencil_BANK_0_clk_en_const.out","ub_conv_stencil_BANK_0.rst_n"],
          ["ub_conv_stencil_BANK_1_clk_en_const.out","ub_conv_stencil_BANK_1.clk_en"],
          ["ub_conv_stencil_BANK_1_clk_en_const.out","ub_conv_stencil_BANK_1.rst_n"],
          ["ub_conv_stencil_BANK_2_clk_en_const.out","ub_conv_stencil_BANK_2.clk_en"],
          ["ub_conv_stencil_BANK_2_clk_en_const.out","ub_conv_stencil_BANK_2.rst_n"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2137_i2138_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2137_i2138_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$i2137_i2138_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2142_i2143_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2142_i2143_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute$i2142_i2143_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_683_689_690_tree$_join_i2165_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_683_689_690_tree$_join_i2165_i2127.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute$add_683_689_690_tree$_join_i2165_i2127.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute$add_683_689_690_tree$_join_i2165_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute$add_683_689_690_tree$_join_i2165_i2127.data1"],
          ["inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.O0","inner_compute$add_683_689_690_tree$_join_i2165_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_683_689_690_tree$_join_i2165_i2127.inst"],
          ["self.clk","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.CLK"],
          ["inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.O0","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.data1"],
          ["inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.O0","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.inst"],
          ["self.clk","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.inst"],
          ["self.clk","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.O0","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_718_724_725_tree$_join_i2190_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_718_724_725_tree$_join_i2190_i2127.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute$add_718_724_725_tree$_join_i2190_i2127.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$add_718_724_725_tree$_join_i2190_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$add_718_724_725_tree$_join_i2190_i2127.data1"],
          ["inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.O0","inner_compute$add_718_724_725_tree$_join_i2190_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_718_724_725_tree$_join_i2190_i2127.inst"],
          ["self.clk","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.CLK"],
          ["inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.O0","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.data1"],
          ["inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.O0","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.inst"],
          ["self.clk","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.inst"],
          ["self.clk","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.O0","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_753_759_760_tree$_join_i2215_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_753_759_760_tree$_join_i2215_i2127.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute$add_753_759_760_tree$_join_i2215_i2127.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$add_753_759_760_tree$_join_i2215_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$add_753_759_760_tree$_join_i2215_i2127.data1"],
          ["inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.O0","inner_compute$add_753_759_760_tree$_join_i2215_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_753_759_760_tree$_join_i2215_i2127.inst"],
          ["self.clk","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.CLK"],
          ["inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.O0","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.data1"],
          ["inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.O0","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.inst"],
          ["self.clk","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.inst"],
          ["self.clk","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.O0","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_1_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_2_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2137_i2138_i131.inst","c0.out"],
          ["self.clk","i2137_i2138_i131.CLK"],
          ["self.out_conv_stencil","i2137_i2138_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2142_i2143_i131.inst","c0.out"],
          ["self.clk","i2142_i2143_i131.CLK"],
          ["self.out_conv_stencil","i2142_i2143_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_683_689_690_tree$_join_i2165_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_683_689_690_tree$opN_0$_join_i2161_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_683_689_690_tree$_join_i2165_i2127.CLK"],
          ["self.out_conv_stencil","add_683_689_690_tree$_join_i2165_i2127.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","add_683_689_690_tree$_join_i2165_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","add_683_689_690_tree$_join_i2165_i2127.data1"],
          ["add_683_689_690_tree$opN_0$_join_i2161_i1808.O0","add_683_689_690_tree$_join_i2165_i2127.data2"],
          ["c0.out","add_683_689_690_tree$_join_i2165_i2127.inst"],
          ["self.clk","add_683_689_690_tree$opN_0$_join_i2161_i1808.CLK"],
          ["add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.O0","add_683_689_690_tree$opN_0$_join_i2161_i1808.data1"],
          ["add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.O0","add_683_689_690_tree$opN_0$_join_i2161_i1808.data2"],
          ["c1.out","add_683_689_690_tree$opN_0$_join_i2161_i1808.inst"],
          ["self.clk","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data1"],
          ["self.in0_conv_stencil.0","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data2"],
          ["c2.out","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.inst"],
          ["self.clk","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.O0","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data2"],
          ["c3.out","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.inst","c4.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data1"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_718_724_725_tree$_join_i2190_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_718_724_725_tree$opN_0$_join_i2186_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_718_724_725_tree$_join_i2190_i2127.CLK"],
          ["self.out_conv_stencil","add_718_724_725_tree$_join_i2190_i2127.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","add_718_724_725_tree$_join_i2190_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","add_718_724_725_tree$_join_i2190_i2127.data1"],
          ["add_718_724_725_tree$opN_0$_join_i2186_i1808.O0","add_718_724_725_tree$_join_i2190_i2127.data2"],
          ["c0.out","add_718_724_725_tree$_join_i2190_i2127.inst"],
          ["self.clk","add_718_724_725_tree$opN_0$_join_i2186_i1808.CLK"],
          ["add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.O0","add_718_724_725_tree$opN_0$_join_i2186_i1808.data1"],
          ["add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.O0","add_718_724_725_tree$opN_0$_join_i2186_i1808.data2"],
          ["c1.out","add_718_724_725_tree$opN_0$_join_i2186_i1808.inst"],
          ["self.clk","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data1"],
          ["self.in0_conv_stencil.0","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data2"],
          ["c2.out","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.inst"],
          ["self.clk","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.O0","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data2"],
          ["c3.out","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.inst","c4.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_753_759_760_tree$_join_i2215_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_753_759_760_tree$opN_0$_join_i2211_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_753_759_760_tree$_join_i2215_i2127.CLK"],
          ["self.out_conv_stencil","add_753_759_760_tree$_join_i2215_i2127.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","add_753_759_760_tree$_join_i2215_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_753_759_760_tree$_join_i2215_i2127.data1"],
          ["add_753_759_760_tree$opN_0$_join_i2211_i1808.O0","add_753_759_760_tree$_join_i2215_i2127.data2"],
          ["c0.out","add_753_759_760_tree$_join_i2215_i2127.inst"],
          ["self.clk","add_753_759_760_tree$opN_0$_join_i2211_i1808.CLK"],
          ["add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.O0","add_753_759_760_tree$opN_0$_join_i2211_i1808.data1"],
          ["add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.O0","add_753_759_760_tree$opN_0$_join_i2211_i1808.data2"],
          ["c1.out","add_753_759_760_tree$opN_0$_join_i2211_i1808.inst"],
          ["self.clk","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data1"],
          ["self.in0_conv_stencil.0","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data2"],
          ["c2.out","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.inst"],
          ["self.clk","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.O0","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data2"],
          ["c3.out","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.inst","c4.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[13],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[14],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[15],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3599],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_3_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_conv_stencil_3_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_3_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_kernel_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[37],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[41],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U17"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[44],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[48],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[45],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[38],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[42],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[46],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[39],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[43],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[47],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[40],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_conv_stencil_3_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.data_out_0","self.op_hcompute_conv_stencil_3_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_conv_stencil_3_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.data_out_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.data_out_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U32":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U34":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U25":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U26":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U22":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U29":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U30":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U38"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U36"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4,120],"dimensionality":3,"extent":[4,30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U37"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U39"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U33"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U31"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4,12,36],"dimensionality":4,"extent":[4,3,3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U32"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U34"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U25"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U23"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U24"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U26"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U21"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U20"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U22"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U29"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U27"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U28"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U30"
          }
        },
        "connections":[
          ["self.clk","_U35.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","_U35.in"],
          ["self.clk","_U40.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U40.in"],
          ["self.clk","conv_stencil.clk"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read","conv_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read","conv_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","conv_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["self.reset","hw_kernel_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
