#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Apr 16 15:13:36 2018
# Process ID: 4916
# Current directory: C:/TEMP/3610_4/TP4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7264 C:\TEMP\3610_4\TP4\TP4.xpr
# Log file: C:/TEMP/3610_4/TP4/vivado.log
# Journal file: C:/TEMP/3610_4/TP4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/3610_4/TP4/TP4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -repo_path c:/TEMP/inf3610-lab4/1798345_1798492/ip_repo
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets sobel_filter_0_m_axi_gmem] [get_bd_intf_nets sobel_filter_0_m_axi_gmem2] [get_bd_cells sobel_filter_0]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/TEMP/inf3610-lab4/1798345_1798492/SobelLab4 C:/TEMP/3610_4/1798345_1798492/SobelLab4 c:/TEMP/inf3610-lab4/1798345_1798492/ip_repo} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/TEMP/3610_4/1798345_1798492/SobelLab4 c:/TEMP/inf3610-lab4/1798345_1798492/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/TEMP/3610_4/1798345_1798492/SobelLab4 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/TEMP/3610_4/1798345_1798492/SobelLab4 C:/TEMP/3610_4/1798345_1798492/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
set_property location {3 869 691} [get_bd_cells sobel_filter_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins sobel_filter_0/s_axi_AXILiteS]
connect_bd_net [get_bd_pins sobel_filter_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK3]
connect_bd_net [get_bd_pins sobel_filter_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins sobel_filter_0/m_axi_gmem] [get_bd_intf_pins axi_smc/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins sobel_filter_0/m_axi_gmem2] [get_bd_intf_pins axi_smc_1/S00_AXI]
save_bd_design
open_bd_design {C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets sobel_filter_0_m_axi_gmem] [get_bd_intf_nets sobel_filter_0_m_axi_gmem2] [get_bd_cells sobel_filter_0]
