##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clk:R)
		5.2::Critical Path Report for (Clk:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (Clk:R vs. Clk:R)
		5.4::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clk           | Frequency: 50.83 MHz  | Target: 24.00 MHz  | 
Clock: Clock_1       | Frequency: 52.75 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK     | Frequency: 50.83 MHz  | Target: 48.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 48.00 MHz  | 
Clock: SPI_IntClock  | Frequency: 57.54 MHz  | Target: 4.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk           Clk            41666.7          28843       N/A              N/A         N/A              N/A         N/A              N/A         
Clk           CyBUS_CLK      20833.3          1162        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_1        1e+006           981043      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clk            20833.3          11329       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_IntClock  SPI_IntClock   250000           232621      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
A(0)_PAD     19418         Clock_1:R         
B(0)_PAD     18059         Clock_1:R         
MISO(0)_PAD  15894         SPI_IntClock:R    


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
MOSI(0)_PAD     24385         SPI_IntClock:R    
Rx_gate(0)_PAD  16343         CyBUS_CLK:R       
SCLK(0)_PAD     24544         SPI_IntClock:R    
TXgate(0)_PAD   16768         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk
*********************************
Clock: Clk
Frequency: 50.83 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : TXgate(0)/pin_input
Capture Clock  : TXgate(0)/out_clock
Path slack     : 1162p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clk:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                 -5666
------------------------------------------   ----- 
End-of-path required time (ps)               15167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Net_754/q            macrocell49   1250   1250   1162  RISE       1
Net_680/main_0       macrocell14   2904   4154   1162  RISE       1
Net_680/q            macrocell14   3350   7504   1162  RISE       1
TXgate(0)/pin_input  iocell13      6502  14006   1162  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TXgate(0)/out_clock                                         iocell13            0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.75 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 981043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           12897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell2   2290   2290  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/main_1               macrocell5      4347   6637  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/q                    macrocell5      3350   9987  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2910  12897  981043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.83 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : TXgate(0)/pin_input
Capture Clock  : TXgate(0)/out_clock
Path slack     : 1162p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clk:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                 -5666
------------------------------------------   ----- 
End-of-path required time (ps)               15167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Net_754/q            macrocell49   1250   1250   1162  RISE       1
Net_680/main_0       macrocell14   2904   4154   1162  RISE       1
Net_680/q            macrocell14   3350   7504   1162  RISE       1
TXgate(0)/pin_input  iocell13      6502  14006   1162  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TXgate(0)/out_clock                                         iocell13            0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPI_IntClock
******************************************
Clock: SPI_IntClock
Frequency: 57.54 MHz | Target: 4.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 232621p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16879
-------------------------------------   ----- 
End-of-path arrival time (ps)           16879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q           macrocell25    1250   1250  232621  RISE       1
\SPI:BSPIM:tx_status_0\/main_1  macrocell2     6811   8061  232621  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell2     3350  11411  232621  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   5468  16879  232621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clk:R)
*****************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \PWM_Tren:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Tren:PWMUDB:runmode_enable\/clock_0
Path slack     : 11329p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clk:R#2)   20833
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0        controlcell4   2050   2050  11329  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/main_1  macrocell46    3945   5995  11329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1


5.2::Critical Path Report for (Clk:R vs. CyBUS_CLK:R)
*****************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : TXgate(0)/pin_input
Capture Clock  : TXgate(0)/out_clock
Path slack     : 1162p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clk:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                 -5666
------------------------------------------   ----- 
End-of-path required time (ps)               15167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Net_754/q            macrocell49   1250   1250   1162  RISE       1
Net_680/main_0       macrocell14   2904   4154   1162  RISE       1
Net_680/q            macrocell14   3350   7504   1162  RISE       1
TXgate(0)/pin_input  iocell13      6502  14006   1162  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TXgate(0)/out_clock                                         iocell13            0      0  RISE       1


5.3::Critical Path Report for (Clk:R vs. Clk:R)
***********************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 28843p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  28843  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4473   6763  28843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 232621p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16879
-------------------------------------   ----- 
End-of-path arrival time (ps)           16879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q           macrocell25    1250   1250  232621  RISE       1
\SPI:BSPIM:tx_status_0\/main_1  macrocell2     6811   8061  232621  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell2     3350  11411  232621  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   5468  16879  232621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 981043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           12897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell2   2290   2290  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/main_1               macrocell5      4347   6637  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/q                    macrocell5      3350   9987  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2910  12897  981043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : TXgate(0)/pin_input
Capture Clock  : TXgate(0)/out_clock
Path slack     : 1162p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clk:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                 -5666
------------------------------------------   ----- 
End-of-path required time (ps)               15167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Net_754/q            macrocell49   1250   1250   1162  RISE       1
Net_680/main_0       macrocell14   2904   4154   1162  RISE       1
Net_680/q            macrocell14   3350   7504   1162  RISE       1
TXgate(0)/pin_input  iocell13      6502  14006   1162  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
TXgate(0)/out_clock                                         iocell13            0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync:genblk1[1]:INST\/out
Path End       : Rx_gate(0)/pin_input
Capture Clock  : Rx_gate(0)/out_clock
Path slack     : 8132p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clk:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                 -5519
------------------------------------------   ----- 
End-of-path required time (ps)               15314

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync:genblk1[1]:INST\/clock                               synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\Sync:genblk1[1]:INST\/out  synccell      1020   1020   8132  RISE       1
Rx_gate(0)/pin_input        iocell14      6162   7182   8132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_gate(0)/out_clock                                        iocell14            0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \PWM_Tren:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Tren:PWMUDB:runmode_enable\/clock_0
Path slack     : 11329p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clk:R#2)   20833
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0        controlcell4   2050   2050  11329  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/main_1  macrocell46    3945   5995  11329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \PWM_Base:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Base:PWMUDB:runmode_enable\/clock_0
Path slack     : 12948p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clk:R#2)   20833
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0        controlcell4   2050   2050  11329  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/main_0  macrocell50    2325   4375  12948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 28843p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  28843  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4473   6763  28843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Base:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Base:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29707p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11460
-------------------------------------   ----- 
End-of-path arrival time (ps)           11460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  28843  RISE       1
\PWM_Base:PWMUDB:status_2\/main_1          macrocell13     3507   5797  29707  RISE       1
\PWM_Base:PWMUDB:status_2\/q               macrocell13     3350   9147  29707  RISE       1
\PWM_Base:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2313  11460  29707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Tren:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Tren:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29989p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  29989  RISE       1
\PWM_Tren:PWMUDB:status_2\/main_1          macrocell12     2607   4897  29989  RISE       1
\PWM_Tren:PWMUDB:status_2\/q               macrocell12     3350   8247  29989  RISE       1
\PWM_Tren:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2930  11178  29989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:genblk8:stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 30729p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  29989  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2588   4878  30729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:runmode_enable\/q
Path End       : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 31253p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  31164  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3103   4353  31253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:runmode_enable\/q
Path End       : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 31285p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:runmode_enable\/q        macrocell46     1250   1250  30547  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3071   4321  31285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Tren:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_Tren:PWMUDB:prevCompare1\/clock_0
Path slack     : 32270p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  32270  RISE       1
\PWM_Tren:PWMUDB:prevCompare1\/main_1    macrocell47     3376   5886  32270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:prevCompare1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Tren:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_Tren:PWMUDB:status_0\/clock_0
Path slack     : 32270p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  32270  RISE       1
\PWM_Tren:PWMUDB:status_0\/main_2        macrocell48     3376   5886  32270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:status_0\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_Tren:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Tren:PWMUDB:prevCompare1\/clock_0
Path slack     : 32470p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  32470  RISE       1
\PWM_Tren:PWMUDB:prevCompare1\/main_0    macrocell47     3387   5687  32470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:prevCompare1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_Tren:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Tren:PWMUDB:status_0\/clock_0
Path slack     : 32470p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  32470  RISE       1
\PWM_Tren:PWMUDB:status_0\/main_1        macrocell48     3387   5687  32470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:status_0\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Base:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Base:PWMUDB:runmode_enable\/clock_0
Path slack     : 32525p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  32525  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/main_1      macrocell50    4422   5632  32525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_754/main_2
Capture Clock  : Net_754/clock_0
Path slack     : 33013p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  32270  RISE       1
Net_754/main_2                           macrocell49     2634   5144  33013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_754/main_1
Capture Clock  : Net_754/clock_0
Path slack     : 33232p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  32470  RISE       1
Net_754/main_1                           macrocell49     2625   4925  33232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Base:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_Base:PWMUDB:prevCompare1\/clock_0
Path slack     : 33357p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  33357  RISE       1
\PWM_Base:PWMUDB:prevCompare1\/main_1    macrocell51     2290   4800  33357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:prevCompare1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Base:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_Base:PWMUDB:status_0\/clock_0
Path slack     : 33357p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  33357  RISE       1
\PWM_Base:PWMUDB:status_0\/main_2        macrocell52     2290   4800  33357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:status_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_724/main_2
Capture Clock  : Net_724/clock_0
Path slack     : 33357p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  33357  RISE       1
Net_724/main_2                           macrocell53     2290   4800  33357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_724/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_Base:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Base:PWMUDB:prevCompare1\/clock_0
Path slack     : 33565p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  33565  RISE       1
\PWM_Base:PWMUDB:prevCompare1\/main_0    macrocell51     2292   4592  33565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:prevCompare1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_Base:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Base:PWMUDB:status_0\/clock_0
Path slack     : 33565p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  33565  RISE       1
\PWM_Base:PWMUDB:status_0\/main_1        macrocell52     2292   4592  33565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:status_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_724/main_1
Capture Clock  : Net_724/clock_0
Path slack     : 33565p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  33565  RISE       1
Net_724/main_1                           macrocell53     2292   4592  33565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_724/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:runmode_enable\/q
Path End       : Net_754/main_0
Capture Clock  : Net_754/clock_0
Path slack     : 33817p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  30547  RISE       1
Net_754/main_0                      macrocell49   3089   4339  33817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:runmode_enable\/q
Path End       : Net_724/main_0
Capture Clock  : Net_724/clock_0
Path slack     : 33965p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:runmode_enable\/q  macrocell50   1250   1250  31164  RISE       1
Net_724/main_0                      macrocell53   2942   4192  33965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_724/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \PWM_Base:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_Base:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 34471p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_754/q                                 macrocell49    1250   1250  34471  RISE       1
\PWM_Base:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   3846   5096  34471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \Sync:genblk1[0]:INST\/clk_en
Capture Clock  : \Sync:genblk1[0]:INST\/clock
Path slack     : 34471p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_754/q                      macrocell49   1250   1250  34471  RISE       1
\Sync:genblk1[0]:INST\/clk_en  synccell      3846   5096  34471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync:genblk1[0]:INST\/clock                               synccell            0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \Sync:genblk1[1]:INST\/clk_en
Capture Clock  : \Sync:genblk1[1]:INST\/clock
Path slack     : 34471p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_754/q                      macrocell49   1250   1250  34471  RISE       1
\Sync:genblk1[1]:INST\/clk_en  synccell      3846   5096  34471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync:genblk1[1]:INST\/clock                               synccell            0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:prevCompare1\/q
Path End       : \PWM_Tren:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Tren:PWMUDB:status_0\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:prevCompare1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  34609  RISE       1
\PWM_Tren:PWMUDB:status_0\/main_0  macrocell48   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:status_0\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:prevCompare1\/q
Path End       : \PWM_Base:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Base:PWMUDB:status_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:prevCompare1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:prevCompare1\/q   macrocell51   1250   1250  34612  RISE       1
\PWM_Base:PWMUDB:status_0\/main_0  macrocell52   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:status_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Tren:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Tren:PWMUDB:runmode_enable\/clock_0
Path slack     : 34635p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:genblk1:ctrlreg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  34635  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/main_0      macrocell46    2312   3522  34635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_724/q
Path End       : Net_58/clk_en
Capture Clock  : Net_58/clock_0
Path slack     : 35382p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_724/clock_0                                            macrocell53         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_724/q      macrocell53   1250   1250  35382  RISE       1
Net_58/clk_en  macrocell54   2934   4184  35382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_58/clock_0                                             macrocell54         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \PWM_Base:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_Base:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35439p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_754/q                                macrocell49    1250   1250  34471  RISE       1
\PWM_Base:PWMUDB:genblk8:stsreg\/clk_en  statusicell6   2878   4128  35439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 35439p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
Net_754/q                              macrocell49     1250   1250  34471  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clk_en  datapathcell4   2878   4128  35439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \PWM_Base:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_Base:PWMUDB:runmode_enable\/clock_0
Path slack     : 35439p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_754/q                                macrocell49   1250   1250  34471  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/clk_en  macrocell50   2878   4128  35439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:runmode_enable\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \PWM_Base:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_Base:PWMUDB:prevCompare1\/clock_0
Path slack     : 35439p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_754/q                              macrocell49   1250   1250  34471  RISE       1
\PWM_Base:PWMUDB:prevCompare1\/clk_en  macrocell51   2878   4128  35439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:prevCompare1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : \PWM_Base:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_Base:PWMUDB:status_0\/clock_0
Path slack     : 35439p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_754/q                          macrocell49   1250   1250  34471  RISE       1
\PWM_Base:PWMUDB:status_0\/clk_en  macrocell52   2878   4128  35439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:status_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_754/q
Path End       : Net_724/clk_en
Capture Clock  : Net_724/clock_0
Path slack     : 35439p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                           -2100
------------------------------------   ----- 
End-of-path required time (ps)         39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_754/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_754/q       macrocell49   1250   1250  34471  RISE       1
Net_724/clk_en  macrocell53   2878   4128  35439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_724/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tren:PWMUDB:status_0\/q
Path End       : \PWM_Tren:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Tren:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37592p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:status_0\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Tren:PWMUDB:status_0\/q               macrocell48    1250   1250  37592  RISE       1
\PWM_Tren:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2324   3574  37592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Tren:PWMUDB:genblk8:stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Base:PWMUDB:status_0\/q
Path End       : \PWM_Base:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Base:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:status_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Base:PWMUDB:status_0\/q               macrocell52    1250   1250  37593  RISE       1
\PWM_Base:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Base:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 232621p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16879
-------------------------------------   ----- 
End-of-path arrival time (ps)           16879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q           macrocell25    1250   1250  232621  RISE       1
\SPI:BSPIM:tx_status_0\/main_1  macrocell2     6811   8061  232621  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell2     3350  11411  232621  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell1   5468  16879  232621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 233925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15575
-------------------------------------   ----- 
End-of-path arrival time (ps)           15575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  233925  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell4      5012   8592  233925  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell4      3350  11942  233925  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell2    3633  15575  233925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell2        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 234669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -2850
------------------------------------------------------   ------ 
End-of-path required time (ps)                           247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12481
-------------------------------------   ----- 
End-of-path arrival time (ps)           12481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell      1940   1940  234669  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell1      3569   5509  234669  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1      3350   8859  234669  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3622  12481  234669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 234805p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14695
-------------------------------------   ----- 
End-of-path arrival time (ps)           14695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell     1940   1940  234669  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell1     3569   5509  234669  RISE       1
\SPI:BSPIM:load_rx_data\/q       macrocell1     3350   8859  234669  RISE       1
\SPI:BSPIM:TxStsReg\/status_3    statusicell1   5836  14695  234805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:load_cond\/main_1
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 236520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9970
-------------------------------------   ---- 
End-of-path arrival time (ps)           9970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q         macrocell25   1250   1250  232621  RISE       1
\SPI:BSPIM:load_cond\/main_1  macrocell28   8720   9970  236520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 236520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9970
-------------------------------------   ---- 
End-of-path arrival time (ps)           9970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q        macrocell25   1250   1250  232621  RISE       1
\SPI:BSPIM:ld_ident\/main_1  macrocell29   8720   9970  236520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_28/main_1
Capture Clock  : Net_28/clock_0
Path slack     : 236594p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell25   1250   1250  232621  RISE       1
Net_28/main_1          macrocell27   8646   9896  236594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 236594p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell25   1250   1250  232621  RISE       1
Net_25/main_1          macrocell31   8646   9896  236594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_28/main_2
Capture Clock  : Net_28/clock_0
Path slack     : 237589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell26   1250   1250  235924  RISE       1
Net_28/main_2          macrocell27   7651   8901  237589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 237589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell26   1250   1250  235924  RISE       1
Net_25/main_2          macrocell31   7651   8901  237589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 237728p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q            macrocell25     1250   1250  232621  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   5012   6262  237728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:load_cond\/main_0
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 237916p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q         macrocell24   1250   1250  235216  RISE       1
\SPI:BSPIM:load_cond\/main_0  macrocell28   7324   8574  237916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 237916p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q        macrocell24   1250   1250  235216  RISE       1
\SPI:BSPIM:ld_ident\/main_0  macrocell29   7324   8574  237916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_28/main_0
Capture Clock  : Net_28/clock_0
Path slack     : 237942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell24   1250   1250  235216  RISE       1
Net_28/main_0          macrocell27   7298   8548  237942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 237942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell24   1250   1250  235216  RISE       1
Net_25/main_0          macrocell31   7298   8548  237942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 238429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q  macrocell25   1250   1250  232621  RISE       1
Net_23/main_2          macrocell23   6811   8061  238429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:load_cond\/main_2
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 238511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q         macrocell26   1250   1250  235924  RISE       1
\SPI:BSPIM:load_cond\/main_2  macrocell28   6729   7979  238511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 238511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q        macrocell26   1250   1250  235924  RISE       1
\SPI:BSPIM:ld_ident\/main_2  macrocell29   6729   7979  238511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 238886p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                       model name     delay     AT   slack  edge  Fanout
-----------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  238886  RISE       1
Net_23/main_4                  macrocell23     2244   7604  238886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 238949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q          macrocell25   1250   1250  232621  RISE       1
\SPI:BSPIM:cnt_enable\/main_1  macrocell30   6291   7541  238949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 238969p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q            macrocell26     1250   1250  235924  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   3771   5021  238969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:BitCounter\/enable
Capture Clock  : \SPI:BSPIM:BitCounter\/clock
Path slack     : 239015p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -4060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           245940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell30   1250   1250  239015  RISE       1
\SPI:BSPIM:BitCounter\/enable  count7cell    5675   6925  239015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_cond\/main_7
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 239068p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  234669  RISE       1
\SPI:BSPIM:load_cond\/main_7    macrocell28   5482   7422  239068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 239068p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  234669  RISE       1
\SPI:BSPIM:ld_ident\/main_7     macrocell29   5482   7422  239068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:state_2\/main_9
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 239125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q      macrocell29   1250   1250  239125  RISE       1
\SPI:BSPIM:state_2\/main_9  macrocell24   6115   7365  239125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:state_1\/main_9
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 239125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q      macrocell29   1250   1250  239125  RISE       1
\SPI:BSPIM:state_1\/main_9  macrocell25   6115   7365  239125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 239292p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q            macrocell24     1250   1250  235216  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3448   4698  239292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_2\/main_8
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 239302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  239302  RISE       1
\SPI:BSPIM:state_2\/main_8              macrocell24     3608   7188  239302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_1\/main_8
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 239302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  239302  RISE       1
\SPI:BSPIM:state_1\/main_8              macrocell25     3608   7188  239302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_0\/main_3
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 239302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  239302  RISE       1
\SPI:BSPIM:state_0\/main_3              macrocell26     3608   7188  239302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 239411p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q          macrocell26   1250   1250  235924  RISE       1
\SPI:BSPIM:cnt_enable\/main_2  macrocell30   5829   7079  239411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_cond\/main_4
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 239620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  235646  RISE       1
\SPI:BSPIM:load_cond\/main_4    macrocell28   4930   6870  239620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 239620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  235646  RISE       1
\SPI:BSPIM:ld_ident\/main_4     macrocell29   4930   6870  239620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_cond\/main_3
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 239630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  235657  RISE       1
\SPI:BSPIM:load_cond\/main_3    macrocell28   4920   6860  239630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 239630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  235657  RISE       1
\SPI:BSPIM:ld_ident\/main_3     macrocell29   4920   6860  239630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_cond\/main_5
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 239645p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  235672  RISE       1
\SPI:BSPIM:load_cond\/main_5    macrocell28   4905   6845  239645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 239645p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  235672  RISE       1
\SPI:BSPIM:ld_ident\/main_5     macrocell29   4905   6845  239645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_cond\/main_6
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 239650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  235676  RISE       1
\SPI:BSPIM:load_cond\/main_6    macrocell28   4900   6840  239650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 239650p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  235676  RISE       1
\SPI:BSPIM:ld_ident\/main_6     macrocell29   4900   6840  239650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 239673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q  macrocell29   1250   1250  239125  RISE       1
Net_23/main_10          macrocell23   5567   6817  239673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_2\/main_1
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 239702p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell25   1250   1250  232621  RISE       1
\SPI:BSPIM:state_2\/main_1  macrocell24   5538   6788  239702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_1\/main_1
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 239702p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell25   1250   1250  232621  RISE       1
\SPI:BSPIM:state_1\/main_1  macrocell25   5538   6788  239702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_0\/main_1
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 239702p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_1\/q       macrocell25   1250   1250  232621  RISE       1
\SPI:BSPIM:state_0\/main_1  macrocell26   5538   6788  239702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 240263p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q          macrocell24   1250   1250  235216  RISE       1
\SPI:BSPIM:cnt_enable\/main_0  macrocell30   4977   6227  240263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_2\/main_7
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 240442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  234669  RISE       1
\SPI:BSPIM:state_2\/main_7      macrocell24   4108   6048  240442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_1\/main_7
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 240442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  234669  RISE       1
\SPI:BSPIM:state_1\/main_7      macrocell25   4108   6048  240442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_2\/main_0
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 240494p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell24   1250   1250  235216  RISE       1
\SPI:BSPIM:state_2\/main_0  macrocell24   4746   5996  240494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_1\/main_0
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 240494p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell24   1250   1250  235216  RISE       1
\SPI:BSPIM:state_1\/main_0  macrocell25   4746   5996  240494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_0\/main_0
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 240494p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q       macrocell24   1250   1250  235216  RISE       1
\SPI:BSPIM:state_0\/main_0  macrocell26   4746   5996  240494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 240981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  234669  RISE       1
Net_23/main_9                   macrocell23   3569   5509  240981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 241024p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_2\/q  macrocell24   1250   1250  235216  RISE       1
Net_23/main_1          macrocell23   4216   5466  241024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 241463p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell31         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_25/q       macrocell31   1250   1250  241463  RISE       1
Net_25/main_3  macrocell31   3777   5027  241463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 241531p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_23/q       macrocell23   1250   1250  241531  RISE       1
Net_23/main_0  macrocell23   3709   4959  241531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 241732p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q  macrocell26   1250   1250  235924  RISE       1
Net_23/main_3          macrocell23   3508   4758  241732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 241967p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  235646  RISE       1
Net_23/main_6                   macrocell23   2583   4523  241967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_2\/main_4
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 241974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  235646  RISE       1
\SPI:BSPIM:state_2\/main_4      macrocell24   2576   4516  241974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_1\/main_4
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 241974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  235646  RISE       1
\SPI:BSPIM:state_1\/main_4      macrocell25   2576   4516  241974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 241979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  235657  RISE       1
Net_23/main_5                   macrocell23   2571   4511  241979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_2\/main_3
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 241993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  235657  RISE       1
\SPI:BSPIM:state_2\/main_3      macrocell24   2557   4497  241993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_1\/main_3
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 241993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  235657  RISE       1
\SPI:BSPIM:state_1\/main_3      macrocell25   2557   4497  241993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 241995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  235676  RISE       1
Net_23/main_8                   macrocell23   2555   4495  241995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 241997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  235672  RISE       1
Net_23/main_7                   macrocell23   2553   4493  241997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_2\/main_6
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 242004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  235676  RISE       1
\SPI:BSPIM:state_2\/main_6      macrocell24   2546   4486  242004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_1\/main_6
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 242004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  235676  RISE       1
\SPI:BSPIM:state_1\/main_6      macrocell25   2546   4486  242004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_2\/main_5
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 242005p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  235672  RISE       1
\SPI:BSPIM:state_2\/main_5      macrocell24   2545   4485  242005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_1\/main_5
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 242005p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  235672  RISE       1
\SPI:BSPIM:state_1\/main_5      macrocell25   2545   4485  242005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_2\/main_2
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 242083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell26   1250   1250  235924  RISE       1
\SPI:BSPIM:state_2\/main_2  macrocell24   3157   4407  242083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell24         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_1\/main_2
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 242083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell26   1250   1250  235924  RISE       1
\SPI:BSPIM:state_1\/main_2  macrocell25   3157   4407  242083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_0\/main_2
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 242083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:state_0\/q       macrocell26   1250   1250  235924  RISE       1
\SPI:BSPIM:state_0\/main_2  macrocell26   3157   4407  242083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell26         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 242126p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell30   1250   1250  239015  RISE       1
\SPI:BSPIM:cnt_enable\/main_3  macrocell30   3114   4364  242126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28/q
Path End       : Net_28/main_3
Capture Clock  : Net_28/clock_0
Path slack     : 242933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_28/q       macrocell27   1250   1250  242933  RISE       1
Net_28/main_3  macrocell27   2307   3557  242933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_cond\/q
Path End       : \SPI:BSPIM:load_cond\/main_8
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 242940p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:load_cond\/q       macrocell28   1250   1250  242940  RISE       1
\SPI:BSPIM:load_cond\/main_8  macrocell28   2300   3550  242940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 242945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   250000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI:BSPIM:ld_ident\/q       macrocell29   1250   1250  239125  RISE       1
\SPI:BSPIM:ld_ident\/main_8  macrocell29   2295   3545  242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 981043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           12897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell2   2290   2290  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/main_1               macrocell5      4347   6637  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/q                    macrocell5      3350   9987  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2910  12897  981043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_7
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 981409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15081
-------------------------------------   ----- 
End-of-path arrival time (ps)           15081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q             macrocell42   1250   1250  981409  RISE       1
\QuadDec:Net_1251_split\/main_1  macrocell37   8183   9433  981409  RISE       1
\QuadDec:Net_1251_split\/q       macrocell37   3350  12783  981409  RISE       1
\QuadDec:Net_1251\/main_7        macrocell32   2298  15081  981409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 981705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17795
-------------------------------------   ----- 
End-of-path arrival time (ps)           17795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell2   2430   2430  981705  RISE       1
\QuadDec:Cnt8:CounterUDB:status_0\/main_0            macrocell6      4631   7061  981705  RISE       1
\QuadDec:Cnt8:CounterUDB:status_0\/q                 macrocell6      3350  10411  981705  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    7384  17795  981705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 982847p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11093
-------------------------------------   ----- 
End-of-path arrival time (ps)           11093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell1    1210   1210  982847  RISE       1
\QuadDec:Cnt8:CounterUDB:count_enable\/main_0         macrocell9      3619   4829  982847  RISE       1
\QuadDec:Cnt8:CounterUDB:count_enable\/q              macrocell9      3350   8179  982847  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   2914  11093  982847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1276\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 984825p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14675
-------------------------------------   ----- 
End-of-path arrival time (ps)           14675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1276\/clock_0                                 macrocell35         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec:Net_1276\/q                macrocell35    1250   1250  984825  RISE       1
\QuadDec:Net_530\/main_0            macrocell10    4174   5424  984825  RISE       1
\QuadDec:Net_530\/q                 macrocell10    3350   8774  984825  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_0  statusicell4   5901  14675  984825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                            statusicell4        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:overflow_reg_i\/q
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984934p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14566
-------------------------------------   ----- 
End-of-path arrival time (ps)           14566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:overflow_reg_i\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:overflow_reg_i\/q         macrocell33    1250   1250  984934  RISE       1
\QuadDec:Cnt8:CounterUDB:status_2\/main_1          macrocell7     4397   5647  984934  RISE       1
\QuadDec:Cnt8:CounterUDB:status_2\/q               macrocell7     3350   8997  984934  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_2  statusicell3   5570  14566  984934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985249p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14251
-------------------------------------   ----- 
End-of-path arrival time (ps)           14251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:status_3\/main_0           macrocell8      4185   6475  985249  RISE       1
\QuadDec:Cnt8:CounterUDB:status_3\/q                macrocell8      3350   9825  985249  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_3   statusicell3    4425  14251  985249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 987291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12209
-------------------------------------   ----- 
End-of-path arrival time (ps)           12209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q                macrocell42    1250   1250  981409  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_2  statusicell4  10959  12209  987291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                            statusicell4        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 988205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec:Net_1251\/q                macrocell32    1250   1250  985235  RISE       1
\QuadDec:Net_611\/main_1            macrocell11    3765   5015  988205  RISE       1
\QuadDec:Net_611\/q                 macrocell11    3350   8365  988205  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_1  statusicell4   2930  11295  988205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                            statusicell4        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_1
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 988363p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           8127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q       macrocell42   1250   1250  981409  RISE       1
\QuadDec:Net_1251\/main_1  macrocell32   6877   8127  988363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 988842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Net_1251\/q                                  macrocell32     1250   1250  985235  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell2   3848   5098  988842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDec:Cnt8:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:prevCompare\/clock_0
Path slack     : 988872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell2   2430   2430  981705  RISE       1
\QuadDec:Cnt8:CounterUDB:prevCompare\/main_0         macrocell36     5188   7618  988872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:prevCompare\/clock_0              macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1251\/main_6
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 989168p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell45   1250   1250  984474  RISE       1
\QuadDec:Net_1251\/main_6     macrocell32   6072   7322  989168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 989175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:error\/q          macrocell43    1250   1250  983325  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_3  statusicell4   9075  10325  989175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                            statusicell4        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1203\/main_2
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 989330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  985941  RISE       1
\QuadDec:Net_1203\/main_2         macrocell39   5910   7160  989330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 989330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  985941  RISE       1
\QuadDec:bQuadDec:state_0\/main_1  macrocell45   5910   7160  989330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 990023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:underflow_reg_i\/main_0    macrocell34     4177   6467  990023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:underflow_reg_i\/clock_0          macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Net_1276\/main_0
Capture Clock  : \QuadDec:Net_1276\/clock_0
Path slack     : 990023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  981043  RISE       1
\QuadDec:Net_1276\/main_0                           macrocell35     4177   6467  990023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1276\/clock_0                                 macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1260\/main_2
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell44   1250   1250  985238  RISE       1
\QuadDec:Net_1260\/main_2     macrocell42   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_1
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 990244p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  985941  RISE       1
\QuadDec:bQuadDec:error\/main_1   macrocell43   4996   6246  990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 990244p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  985941  RISE       1
\QuadDec:bQuadDec:state_1\/main_1  macrocell44   4996   6246  990244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1251\/main_4
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 990286p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell43   1250   1250  983325  RISE       1
\QuadDec:Net_1251\/main_4   macrocell32   4954   6204  990286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1251\/main_5
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 990310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell44   1250   1250  985238  RISE       1
\QuadDec:Net_1251\/main_5     macrocell32   4930   6180  990310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990616p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell2   2200   2200  982582  RISE       1
\QuadDec:Cnt8:CounterUDB:overflow_reg_i\/main_0     macrocell33     3674   5874  990616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:overflow_reg_i\/clock_0           macrocell33         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Net_1276\/main_1
Capture Clock  : \QuadDec:Net_1276\/clock_0
Path slack     : 990616p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell2   2200   2200  982582  RISE       1
\QuadDec:Net_1276\/main_1                           macrocell35     3674   5874  990616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1276\/clock_0                                 macrocell35         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1203\/main_5
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 990789p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell44   1250   1250  985238  RISE       1
\QuadDec:Net_1203\/main_5     macrocell39   4451   5701  990789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 990789p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell44   1250   1250  985238  RISE       1
\QuadDec:bQuadDec:state_0\/main_4  macrocell45   4451   5701  990789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:error\/main_0
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 991045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q             macrocell42   1250   1250  981409  RISE       1
\QuadDec:bQuadDec:error\/main_0  macrocell43   4195   5445  991045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 991045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q               macrocell42   1250   1250  981409  RISE       1
\QuadDec:bQuadDec:state_1\/main_0  macrocell44   4195   5445  991045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  981043  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    5898   8188  991312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1251\/main_3
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 991560p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  985901  RISE       1
\QuadDec:Net_1251\/main_3         macrocell32   3680   4930  991560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 991580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell17   1250   1250  991580  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell18   3660   4910  991580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                macrocell18         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell17   1250   1250  991580  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell40   3660   4910  991580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:error\/main_5
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 991716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_0\/q     macrocell45   1250   1250  984474  RISE       1
\QuadDec:bQuadDec:error\/main_5  macrocell43   3524   4774  991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 991716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell45   1250   1250  984474  RISE       1
\QuadDec:bQuadDec:state_1\/main_5  macrocell44   3524   4774  991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1203\/main_3
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 991733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  985901  RISE       1
\QuadDec:Net_1203\/main_3         macrocell39   3507   4757  991733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 991733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  985901  RISE       1
\QuadDec:bQuadDec:state_0\/main_2  macrocell45   3507   4757  991733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_4
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell43   1250   1250  983325  RISE       1
\QuadDec:Net_1203\/main_4   macrocell39   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell43   1250   1250  983325  RISE       1
\QuadDec:bQuadDec:state_0\/main_3  macrocell45   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1260\/main_1
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 991857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell43   1250   1250  983325  RISE       1
\QuadDec:Net_1260\/main_1   macrocell42   3383   4633  991857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1260\/main_0
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 991960p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q       macrocell42   1250   1250  981409  RISE       1
\QuadDec:Net_1260\/main_0  macrocell42   3280   4530  991960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1203\/main_0
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 991961p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q       macrocell42   1250   1250  981409  RISE       1
\QuadDec:Net_1203\/main_0  macrocell39   3279   4529  991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 991961p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q               macrocell42   1250   1250  981409  RISE       1
\QuadDec:bQuadDec:state_0\/main_0  macrocell45   3279   4529  991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_2
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 992132p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  985941  RISE       1
\QuadDec:Net_1251\/main_2         macrocell32   3108   4358  992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992132p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q       macrocell40   1250   1250  985941  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell40   3108   4358  992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Net_1251\/main_0
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 992313p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1251\/q       macrocell32   1250   1250  985235  RISE       1
\QuadDec:Net_1251\/main_0  macrocell32   2927   4177  992313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell20   1250   1250  992315  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell21   2925   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                macrocell21         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell20   1250   1250  992315  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell41   2925   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt8:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:count_stored_i\/clock_0
Path slack     : 992435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1203\/q                             macrocell39   1250   1250  983622  RISE       1
\QuadDec:Cnt8:CounterUDB:count_stored_i\/main_0  macrocell38   2805   4055  992435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:count_stored_i\/clock_0           macrocell38         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Net_1203\/main_1
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 992440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:Net_1203\/q       macrocell39   1250   1250  983622  RISE       1
\QuadDec:Net_1203\/main_1  macrocell39   2800   4050  992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:error\/main_4
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 992630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_1\/q     macrocell44   1250   1250  985238  RISE       1
\QuadDec:bQuadDec:error\/main_4  macrocell43   2610   3860  992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 992630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell44   1250   1250  985238  RISE       1
\QuadDec:bQuadDec:state_1\/main_4  macrocell44   2610   3860  992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1260\/main_3
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell45   1250   1250  984474  RISE       1
\QuadDec:Net_1260\/main_3     macrocell42   2609   3859  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1203\/main_6
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell45   1250   1250  984474  RISE       1
\QuadDec:Net_1203\/main_6     macrocell39   2607   3857  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell45   1250   1250  984474  RISE       1
\QuadDec:bQuadDec:state_0\/main_5  macrocell45   2607   3857  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_2
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 992648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  985901  RISE       1
\QuadDec:bQuadDec:error\/main_2   macrocell43   2592   3842  992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 992648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  985901  RISE       1
\QuadDec:bQuadDec:state_1\/main_2  macrocell44   2592   3842  992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q       macrocell41   1250   1250  985901  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell41   2589   3839  992651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:error\/main_3
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 992922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell43   1250   1250  983325  RISE       1
\QuadDec:bQuadDec:error\/main_3  macrocell43   2318   3568  992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 992922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell43   1250   1250  983325  RISE       1
\QuadDec:bQuadDec:state_1\/main_3  macrocell44   2318   3568  992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell18   1250   1250  992932  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell19   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0                macrocell19         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell18   1250   1250  992932  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell40   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell19   1250   1250  992937  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell40   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0                macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell22   1250   1250  992938  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell41   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell21   1250   1250  992939  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell22   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0                macrocell22         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0                macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell21   1250   1250  992939  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell41   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 995444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec:Net_1260\/q                            macrocell42    1250   1250  981409  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3306   4556  995444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock             statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

