-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Fri Sep 20 21:38:56 2024
-- Host        : DESKTOP-FM3EGBE running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_var_ultra_lux_0_0_sim_netlist.vhdl
-- Design      : design_1_var_ultra_lux_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux is
  port (
    lux_state_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    tau : in STD_LOGIC_VECTOR ( 31 downto 0 );
    state_freq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux is
  signal \FSM_onehot_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[2]\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal counter0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter0_carry__0_n_0\ : STD_LOGIC;
  signal \counter0_carry__0_n_1\ : STD_LOGIC;
  signal \counter0_carry__0_n_2\ : STD_LOGIC;
  signal \counter0_carry__0_n_3\ : STD_LOGIC;
  signal \counter0_carry__1_n_0\ : STD_LOGIC;
  signal \counter0_carry__1_n_1\ : STD_LOGIC;
  signal \counter0_carry__1_n_2\ : STD_LOGIC;
  signal \counter0_carry__1_n_3\ : STD_LOGIC;
  signal \counter0_carry__2_n_0\ : STD_LOGIC;
  signal \counter0_carry__2_n_1\ : STD_LOGIC;
  signal \counter0_carry__2_n_2\ : STD_LOGIC;
  signal \counter0_carry__2_n_3\ : STD_LOGIC;
  signal \counter0_carry__3_n_0\ : STD_LOGIC;
  signal \counter0_carry__3_n_1\ : STD_LOGIC;
  signal \counter0_carry__3_n_2\ : STD_LOGIC;
  signal \counter0_carry__3_n_3\ : STD_LOGIC;
  signal \counter0_carry__4_n_0\ : STD_LOGIC;
  signal \counter0_carry__4_n_1\ : STD_LOGIC;
  signal \counter0_carry__4_n_2\ : STD_LOGIC;
  signal \counter0_carry__4_n_3\ : STD_LOGIC;
  signal \counter0_carry__5_n_0\ : STD_LOGIC;
  signal \counter0_carry__5_n_1\ : STD_LOGIC;
  signal \counter0_carry__5_n_2\ : STD_LOGIC;
  signal \counter0_carry__5_n_3\ : STD_LOGIC;
  signal \counter0_carry__6_n_2\ : STD_LOGIC;
  signal \counter0_carry__6_n_3\ : STD_LOGIC;
  signal counter0_carry_n_0 : STD_LOGIC;
  signal counter0_carry_n_1 : STD_LOGIC;
  signal counter0_carry_n_2 : STD_LOGIC;
  signal counter0_carry_n_3 : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter[21]_i_1_n_0\ : STD_LOGIC;
  signal \counter[22]_i_1_n_0\ : STD_LOGIC;
  signal \counter[23]_i_1_n_0\ : STD_LOGIC;
  signal \counter[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter[25]_i_1_n_0\ : STD_LOGIC;
  signal \counter[26]_i_1_n_0\ : STD_LOGIC;
  signal \counter[27]_i_1_n_0\ : STD_LOGIC;
  signal \counter[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter[29]_i_1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter[30]_i_1_n_0\ : STD_LOGIC;
  signal \counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \current_state0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_n_0\ : STD_LOGIC;
  signal \current_state0_carry__0_n_1\ : STD_LOGIC;
  signal \current_state0_carry__0_n_2\ : STD_LOGIC;
  signal \current_state0_carry__0_n_3\ : STD_LOGIC;
  signal \current_state0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_n_0\ : STD_LOGIC;
  signal \current_state0_carry__1_n_1\ : STD_LOGIC;
  signal \current_state0_carry__1_n_2\ : STD_LOGIC;
  signal \current_state0_carry__1_n_3\ : STD_LOGIC;
  signal \current_state0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_n_0\ : STD_LOGIC;
  signal \current_state0_carry__2_n_1\ : STD_LOGIC;
  signal \current_state0_carry__2_n_2\ : STD_LOGIC;
  signal \current_state0_carry__2_n_3\ : STD_LOGIC;
  signal current_state0_carry_i_13_n_0 : STD_LOGIC;
  signal current_state0_carry_i_14_n_0 : STD_LOGIC;
  signal current_state0_carry_i_15_n_0 : STD_LOGIC;
  signal current_state0_carry_i_16_n_0 : STD_LOGIC;
  signal current_state0_carry_i_1_n_0 : STD_LOGIC;
  signal current_state0_carry_i_2_n_0 : STD_LOGIC;
  signal current_state0_carry_i_3_n_0 : STD_LOGIC;
  signal current_state0_carry_i_4_n_0 : STD_LOGIC;
  signal current_state0_carry_i_5_n_0 : STD_LOGIC;
  signal current_state0_carry_i_6_n_0 : STD_LOGIC;
  signal current_state0_carry_i_7_n_0 : STD_LOGIC;
  signal current_state0_carry_i_8_n_0 : STD_LOGIC;
  signal current_state0_carry_n_0 : STD_LOGIC;
  signal current_state0_carry_n_1 : STD_LOGIC;
  signal current_state0_carry_n_2 : STD_LOGIC;
  signal current_state0_carry_n_3 : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \current_state0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal current_state13_out : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \current_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal current_state2 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal cycles_for_total_states : STD_LOGIC_VECTOR ( 27 downto 3 );
  signal \cycles_for_total_states[0]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[0]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_44_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_45_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_46_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_47_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_49_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_50_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_51_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_52_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_53_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_54_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_55_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_56_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_58_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_59_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_60_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_61_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_62_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_63_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_64_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_65_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_66_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_67_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_68_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_69_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_70_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_71_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_72_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_14_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_14_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_14_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_19_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_19_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_19_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_24_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_24_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_24_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_29_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_29_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_29_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_34_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_34_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_34_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_4_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_4_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_4_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_9_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_9_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_i_9_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[0]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[23]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[23]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[23]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[23]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[23]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[24]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[24]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[24]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[24]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[24]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[25]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[25]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[25]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[25]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[25]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[26]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[26]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[26]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[26]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[26]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[27]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[27]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[27]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[27]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[27]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[28]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[28]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[28]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[28]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[28]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[29]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[29]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[29]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[29]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[29]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[30]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[30]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[30]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[30]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[30]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[31]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[31]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[31]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[31]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[31]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_P_n_0\ : STD_LOGIC;
  signal cycles_per_on_state : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal cycles_per_on_state1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cycles_per_on_state1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__0_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__2_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__3_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__4_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__5_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__6_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state1_carry__6_n_3\ : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_1_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_2_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_3_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_4_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_5_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_6_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_7_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_i_8_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_n_0 : STD_LOGIC;
  signal cycles_per_on_state1_carry_n_1 : STD_LOGIC;
  signal cycles_per_on_state1_carry_n_2 : STD_LOGIC;
  signal cycles_per_on_state1_carry_n_3 : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_P_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_21_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_22_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_24_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_21_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_22_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_23_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_24_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_17_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_18_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_20_n_0\ : STD_LOGIC;
  signal \i__carry_i_21_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \^lux_state_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \NLW_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_current_state0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_state1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[0]_C_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[10]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[10]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[10]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[11]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[11]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[11]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[12]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[12]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[12]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[13]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[13]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[13]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[14]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[14]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[14]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[15]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[15]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[15]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[16]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[16]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[16]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[17]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[17]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[17]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[18]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[18]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[18]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[19]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[19]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[19]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[20]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[20]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[20]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[21]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[21]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[21]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[22]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[22]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[22]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[23]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[23]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[23]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[24]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[24]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[24]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[25]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[25]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[25]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[26]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[26]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[26]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[27]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[27]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[27]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[28]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[28]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[2]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[2]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[2]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[3]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[3]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[3]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[4]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[4]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[4]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[5]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[5]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[5]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[6]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[6]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[6]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[7]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[7]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[7]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[8]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[8]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[8]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[9]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[9]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[9]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_per_on_state1_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_per_on_state1_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_3\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[0]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[1]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[2]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[3]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of current_state0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state0_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_11\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_12\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_13\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_15\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_16\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \current_state0_carry__0_i_9\ : label is "soft_lutpair8";
  attribute COMPARATOR_THRESHOLD of \current_state0_carry__1\ : label is 11;
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_12\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_13\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_14\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_15\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_16\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \current_state0_carry__1_i_9\ : label is "soft_lutpair12";
  attribute COMPARATOR_THRESHOLD of \current_state0_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \current_state0_carry__2_i_10\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \current_state0_carry__2_i_11\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \current_state0_carry__2_i_12\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \current_state0_carry__2_i_13\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \current_state0_carry__2_i_14\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \current_state0_carry__2_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of current_state0_carry_i_10 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of current_state0_carry_i_11 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of current_state0_carry_i_12 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of current_state0_carry_i_13 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of current_state0_carry_i_14 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of current_state0_carry_i_15 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of current_state0_carry_i_16 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of current_state0_carry_i_9 : label is "soft_lutpair4";
  attribute COMPARATOR_THRESHOLD of \current_state0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state0_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state0_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state0_inferred__0/i__carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \current_state1_inferred__0/i__carry__2\ : label is 11;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[0]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[10]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[10]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[11]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[11]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[12]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[12]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[13]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[13]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[14]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[14]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[15]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[15]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[16]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[16]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[17]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[17]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[18]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[18]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[19]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[19]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[20]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[20]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[21]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[21]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[22]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[22]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[23]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[23]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[24]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[24]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[25]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[25]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[26]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[26]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[27]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[27]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[28]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[28]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[2]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[3]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[3]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[4]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[4]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[5]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[5]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[6]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[6]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[7]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[7]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[8]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[8]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[9]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[9]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[0]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[10]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[10]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[11]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[11]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[12]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[12]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[13]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[13]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[14]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[14]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[15]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[15]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[16]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[16]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[17]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[17]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[18]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[18]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[19]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[19]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[20]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[20]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[21]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[21]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[22]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[22]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[23]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[23]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[24]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[24]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[25]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[25]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[26]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[26]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[27]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[27]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[28]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[28]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[29]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[29]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[2]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[30]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[30]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[31]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[31]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[3]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[3]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[4]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[4]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[5]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[5]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[6]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[6]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[7]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[7]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[8]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[8]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[9]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[9]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of cycles_per_on_state1_carry : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_on_state1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_on_state1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_on_state1_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_on_state1_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_on_state1_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_on_state1_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_on_state1_carry__6\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[0]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[10]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[10]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[11]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[11]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[12]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[12]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[13]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[13]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[14]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[14]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[15]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[15]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[16]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[16]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[17]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[17]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[18]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[18]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[19]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[19]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[20]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[20]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[21]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[21]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[22]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[22]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[23]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[23]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[24]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[24]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[25]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[25]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[26]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[26]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[27]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[27]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[28]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[28]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[29]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[29]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[2]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[30]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[30]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[3]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[3]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[4]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[4]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[5]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[5]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[6]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[6]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[7]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[7]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[8]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[8]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[9]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[9]_LDC\ : label is "VCC:GE";
begin
  lux_state_out(1 downto 0) <= \^lux_state_out\(1 downto 0);
\FSM_onehot_current_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \current_state1_inferred__0/i__carry__2_n_0\,
      I1 => \^lux_state_out\(0),
      I2 => \^lux_state_out\(1),
      I3 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_current_state_reg_n_0_[0]\,
      O => \FSM_onehot_current_state[0]_i_1_n_0\
    );
\FSM_onehot_current_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I1 => \current_state1_inferred__0/i__carry__2_n_0\,
      O => \FSM_onehot_current_state[1]_i_1_n_0\
    );
\FSM_onehot_current_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^lux_state_out\(0),
      I1 => \current_state1_inferred__0/i__carry__2_n_0\,
      I2 => \FSM_onehot_current_state_reg_n_0_[0]\,
      O => \FSM_onehot_current_state[2]_i_1_n_0\
    );
\FSM_onehot_current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAAAAAEEEA"
    )
        port map (
      I0 => \current_state1_inferred__0/i__carry__2_n_0\,
      I1 => \current_state0_carry__2_n_0\,
      I2 => \^lux_state_out\(0),
      I3 => \^lux_state_out\(1),
      I4 => current_state13_out,
      I5 => \current_state0_inferred__0/i__carry__2_n_0\,
      O => \FSM_onehot_current_state[3]_i_1_n_0\
    );
\FSM_onehot_current_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \current_state1_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => \^lux_state_out\(0),
      O => \FSM_onehot_current_state[3]_i_2_n_0\
    );
\FSM_onehot_current_state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_current_state_reg_n_0_[2]\,
      O => current_state13_out
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      D => \FSM_onehot_current_state[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_current_state_reg_n_0_[0]\
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_current_state[1]_i_1_n_0\,
      Q => \^lux_state_out\(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_current_state[2]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[2]\
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_current_state[3]_i_2_n_0\,
      Q => \^lux_state_out\(1)
    );
counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter0_carry_n_0,
      CO(2) => counter0_carry_n_1,
      CO(1) => counter0_carry_n_2,
      CO(0) => counter0_carry_n_3,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(4 downto 1),
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter0_carry_n_0,
      CO(3) => \counter0_carry__0_n_0\,
      CO(2) => \counter0_carry__0_n_1\,
      CO(1) => \counter0_carry__0_n_2\,
      CO(0) => \counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(8 downto 5),
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__0_n_0\,
      CO(3) => \counter0_carry__1_n_0\,
      CO(2) => \counter0_carry__1_n_1\,
      CO(1) => \counter0_carry__1_n_2\,
      CO(0) => \counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(12 downto 9),
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__1_n_0\,
      CO(3) => \counter0_carry__2_n_0\,
      CO(2) => \counter0_carry__2_n_1\,
      CO(1) => \counter0_carry__2_n_2\,
      CO(0) => \counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(16 downto 13),
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__2_n_0\,
      CO(3) => \counter0_carry__3_n_0\,
      CO(2) => \counter0_carry__3_n_1\,
      CO(1) => \counter0_carry__3_n_2\,
      CO(0) => \counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(20 downto 17),
      S(3) => \counter_reg_n_0_[20]\,
      S(2) => \counter_reg_n_0_[19]\,
      S(1) => \counter_reg_n_0_[18]\,
      S(0) => \counter_reg_n_0_[17]\
    );
\counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__3_n_0\,
      CO(3) => \counter0_carry__4_n_0\,
      CO(2) => \counter0_carry__4_n_1\,
      CO(1) => \counter0_carry__4_n_2\,
      CO(0) => \counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(24 downto 21),
      S(3) => \counter_reg_n_0_[24]\,
      S(2) => \counter_reg_n_0_[23]\,
      S(1) => \counter_reg_n_0_[22]\,
      S(0) => \counter_reg_n_0_[21]\
    );
\counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__4_n_0\,
      CO(3) => \counter0_carry__5_n_0\,
      CO(2) => \counter0_carry__5_n_1\,
      CO(1) => \counter0_carry__5_n_2\,
      CO(0) => \counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(28 downto 25),
      S(3) => \counter_reg_n_0_[28]\,
      S(2) => \counter_reg_n_0_[27]\,
      S(1) => \counter_reg_n_0_[26]\,
      S(0) => \counter_reg_n_0_[25]\
    );
\counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter0_carry__6_n_2\,
      CO(0) => \counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => counter0(31 downto 29),
      S(3) => '0',
      S(2) => \counter_reg_n_0_[31]\,
      S(1) => \counter_reg_n_0_[30]\,
      S(0) => \counter_reg_n_0_[29]\
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540057"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[0]_i_1_n_0\
    );
\counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(10),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[10]_i_1_n_0\
    );
\counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(11),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[11]_i_1_n_0\
    );
\counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(12),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[12]_i_1_n_0\
    );
\counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(13),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[13]_i_1_n_0\
    );
\counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(14),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[14]_i_1_n_0\
    );
\counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(15),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[15]_i_1_n_0\
    );
\counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(16),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[16]_i_1_n_0\
    );
\counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(17),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[17]_i_1_n_0\
    );
\counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(18),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[18]_i_1_n_0\
    );
\counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(19),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[19]_i_1_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(1),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[1]_i_1_n_0\
    );
\counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(20),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[20]_i_1_n_0\
    );
\counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(21),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[21]_i_1_n_0\
    );
\counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(22),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[22]_i_1_n_0\
    );
\counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(23),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[23]_i_1_n_0\
    );
\counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(24),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[24]_i_1_n_0\
    );
\counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(25),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[25]_i_1_n_0\
    );
\counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(26),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[26]_i_1_n_0\
    );
\counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(27),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[27]_i_1_n_0\
    );
\counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(28),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[28]_i_1_n_0\
    );
\counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(29),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[29]_i_1_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(2),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[2]_i_1_n_0\
    );
\counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(30),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[30]_i_1_n_0\
    );
\counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^lux_state_out\(0),
      I1 => \^lux_state_out\(1),
      I2 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I4 => \current_state1_inferred__0/i__carry__2_n_0\,
      O => counter
    );
\counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(31),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[31]_i_2_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(3),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[3]_i_1_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(4),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[4]_i_1_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(5),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[5]_i_1_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(6),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[6]_i_1_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(7),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[7]_i_1_n_0\
    );
\counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(8),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[8]_i_1_n_0\
    );
\counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \current_state0_inferred__0/i__carry__2_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(9),
      I4 => \current_state0_carry__2_n_0\,
      O => \counter[9]_i_1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[0]_i_1_n_0\,
      Q => \counter_reg_n_0_[0]\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[10]_i_1_n_0\,
      Q => \counter_reg_n_0_[10]\
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[11]_i_1_n_0\,
      Q => \counter_reg_n_0_[11]\
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[12]_i_1_n_0\,
      Q => \counter_reg_n_0_[12]\
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[13]_i_1_n_0\,
      Q => \counter_reg_n_0_[13]\
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[14]_i_1_n_0\,
      Q => \counter_reg_n_0_[14]\
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[15]_i_1_n_0\,
      Q => \counter_reg_n_0_[15]\
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[16]_i_1_n_0\,
      Q => \counter_reg_n_0_[16]\
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[17]_i_1_n_0\,
      Q => \counter_reg_n_0_[17]\
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[18]_i_1_n_0\,
      Q => \counter_reg_n_0_[18]\
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[19]_i_1_n_0\,
      Q => \counter_reg_n_0_[19]\
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[1]_i_1_n_0\,
      Q => \counter_reg_n_0_[1]\
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[20]_i_1_n_0\,
      Q => \counter_reg_n_0_[20]\
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[21]_i_1_n_0\,
      Q => \counter_reg_n_0_[21]\
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[22]_i_1_n_0\,
      Q => \counter_reg_n_0_[22]\
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[23]_i_1_n_0\,
      Q => \counter_reg_n_0_[23]\
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[24]_i_1_n_0\,
      Q => \counter_reg_n_0_[24]\
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[25]_i_1_n_0\,
      Q => \counter_reg_n_0_[25]\
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[26]_i_1_n_0\,
      Q => \counter_reg_n_0_[26]\
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[27]_i_1_n_0\,
      Q => \counter_reg_n_0_[27]\
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[28]_i_1_n_0\,
      Q => \counter_reg_n_0_[28]\
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[29]_i_1_n_0\,
      Q => \counter_reg_n_0_[29]\
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[2]_i_1_n_0\,
      Q => \counter_reg_n_0_[2]\
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[30]_i_1_n_0\,
      Q => \counter_reg_n_0_[30]\
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[31]_i_2_n_0\,
      Q => \counter_reg_n_0_[31]\
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[3]_i_1_n_0\,
      Q => \counter_reg_n_0_[3]\
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[4]_i_1_n_0\,
      Q => \counter_reg_n_0_[4]\
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[5]_i_1_n_0\,
      Q => \counter_reg_n_0_[5]\
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[6]_i_1_n_0\,
      Q => \counter_reg_n_0_[6]\
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[7]_i_1_n_0\,
      Q => \counter_reg_n_0_[7]\
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[8]_i_1_n_0\,
      Q => \counter_reg_n_0_[8]\
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[9]_i_1_n_0\,
      Q => \counter_reg_n_0_[9]\
    );
current_state0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => current_state0_carry_n_0,
      CO(2) => current_state0_carry_n_1,
      CO(1) => current_state0_carry_n_2,
      CO(0) => current_state0_carry_n_3,
      CYINIT => '0',
      DI(3) => current_state0_carry_i_1_n_0,
      DI(2) => current_state0_carry_i_2_n_0,
      DI(1) => current_state0_carry_i_3_n_0,
      DI(0) => current_state0_carry_i_4_n_0,
      O(3 downto 0) => NLW_current_state0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => current_state0_carry_i_5_n_0,
      S(2) => current_state0_carry_i_6_n_0,
      S(1) => current_state0_carry_i_7_n_0,
      S(0) => current_state0_carry_i_8_n_0
    );
\current_state0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => current_state0_carry_n_0,
      CO(3) => \current_state0_carry__0_n_0\,
      CO(2) => \current_state0_carry__0_n_1\,
      CO(1) => \current_state0_carry__0_n_2\,
      CO(0) => \current_state0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \current_state0_carry__0_i_1_n_0\,
      DI(2) => \current_state0_carry__0_i_2_n_0\,
      DI(1) => \current_state0_carry__0_i_3_n_0\,
      DI(0) => \current_state0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_current_state0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \current_state0_carry__0_i_5_n_0\,
      S(2) => \current_state0_carry__0_i_6_n_0\,
      S(1) => \current_state0_carry__0_i_7_n_0\,
      S(0) => \current_state0_carry__0_i_8_n_0\
    );
\current_state0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_on_state_reg[14]_C_n_0\,
      I2 => \cycles_per_on_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[14]_P_n_0\,
      I4 => cycles_per_on_state(15),
      I5 => \counter_reg_n_0_[15]\,
      O => \current_state0_carry__0_i_1_n_0\
    );
\current_state0_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[13]_P_n_0\,
      I1 => \cycles_per_on_state_reg[13]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[13]_C_n_0\,
      O => cycles_per_on_state(13)
    );
\current_state0_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[11]_P_n_0\,
      I1 => \cycles_per_on_state_reg[11]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[11]_C_n_0\,
      O => cycles_per_on_state(11)
    );
\current_state0_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[9]_P_n_0\,
      I1 => \cycles_per_on_state_reg[9]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[9]_C_n_0\,
      O => cycles_per_on_state(9)
    );
\current_state0_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[15]_C_n_0\,
      I1 => \cycles_per_on_state_reg[15]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[15]_P_n_0\,
      I3 => \counter_reg_n_0_[15]\,
      O => \current_state0_carry__0_i_13_n_0\
    );
\current_state0_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[13]_C_n_0\,
      I1 => \cycles_per_on_state_reg[13]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[13]_P_n_0\,
      I3 => \counter_reg_n_0_[13]\,
      O => \current_state0_carry__0_i_14_n_0\
    );
\current_state0_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[11]_C_n_0\,
      I1 => \cycles_per_on_state_reg[11]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[11]_P_n_0\,
      I3 => \counter_reg_n_0_[11]\,
      O => \current_state0_carry__0_i_15_n_0\
    );
\current_state0_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[9]_C_n_0\,
      I1 => \cycles_per_on_state_reg[9]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[9]_P_n_0\,
      I3 => \counter_reg_n_0_[9]\,
      O => \current_state0_carry__0_i_16_n_0\
    );
\current_state0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_on_state_reg[12]_C_n_0\,
      I2 => \cycles_per_on_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[12]_P_n_0\,
      I4 => cycles_per_on_state(13),
      I5 => \counter_reg_n_0_[13]\,
      O => \current_state0_carry__0_i_2_n_0\
    );
\current_state0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_on_state_reg[10]_C_n_0\,
      I2 => \cycles_per_on_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[10]_P_n_0\,
      I4 => cycles_per_on_state(11),
      I5 => \counter_reg_n_0_[11]\,
      O => \current_state0_carry__0_i_3_n_0\
    );
\current_state0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_on_state_reg[8]_C_n_0\,
      I2 => \cycles_per_on_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[8]_P_n_0\,
      I4 => cycles_per_on_state(9),
      I5 => \counter_reg_n_0_[9]\,
      O => \current_state0_carry__0_i_4_n_0\
    );
\current_state0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_on_state_reg[14]_P_n_0\,
      I2 => \cycles_per_on_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[14]_C_n_0\,
      I4 => \current_state0_carry__0_i_13_n_0\,
      O => \current_state0_carry__0_i_5_n_0\
    );
\current_state0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_on_state_reg[12]_P_n_0\,
      I2 => \cycles_per_on_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[12]_C_n_0\,
      I4 => \current_state0_carry__0_i_14_n_0\,
      O => \current_state0_carry__0_i_6_n_0\
    );
\current_state0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_on_state_reg[10]_P_n_0\,
      I2 => \cycles_per_on_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[10]_C_n_0\,
      I4 => \current_state0_carry__0_i_15_n_0\,
      O => \current_state0_carry__0_i_7_n_0\
    );
\current_state0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_on_state_reg[8]_P_n_0\,
      I2 => \cycles_per_on_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[8]_C_n_0\,
      I4 => \current_state0_carry__0_i_16_n_0\,
      O => \current_state0_carry__0_i_8_n_0\
    );
\current_state0_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[15]_P_n_0\,
      I1 => \cycles_per_on_state_reg[15]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[15]_C_n_0\,
      O => cycles_per_on_state(15)
    );
\current_state0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state0_carry__0_n_0\,
      CO(3) => \current_state0_carry__1_n_0\,
      CO(2) => \current_state0_carry__1_n_1\,
      CO(1) => \current_state0_carry__1_n_2\,
      CO(0) => \current_state0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \current_state0_carry__1_i_1_n_0\,
      DI(2) => \current_state0_carry__1_i_2_n_0\,
      DI(1) => \current_state0_carry__1_i_3_n_0\,
      DI(0) => \current_state0_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_current_state0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \current_state0_carry__1_i_5_n_0\,
      S(2) => \current_state0_carry__1_i_6_n_0\,
      S(1) => \current_state0_carry__1_i_7_n_0\,
      S(0) => \current_state0_carry__1_i_8_n_0\
    );
\current_state0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_on_state_reg[22]_C_n_0\,
      I2 => \cycles_per_on_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[22]_P_n_0\,
      I4 => cycles_per_on_state(23),
      I5 => \counter_reg_n_0_[23]\,
      O => \current_state0_carry__1_i_1_n_0\
    );
\current_state0_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[21]_P_n_0\,
      I1 => \cycles_per_on_state_reg[21]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[21]_C_n_0\,
      O => cycles_per_on_state(21)
    );
\current_state0_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[19]_P_n_0\,
      I1 => \cycles_per_on_state_reg[19]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[19]_C_n_0\,
      O => cycles_per_on_state(19)
    );
\current_state0_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[17]_P_n_0\,
      I1 => \cycles_per_on_state_reg[17]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[17]_C_n_0\,
      O => cycles_per_on_state(17)
    );
\current_state0_carry__1_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[23]_C_n_0\,
      I1 => \cycles_per_on_state_reg[23]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[23]_P_n_0\,
      I3 => \counter_reg_n_0_[23]\,
      O => \current_state0_carry__1_i_13_n_0\
    );
\current_state0_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[21]_C_n_0\,
      I1 => \cycles_per_on_state_reg[21]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[21]_P_n_0\,
      I3 => \counter_reg_n_0_[21]\,
      O => \current_state0_carry__1_i_14_n_0\
    );
\current_state0_carry__1_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[19]_C_n_0\,
      I1 => \cycles_per_on_state_reg[19]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[19]_P_n_0\,
      I3 => \counter_reg_n_0_[19]\,
      O => \current_state0_carry__1_i_15_n_0\
    );
\current_state0_carry__1_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[17]_C_n_0\,
      I1 => \cycles_per_on_state_reg[17]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[17]_P_n_0\,
      I3 => \counter_reg_n_0_[17]\,
      O => \current_state0_carry__1_i_16_n_0\
    );
\current_state0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_on_state_reg[20]_C_n_0\,
      I2 => \cycles_per_on_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[20]_P_n_0\,
      I4 => cycles_per_on_state(21),
      I5 => \counter_reg_n_0_[21]\,
      O => \current_state0_carry__1_i_2_n_0\
    );
\current_state0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_on_state_reg[18]_C_n_0\,
      I2 => \cycles_per_on_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[18]_P_n_0\,
      I4 => cycles_per_on_state(19),
      I5 => \counter_reg_n_0_[19]\,
      O => \current_state0_carry__1_i_3_n_0\
    );
\current_state0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_on_state_reg[16]_C_n_0\,
      I2 => \cycles_per_on_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[16]_P_n_0\,
      I4 => cycles_per_on_state(17),
      I5 => \counter_reg_n_0_[17]\,
      O => \current_state0_carry__1_i_4_n_0\
    );
\current_state0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_on_state_reg[22]_P_n_0\,
      I2 => \cycles_per_on_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[22]_C_n_0\,
      I4 => \current_state0_carry__1_i_13_n_0\,
      O => \current_state0_carry__1_i_5_n_0\
    );
\current_state0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_on_state_reg[20]_P_n_0\,
      I2 => \cycles_per_on_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[20]_C_n_0\,
      I4 => \current_state0_carry__1_i_14_n_0\,
      O => \current_state0_carry__1_i_6_n_0\
    );
\current_state0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_on_state_reg[18]_P_n_0\,
      I2 => \cycles_per_on_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[18]_C_n_0\,
      I4 => \current_state0_carry__1_i_15_n_0\,
      O => \current_state0_carry__1_i_7_n_0\
    );
\current_state0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_on_state_reg[16]_P_n_0\,
      I2 => \cycles_per_on_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[16]_C_n_0\,
      I4 => \current_state0_carry__1_i_16_n_0\,
      O => \current_state0_carry__1_i_8_n_0\
    );
\current_state0_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[23]_P_n_0\,
      I1 => \cycles_per_on_state_reg[23]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[23]_C_n_0\,
      O => cycles_per_on_state(23)
    );
\current_state0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state0_carry__1_n_0\,
      CO(3) => \current_state0_carry__2_n_0\,
      CO(2) => \current_state0_carry__2_n_1\,
      CO(1) => \current_state0_carry__2_n_2\,
      CO(0) => \current_state0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \current_state0_carry__2_i_1_n_0\,
      DI(2) => \current_state0_carry__2_i_2_n_0\,
      DI(1) => \current_state0_carry__2_i_3_n_0\,
      DI(0) => \current_state0_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_current_state0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \current_state0_carry__2_i_5_n_0\,
      S(2) => \current_state0_carry__2_i_6_n_0\,
      S(1) => \current_state0_carry__2_i_7_n_0\,
      S(0) => \current_state0_carry__2_i_8_n_0\
    );
\current_state0_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \cycles_per_on_state_reg[30]_C_n_0\,
      I2 => \cycles_per_on_state_reg[30]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[30]_P_n_0\,
      I4 => \counter_reg_n_0_[31]\,
      O => \current_state0_carry__2_i_1_n_0\
    );
\current_state0_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[27]_P_n_0\,
      I1 => \cycles_per_on_state_reg[27]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[27]_C_n_0\,
      O => cycles_per_on_state(27)
    );
\current_state0_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[25]_P_n_0\,
      I1 => \cycles_per_on_state_reg[25]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[25]_C_n_0\,
      O => cycles_per_on_state(25)
    );
\current_state0_carry__2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[29]_C_n_0\,
      I1 => \cycles_per_on_state_reg[29]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[29]_P_n_0\,
      I3 => \counter_reg_n_0_[29]\,
      O => \current_state0_carry__2_i_12_n_0\
    );
\current_state0_carry__2_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[27]_C_n_0\,
      I1 => \cycles_per_on_state_reg[27]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[27]_P_n_0\,
      I3 => \counter_reg_n_0_[27]\,
      O => \current_state0_carry__2_i_13_n_0\
    );
\current_state0_carry__2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[25]_C_n_0\,
      I1 => \cycles_per_on_state_reg[25]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[25]_P_n_0\,
      I3 => \counter_reg_n_0_[25]\,
      O => \current_state0_carry__2_i_14_n_0\
    );
\current_state0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \cycles_per_on_state_reg[28]_C_n_0\,
      I2 => \cycles_per_on_state_reg[28]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[28]_P_n_0\,
      I4 => cycles_per_on_state(29),
      I5 => \counter_reg_n_0_[29]\,
      O => \current_state0_carry__2_i_2_n_0\
    );
\current_state0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \cycles_per_on_state_reg[26]_C_n_0\,
      I2 => \cycles_per_on_state_reg[26]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[26]_P_n_0\,
      I4 => cycles_per_on_state(27),
      I5 => \counter_reg_n_0_[27]\,
      O => \current_state0_carry__2_i_3_n_0\
    );
\current_state0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \cycles_per_on_state_reg[24]_C_n_0\,
      I2 => \cycles_per_on_state_reg[24]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[24]_P_n_0\,
      I4 => cycles_per_on_state(25),
      I5 => \counter_reg_n_0_[25]\,
      O => \current_state0_carry__2_i_4_n_0\
    );
\current_state0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \cycles_per_on_state_reg[30]_P_n_0\,
      I2 => \cycles_per_on_state_reg[30]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_n_0\,
      I4 => \counter_reg_n_0_[31]\,
      O => \current_state0_carry__2_i_5_n_0\
    );
\current_state0_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \cycles_per_on_state_reg[28]_P_n_0\,
      I2 => \cycles_per_on_state_reg[28]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[28]_C_n_0\,
      I4 => \current_state0_carry__2_i_12_n_0\,
      O => \current_state0_carry__2_i_6_n_0\
    );
\current_state0_carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \cycles_per_on_state_reg[26]_P_n_0\,
      I2 => \cycles_per_on_state_reg[26]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[26]_C_n_0\,
      I4 => \current_state0_carry__2_i_13_n_0\,
      O => \current_state0_carry__2_i_7_n_0\
    );
\current_state0_carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \cycles_per_on_state_reg[24]_P_n_0\,
      I2 => \cycles_per_on_state_reg[24]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[24]_C_n_0\,
      I4 => \current_state0_carry__2_i_14_n_0\,
      O => \current_state0_carry__2_i_8_n_0\
    );
\current_state0_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[29]_P_n_0\,
      I1 => \cycles_per_on_state_reg[29]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[29]_C_n_0\,
      O => cycles_per_on_state(29)
    );
current_state0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_on_state_reg[6]_C_n_0\,
      I2 => \cycles_per_on_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[6]_P_n_0\,
      I4 => cycles_per_on_state(7),
      I5 => \counter_reg_n_0_[7]\,
      O => current_state0_carry_i_1_n_0
    );
current_state0_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[5]_P_n_0\,
      I1 => \cycles_per_on_state_reg[5]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[5]_C_n_0\,
      O => cycles_per_on_state(5)
    );
current_state0_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[3]_P_n_0\,
      I1 => \cycles_per_on_state_reg[3]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[3]_C_n_0\,
      O => cycles_per_on_state(3)
    );
current_state0_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[1]_P_n_0\,
      I1 => \cycles_per_on_state_reg[1]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[1]_C_n_0\,
      O => cycles_per_on_state(1)
    );
current_state0_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[7]_C_n_0\,
      I1 => \cycles_per_on_state_reg[7]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[7]_P_n_0\,
      I3 => \counter_reg_n_0_[7]\,
      O => current_state0_carry_i_13_n_0
    );
current_state0_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[5]_C_n_0\,
      I1 => \cycles_per_on_state_reg[5]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[5]_P_n_0\,
      I3 => \counter_reg_n_0_[5]\,
      O => current_state0_carry_i_14_n_0
    );
current_state0_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[3]_C_n_0\,
      I1 => \cycles_per_on_state_reg[3]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[3]_P_n_0\,
      I3 => \counter_reg_n_0_[3]\,
      O => current_state0_carry_i_15_n_0
    );
current_state0_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[1]_C_n_0\,
      I1 => \cycles_per_on_state_reg[1]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[1]_P_n_0\,
      I3 => \counter_reg_n_0_[1]\,
      O => current_state0_carry_i_16_n_0
    );
current_state0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_on_state_reg[4]_C_n_0\,
      I2 => \cycles_per_on_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[4]_P_n_0\,
      I4 => cycles_per_on_state(5),
      I5 => \counter_reg_n_0_[5]\,
      O => current_state0_carry_i_2_n_0
    );
current_state0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_on_state_reg[2]_C_n_0\,
      I2 => \cycles_per_on_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[2]_P_n_0\,
      I4 => cycles_per_on_state(3),
      I5 => \counter_reg_n_0_[3]\,
      O => current_state0_carry_i_3_n_0
    );
current_state0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \cycles_per_on_state_reg[0]_C_n_0\,
      I2 => \cycles_per_on_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[0]_P_n_0\,
      I4 => cycles_per_on_state(1),
      I5 => \counter_reg_n_0_[1]\,
      O => current_state0_carry_i_4_n_0
    );
current_state0_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_on_state_reg[6]_P_n_0\,
      I2 => \cycles_per_on_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[6]_C_n_0\,
      I4 => current_state0_carry_i_13_n_0,
      O => current_state0_carry_i_5_n_0
    );
current_state0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_on_state_reg[4]_P_n_0\,
      I2 => \cycles_per_on_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[4]_C_n_0\,
      I4 => current_state0_carry_i_14_n_0,
      O => current_state0_carry_i_6_n_0
    );
current_state0_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_on_state_reg[2]_P_n_0\,
      I2 => \cycles_per_on_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[2]_C_n_0\,
      I4 => current_state0_carry_i_15_n_0,
      O => current_state0_carry_i_7_n_0
    );
current_state0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \cycles_per_on_state_reg[0]_P_n_0\,
      I2 => \cycles_per_on_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[0]_C_n_0\,
      I4 => current_state0_carry_i_16_n_0,
      O => current_state0_carry_i_8_n_0
    );
current_state0_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[7]_P_n_0\,
      I1 => \cycles_per_on_state_reg[7]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[7]_C_n_0\,
      O => cycles_per_on_state(7)
    );
\current_state0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \current_state0_inferred__0/i__carry_n_0\,
      CO(2) => \current_state0_inferred__0/i__carry_n_1\,
      CO(1) => \current_state0_inferred__0/i__carry_n_2\,
      CO(0) => \current_state0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_current_state0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\current_state0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state0_inferred__0/i__carry_n_0\,
      CO(3) => \current_state0_inferred__0/i__carry__0_n_0\,
      CO(2) => \current_state0_inferred__0/i__carry__0_n_1\,
      CO(1) => \current_state0_inferred__0/i__carry__0_n_2\,
      CO(0) => \current_state0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_current_state0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__0_n_0\,
      S(2) => \i__carry__0_i_6__0_n_0\,
      S(1) => \i__carry__0_i_7__0_n_0\,
      S(0) => \i__carry__0_i_8__0_n_0\
    );
\current_state0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state0_inferred__0/i__carry__0_n_0\,
      CO(3) => \current_state0_inferred__0/i__carry__1_n_0\,
      CO(2) => \current_state0_inferred__0/i__carry__1_n_1\,
      CO(1) => \current_state0_inferred__0/i__carry__1_n_2\,
      CO(0) => \current_state0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1__0_n_0\,
      DI(2) => \i__carry__1_i_2__0_n_0\,
      DI(1) => \i__carry__1_i_3__0_n_0\,
      DI(0) => \i__carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_current_state0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5__0_n_0\,
      S(2) => \i__carry__1_i_6__0_n_0\,
      S(1) => \i__carry__1_i_7__0_n_0\,
      S(0) => \i__carry__1_i_8__0_n_0\
    );
\current_state0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state0_inferred__0/i__carry__1_n_0\,
      CO(3) => \current_state0_inferred__0/i__carry__2_n_0\,
      CO(2) => \current_state0_inferred__0/i__carry__2_n_1\,
      CO(1) => \current_state0_inferred__0/i__carry__2_n_2\,
      CO(0) => \current_state0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1__0_n_0\,
      DI(2) => \i__carry__2_i_2__0_n_0\,
      DI(1) => \i__carry__2_i_3__0_n_0\,
      DI(0) => \i__carry__2_i_4__0_n_0\,
      O(3 downto 0) => \NLW_current_state0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7__0_n_0\,
      S(0) => \i__carry__2_i_8__0_n_0\
    );
\current_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \current_state1_inferred__0/i__carry_n_0\,
      CO(2) => \current_state1_inferred__0/i__carry_n_1\,
      CO(1) => \current_state1_inferred__0/i__carry_n_2\,
      CO(0) => \current_state1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_current_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\current_state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state1_inferred__0/i__carry_n_0\,
      CO(3) => \current_state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \current_state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \current_state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \current_state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_current_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\current_state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \current_state1_inferred__0/i__carry__1_n_0\,
      CO(2) => \current_state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \current_state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \current_state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_current_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\current_state1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_state1_inferred__0/i__carry__1_n_0\,
      CO(3) => \current_state1_inferred__0/i__carry__2_n_0\,
      CO(2) => \current_state1_inferred__0/i__carry__2_n_1\,
      CO(1) => \current_state1_inferred__0/i__carry__2_n_2\,
      CO(0) => \current_state1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => \i__carry__2_i_2_n_0\,
      DI(1) => \i__carry__2_i_3_n_0\,
      DI(0) => \i__carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_current_state1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5__0_n_0\,
      S(2) => \i__carry__2_i_6__0_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
\cycles_for_total_states[0]_C_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[1]_C_i_5_n_4\,
      O => \cycles_for_total_states[0]_C_i_10_n_0\
    );
\cycles_for_total_states[0]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[1]_C_i_5_n_5\,
      O => \cycles_for_total_states[0]_C_i_11_n_0\
    );
\cycles_for_total_states[0]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[1]_C_i_5_n_6\,
      O => \cycles_for_total_states[0]_C_i_12_n_0\
    );
\cycles_for_total_states[0]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[1]_C_i_5_n_7\,
      O => \cycles_for_total_states[0]_C_i_13_n_0\
    );
\cycles_for_total_states[0]_C_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[1]_C_i_10_n_4\,
      O => \cycles_for_total_states[0]_C_i_15_n_0\
    );
\cycles_for_total_states[0]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[1]_C_i_10_n_5\,
      O => \cycles_for_total_states[0]_C_i_16_n_0\
    );
\cycles_for_total_states[0]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[1]_C_i_10_n_6\,
      O => \cycles_for_total_states[0]_C_i_17_n_0\
    );
\cycles_for_total_states[0]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[1]_C_i_10_n_7\,
      O => \cycles_for_total_states[0]_C_i_18_n_0\
    );
\cycles_for_total_states[0]_C_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[1]_C_i_15_n_4\,
      O => \cycles_for_total_states[0]_C_i_20_n_0\
    );
\cycles_for_total_states[0]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[1]_C_i_15_n_5\,
      O => \cycles_for_total_states[0]_C_i_21_n_0\
    );
\cycles_for_total_states[0]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[1]_C_i_15_n_6\,
      O => \cycles_for_total_states[0]_C_i_22_n_0\
    );
\cycles_for_total_states[0]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[1]_C_i_15_n_7\,
      O => \cycles_for_total_states[0]_C_i_23_n_0\
    );
\cycles_for_total_states[0]_C_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[1]_C_i_20_n_4\,
      O => \cycles_for_total_states[0]_C_i_25_n_0\
    );
\cycles_for_total_states[0]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[1]_C_i_20_n_5\,
      O => \cycles_for_total_states[0]_C_i_26_n_0\
    );
\cycles_for_total_states[0]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[1]_C_i_20_n_6\,
      O => \cycles_for_total_states[0]_C_i_27_n_0\
    );
\cycles_for_total_states[0]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[1]_C_i_20_n_7\,
      O => \cycles_for_total_states[0]_C_i_28_n_0\
    );
\cycles_for_total_states[0]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => \cycles_for_total_states_reg[1]_C_i_1_n_7\,
      O => \cycles_for_total_states[0]_C_i_3_n_0\
    );
\cycles_for_total_states[0]_C_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[1]_C_i_25_n_4\,
      O => \cycles_for_total_states[0]_C_i_30_n_0\
    );
\cycles_for_total_states[0]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[1]_C_i_25_n_5\,
      O => \cycles_for_total_states[0]_C_i_31_n_0\
    );
\cycles_for_total_states[0]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[1]_C_i_25_n_6\,
      O => \cycles_for_total_states[0]_C_i_32_n_0\
    );
\cycles_for_total_states[0]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[1]_C_i_25_n_7\,
      O => \cycles_for_total_states[0]_C_i_33_n_0\
    );
\cycles_for_total_states[0]_C_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[1]_C_i_30_n_4\,
      O => \cycles_for_total_states[0]_C_i_35_n_0\
    );
\cycles_for_total_states[0]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[1]_C_i_30_n_5\,
      O => \cycles_for_total_states[0]_C_i_36_n_0\
    );
\cycles_for_total_states[0]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[1]_C_i_30_n_6\,
      O => \cycles_for_total_states[0]_C_i_37_n_0\
    );
\cycles_for_total_states[0]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[1]_C_i_30_n_7\,
      O => \cycles_for_total_states[0]_C_i_38_n_0\
    );
\cycles_for_total_states[0]_C_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(1),
      O => \cycles_for_total_states[0]_C_i_39_n_0\
    );
\cycles_for_total_states[0]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[1]_C_i_35_n_4\,
      O => \cycles_for_total_states[0]_C_i_40_n_0\
    );
\cycles_for_total_states[0]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[1]_C_i_35_n_5\,
      O => \cycles_for_total_states[0]_C_i_41_n_0\
    );
\cycles_for_total_states[0]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[1]_C_i_35_n_6\,
      O => \cycles_for_total_states[0]_C_i_42_n_0\
    );
\cycles_for_total_states[0]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(1),
      O => \cycles_for_total_states[0]_C_i_43_n_0\
    );
\cycles_for_total_states[0]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[1]_C_i_2_n_4\,
      O => \cycles_for_total_states[0]_C_i_5_n_0\
    );
\cycles_for_total_states[0]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[1]_C_i_2_n_5\,
      O => \cycles_for_total_states[0]_C_i_6_n_0\
    );
\cycles_for_total_states[0]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[1]_C_i_2_n_6\,
      O => \cycles_for_total_states[0]_C_i_7_n_0\
    );
\cycles_for_total_states[0]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[1]_C_i_2_n_7\,
      O => \cycles_for_total_states[0]_C_i_8_n_0\
    );
\cycles_for_total_states[10]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_5\,
      O => \cycles_for_total_states[10]_C_i_11_n_0\
    );
\cycles_for_total_states[10]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_6\,
      O => \cycles_for_total_states[10]_C_i_12_n_0\
    );
\cycles_for_total_states[10]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_7\,
      O => \cycles_for_total_states[10]_C_i_13_n_0\
    );
\cycles_for_total_states[10]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_4\,
      O => \cycles_for_total_states[10]_C_i_14_n_0\
    );
\cycles_for_total_states[10]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_5\,
      O => \cycles_for_total_states[10]_C_i_16_n_0\
    );
\cycles_for_total_states[10]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_6\,
      O => \cycles_for_total_states[10]_C_i_17_n_0\
    );
\cycles_for_total_states[10]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_7\,
      O => \cycles_for_total_states[10]_C_i_18_n_0\
    );
\cycles_for_total_states[10]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_4\,
      O => \cycles_for_total_states[10]_C_i_19_n_0\
    );
\cycles_for_total_states[10]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_5\,
      O => \cycles_for_total_states[10]_C_i_21_n_0\
    );
\cycles_for_total_states[10]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_6\,
      O => \cycles_for_total_states[10]_C_i_22_n_0\
    );
\cycles_for_total_states[10]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_7\,
      O => \cycles_for_total_states[10]_C_i_23_n_0\
    );
\cycles_for_total_states[10]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_4\,
      O => \cycles_for_total_states[10]_C_i_24_n_0\
    );
\cycles_for_total_states[10]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_5\,
      O => \cycles_for_total_states[10]_C_i_26_n_0\
    );
\cycles_for_total_states[10]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_6\,
      O => \cycles_for_total_states[10]_C_i_27_n_0\
    );
\cycles_for_total_states[10]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_7\,
      O => \cycles_for_total_states[10]_C_i_28_n_0\
    );
\cycles_for_total_states[10]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_4\,
      O => \cycles_for_total_states[10]_C_i_29_n_0\
    );
\cycles_for_total_states[10]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => \cycles_for_total_states_reg[11]_C_i_1_n_7\,
      O => \cycles_for_total_states[10]_C_i_3_n_0\
    );
\cycles_for_total_states[10]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_5\,
      O => \cycles_for_total_states[10]_C_i_31_n_0\
    );
\cycles_for_total_states[10]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_6\,
      O => \cycles_for_total_states[10]_C_i_32_n_0\
    );
\cycles_for_total_states[10]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_7\,
      O => \cycles_for_total_states[10]_C_i_33_n_0\
    );
\cycles_for_total_states[10]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_4\,
      O => \cycles_for_total_states[10]_C_i_34_n_0\
    );
\cycles_for_total_states[10]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_5\,
      O => \cycles_for_total_states[10]_C_i_36_n_0\
    );
\cycles_for_total_states[10]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_6\,
      O => \cycles_for_total_states[10]_C_i_37_n_0\
    );
\cycles_for_total_states[10]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_7\,
      O => \cycles_for_total_states[10]_C_i_38_n_0\
    );
\cycles_for_total_states[10]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[11]_C_i_35_n_4\,
      O => \cycles_for_total_states[10]_C_i_39_n_0\
    );
\cycles_for_total_states[10]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_4\,
      O => \cycles_for_total_states[10]_C_i_4_n_0\
    );
\cycles_for_total_states[10]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(11),
      O => \cycles_for_total_states[10]_C_i_40_n_0\
    );
\cycles_for_total_states[10]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[11]_C_i_35_n_5\,
      O => \cycles_for_total_states[10]_C_i_41_n_0\
    );
\cycles_for_total_states[10]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[11]_C_i_35_n_6\,
      O => \cycles_for_total_states[10]_C_i_42_n_0\
    );
\cycles_for_total_states[10]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(11),
      O => \cycles_for_total_states[10]_C_i_43_n_0\
    );
\cycles_for_total_states[10]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_5\,
      O => \cycles_for_total_states[10]_C_i_6_n_0\
    );
\cycles_for_total_states[10]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_6\,
      O => \cycles_for_total_states[10]_C_i_7_n_0\
    );
\cycles_for_total_states[10]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_7\,
      O => \cycles_for_total_states[10]_C_i_8_n_0\
    );
\cycles_for_total_states[10]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_4\,
      O => \cycles_for_total_states[10]_C_i_9_n_0\
    );
\cycles_for_total_states[11]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_5\,
      O => \cycles_for_total_states[11]_C_i_11_n_0\
    );
\cycles_for_total_states[11]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_6\,
      O => \cycles_for_total_states[11]_C_i_12_n_0\
    );
\cycles_for_total_states[11]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_7\,
      O => \cycles_for_total_states[11]_C_i_13_n_0\
    );
\cycles_for_total_states[11]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_4\,
      O => \cycles_for_total_states[11]_C_i_14_n_0\
    );
\cycles_for_total_states[11]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_5\,
      O => \cycles_for_total_states[11]_C_i_16_n_0\
    );
\cycles_for_total_states[11]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_6\,
      O => \cycles_for_total_states[11]_C_i_17_n_0\
    );
\cycles_for_total_states[11]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_7\,
      O => \cycles_for_total_states[11]_C_i_18_n_0\
    );
\cycles_for_total_states[11]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_4\,
      O => \cycles_for_total_states[11]_C_i_19_n_0\
    );
\cycles_for_total_states[11]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_5\,
      O => \cycles_for_total_states[11]_C_i_21_n_0\
    );
\cycles_for_total_states[11]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_6\,
      O => \cycles_for_total_states[11]_C_i_22_n_0\
    );
\cycles_for_total_states[11]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_7\,
      O => \cycles_for_total_states[11]_C_i_23_n_0\
    );
\cycles_for_total_states[11]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_4\,
      O => \cycles_for_total_states[11]_C_i_24_n_0\
    );
\cycles_for_total_states[11]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_5\,
      O => \cycles_for_total_states[11]_C_i_26_n_0\
    );
\cycles_for_total_states[11]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_6\,
      O => \cycles_for_total_states[11]_C_i_27_n_0\
    );
\cycles_for_total_states[11]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_7\,
      O => \cycles_for_total_states[11]_C_i_28_n_0\
    );
\cycles_for_total_states[11]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_4\,
      O => \cycles_for_total_states[11]_C_i_29_n_0\
    );
\cycles_for_total_states[11]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => \cycles_for_total_states_reg[12]_C_i_1_n_7\,
      O => \cycles_for_total_states[11]_C_i_3_n_0\
    );
\cycles_for_total_states[11]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_5\,
      O => \cycles_for_total_states[11]_C_i_31_n_0\
    );
\cycles_for_total_states[11]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_6\,
      O => \cycles_for_total_states[11]_C_i_32_n_0\
    );
\cycles_for_total_states[11]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_7\,
      O => \cycles_for_total_states[11]_C_i_33_n_0\
    );
\cycles_for_total_states[11]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_4\,
      O => \cycles_for_total_states[11]_C_i_34_n_0\
    );
\cycles_for_total_states[11]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_5\,
      O => \cycles_for_total_states[11]_C_i_36_n_0\
    );
\cycles_for_total_states[11]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_6\,
      O => \cycles_for_total_states[11]_C_i_37_n_0\
    );
\cycles_for_total_states[11]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_7\,
      O => \cycles_for_total_states[11]_C_i_38_n_0\
    );
\cycles_for_total_states[11]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[12]_C_i_35_n_4\,
      O => \cycles_for_total_states[11]_C_i_39_n_0\
    );
\cycles_for_total_states[11]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_4\,
      O => \cycles_for_total_states[11]_C_i_4_n_0\
    );
\cycles_for_total_states[11]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(12),
      O => \cycles_for_total_states[11]_C_i_40_n_0\
    );
\cycles_for_total_states[11]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[12]_C_i_35_n_5\,
      O => \cycles_for_total_states[11]_C_i_41_n_0\
    );
\cycles_for_total_states[11]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[12]_C_i_35_n_6\,
      O => \cycles_for_total_states[11]_C_i_42_n_0\
    );
\cycles_for_total_states[11]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(12),
      O => \cycles_for_total_states[11]_C_i_43_n_0\
    );
\cycles_for_total_states[11]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_5\,
      O => \cycles_for_total_states[11]_C_i_6_n_0\
    );
\cycles_for_total_states[11]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_6\,
      O => \cycles_for_total_states[11]_C_i_7_n_0\
    );
\cycles_for_total_states[11]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_7\,
      O => \cycles_for_total_states[11]_C_i_8_n_0\
    );
\cycles_for_total_states[11]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_4\,
      O => \cycles_for_total_states[11]_C_i_9_n_0\
    );
\cycles_for_total_states[12]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_5\,
      O => \cycles_for_total_states[12]_C_i_11_n_0\
    );
\cycles_for_total_states[12]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_6\,
      O => \cycles_for_total_states[12]_C_i_12_n_0\
    );
\cycles_for_total_states[12]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_7\,
      O => \cycles_for_total_states[12]_C_i_13_n_0\
    );
\cycles_for_total_states[12]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_4\,
      O => \cycles_for_total_states[12]_C_i_14_n_0\
    );
\cycles_for_total_states[12]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_5\,
      O => \cycles_for_total_states[12]_C_i_16_n_0\
    );
\cycles_for_total_states[12]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_6\,
      O => \cycles_for_total_states[12]_C_i_17_n_0\
    );
\cycles_for_total_states[12]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_7\,
      O => \cycles_for_total_states[12]_C_i_18_n_0\
    );
\cycles_for_total_states[12]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_4\,
      O => \cycles_for_total_states[12]_C_i_19_n_0\
    );
\cycles_for_total_states[12]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_5\,
      O => \cycles_for_total_states[12]_C_i_21_n_0\
    );
\cycles_for_total_states[12]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_6\,
      O => \cycles_for_total_states[12]_C_i_22_n_0\
    );
\cycles_for_total_states[12]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_7\,
      O => \cycles_for_total_states[12]_C_i_23_n_0\
    );
\cycles_for_total_states[12]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_4\,
      O => \cycles_for_total_states[12]_C_i_24_n_0\
    );
\cycles_for_total_states[12]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_5\,
      O => \cycles_for_total_states[12]_C_i_26_n_0\
    );
\cycles_for_total_states[12]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_6\,
      O => \cycles_for_total_states[12]_C_i_27_n_0\
    );
\cycles_for_total_states[12]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_7\,
      O => \cycles_for_total_states[12]_C_i_28_n_0\
    );
\cycles_for_total_states[12]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_4\,
      O => \cycles_for_total_states[12]_C_i_29_n_0\
    );
\cycles_for_total_states[12]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => \cycles_for_total_states_reg[13]_C_i_1_n_7\,
      O => \cycles_for_total_states[12]_C_i_3_n_0\
    );
\cycles_for_total_states[12]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_5\,
      O => \cycles_for_total_states[12]_C_i_31_n_0\
    );
\cycles_for_total_states[12]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_6\,
      O => \cycles_for_total_states[12]_C_i_32_n_0\
    );
\cycles_for_total_states[12]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_7\,
      O => \cycles_for_total_states[12]_C_i_33_n_0\
    );
\cycles_for_total_states[12]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_4\,
      O => \cycles_for_total_states[12]_C_i_34_n_0\
    );
\cycles_for_total_states[12]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_5\,
      O => \cycles_for_total_states[12]_C_i_36_n_0\
    );
\cycles_for_total_states[12]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_6\,
      O => \cycles_for_total_states[12]_C_i_37_n_0\
    );
\cycles_for_total_states[12]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_7\,
      O => \cycles_for_total_states[12]_C_i_38_n_0\
    );
\cycles_for_total_states[12]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[13]_C_i_35_n_4\,
      O => \cycles_for_total_states[12]_C_i_39_n_0\
    );
\cycles_for_total_states[12]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_4\,
      O => \cycles_for_total_states[12]_C_i_4_n_0\
    );
\cycles_for_total_states[12]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(13),
      O => \cycles_for_total_states[12]_C_i_40_n_0\
    );
\cycles_for_total_states[12]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[13]_C_i_35_n_5\,
      O => \cycles_for_total_states[12]_C_i_41_n_0\
    );
\cycles_for_total_states[12]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[13]_C_i_35_n_6\,
      O => \cycles_for_total_states[12]_C_i_42_n_0\
    );
\cycles_for_total_states[12]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(13),
      O => \cycles_for_total_states[12]_C_i_43_n_0\
    );
\cycles_for_total_states[12]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_5\,
      O => \cycles_for_total_states[12]_C_i_6_n_0\
    );
\cycles_for_total_states[12]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_6\,
      O => \cycles_for_total_states[12]_C_i_7_n_0\
    );
\cycles_for_total_states[12]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_7\,
      O => \cycles_for_total_states[12]_C_i_8_n_0\
    );
\cycles_for_total_states[12]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_4\,
      O => \cycles_for_total_states[12]_C_i_9_n_0\
    );
\cycles_for_total_states[13]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_5\,
      O => \cycles_for_total_states[13]_C_i_11_n_0\
    );
\cycles_for_total_states[13]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_6\,
      O => \cycles_for_total_states[13]_C_i_12_n_0\
    );
\cycles_for_total_states[13]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_7\,
      O => \cycles_for_total_states[13]_C_i_13_n_0\
    );
\cycles_for_total_states[13]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_4\,
      O => \cycles_for_total_states[13]_C_i_14_n_0\
    );
\cycles_for_total_states[13]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_5\,
      O => \cycles_for_total_states[13]_C_i_16_n_0\
    );
\cycles_for_total_states[13]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_6\,
      O => \cycles_for_total_states[13]_C_i_17_n_0\
    );
\cycles_for_total_states[13]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_7\,
      O => \cycles_for_total_states[13]_C_i_18_n_0\
    );
\cycles_for_total_states[13]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_4\,
      O => \cycles_for_total_states[13]_C_i_19_n_0\
    );
\cycles_for_total_states[13]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_5\,
      O => \cycles_for_total_states[13]_C_i_21_n_0\
    );
\cycles_for_total_states[13]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_6\,
      O => \cycles_for_total_states[13]_C_i_22_n_0\
    );
\cycles_for_total_states[13]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_7\,
      O => \cycles_for_total_states[13]_C_i_23_n_0\
    );
\cycles_for_total_states[13]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_4\,
      O => \cycles_for_total_states[13]_C_i_24_n_0\
    );
\cycles_for_total_states[13]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_5\,
      O => \cycles_for_total_states[13]_C_i_26_n_0\
    );
\cycles_for_total_states[13]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_6\,
      O => \cycles_for_total_states[13]_C_i_27_n_0\
    );
\cycles_for_total_states[13]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_7\,
      O => \cycles_for_total_states[13]_C_i_28_n_0\
    );
\cycles_for_total_states[13]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_4\,
      O => \cycles_for_total_states[13]_C_i_29_n_0\
    );
\cycles_for_total_states[13]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => \cycles_for_total_states_reg[14]_C_i_1_n_7\,
      O => \cycles_for_total_states[13]_C_i_3_n_0\
    );
\cycles_for_total_states[13]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_5\,
      O => \cycles_for_total_states[13]_C_i_31_n_0\
    );
\cycles_for_total_states[13]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_6\,
      O => \cycles_for_total_states[13]_C_i_32_n_0\
    );
\cycles_for_total_states[13]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_7\,
      O => \cycles_for_total_states[13]_C_i_33_n_0\
    );
\cycles_for_total_states[13]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_4\,
      O => \cycles_for_total_states[13]_C_i_34_n_0\
    );
\cycles_for_total_states[13]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_5\,
      O => \cycles_for_total_states[13]_C_i_36_n_0\
    );
\cycles_for_total_states[13]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_6\,
      O => \cycles_for_total_states[13]_C_i_37_n_0\
    );
\cycles_for_total_states[13]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_7\,
      O => \cycles_for_total_states[13]_C_i_38_n_0\
    );
\cycles_for_total_states[13]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[14]_C_i_35_n_4\,
      O => \cycles_for_total_states[13]_C_i_39_n_0\
    );
\cycles_for_total_states[13]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_4\,
      O => \cycles_for_total_states[13]_C_i_4_n_0\
    );
\cycles_for_total_states[13]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[14]_C_i_35_n_5\,
      O => \cycles_for_total_states[13]_C_i_40_n_0\
    );
\cycles_for_total_states[13]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[14]_C_i_35_n_6\,
      O => \cycles_for_total_states[13]_C_i_41_n_0\
    );
\cycles_for_total_states[13]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(14),
      O => \cycles_for_total_states[13]_C_i_42_n_0\
    );
\cycles_for_total_states[13]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_5\,
      O => \cycles_for_total_states[13]_C_i_6_n_0\
    );
\cycles_for_total_states[13]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_6\,
      O => \cycles_for_total_states[13]_C_i_7_n_0\
    );
\cycles_for_total_states[13]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_7\,
      O => \cycles_for_total_states[13]_C_i_8_n_0\
    );
\cycles_for_total_states[13]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_4\,
      O => \cycles_for_total_states[13]_C_i_9_n_0\
    );
\cycles_for_total_states[14]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_5\,
      O => \cycles_for_total_states[14]_C_i_11_n_0\
    );
\cycles_for_total_states[14]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_6\,
      O => \cycles_for_total_states[14]_C_i_12_n_0\
    );
\cycles_for_total_states[14]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_7\,
      O => \cycles_for_total_states[14]_C_i_13_n_0\
    );
\cycles_for_total_states[14]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_4\,
      O => \cycles_for_total_states[14]_C_i_14_n_0\
    );
\cycles_for_total_states[14]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_5\,
      O => \cycles_for_total_states[14]_C_i_16_n_0\
    );
\cycles_for_total_states[14]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_6\,
      O => \cycles_for_total_states[14]_C_i_17_n_0\
    );
\cycles_for_total_states[14]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_7\,
      O => \cycles_for_total_states[14]_C_i_18_n_0\
    );
\cycles_for_total_states[14]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_4\,
      O => \cycles_for_total_states[14]_C_i_19_n_0\
    );
\cycles_for_total_states[14]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_5\,
      O => \cycles_for_total_states[14]_C_i_21_n_0\
    );
\cycles_for_total_states[14]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_6\,
      O => \cycles_for_total_states[14]_C_i_22_n_0\
    );
\cycles_for_total_states[14]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_7\,
      O => \cycles_for_total_states[14]_C_i_23_n_0\
    );
\cycles_for_total_states[14]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_4\,
      O => \cycles_for_total_states[14]_C_i_24_n_0\
    );
\cycles_for_total_states[14]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_5\,
      O => \cycles_for_total_states[14]_C_i_26_n_0\
    );
\cycles_for_total_states[14]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_6\,
      O => \cycles_for_total_states[14]_C_i_27_n_0\
    );
\cycles_for_total_states[14]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_7\,
      O => \cycles_for_total_states[14]_C_i_28_n_0\
    );
\cycles_for_total_states[14]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_4\,
      O => \cycles_for_total_states[14]_C_i_29_n_0\
    );
\cycles_for_total_states[14]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => \cycles_for_total_states_reg[15]_C_i_1_n_7\,
      O => \cycles_for_total_states[14]_C_i_3_n_0\
    );
\cycles_for_total_states[14]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_5\,
      O => \cycles_for_total_states[14]_C_i_31_n_0\
    );
\cycles_for_total_states[14]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_6\,
      O => \cycles_for_total_states[14]_C_i_32_n_0\
    );
\cycles_for_total_states[14]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_7\,
      O => \cycles_for_total_states[14]_C_i_33_n_0\
    );
\cycles_for_total_states[14]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_4\,
      O => \cycles_for_total_states[14]_C_i_34_n_0\
    );
\cycles_for_total_states[14]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_5\,
      O => \cycles_for_total_states[14]_C_i_36_n_0\
    );
\cycles_for_total_states[14]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_6\,
      O => \cycles_for_total_states[14]_C_i_37_n_0\
    );
\cycles_for_total_states[14]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_7\,
      O => \cycles_for_total_states[14]_C_i_38_n_0\
    );
\cycles_for_total_states[14]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[15]_C_i_35_n_4\,
      O => \cycles_for_total_states[14]_C_i_39_n_0\
    );
\cycles_for_total_states[14]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_4\,
      O => \cycles_for_total_states[14]_C_i_4_n_0\
    );
\cycles_for_total_states[14]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(15),
      O => \cycles_for_total_states[14]_C_i_40_n_0\
    );
\cycles_for_total_states[14]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[15]_C_i_35_n_5\,
      O => \cycles_for_total_states[14]_C_i_41_n_0\
    );
\cycles_for_total_states[14]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[15]_C_i_35_n_6\,
      O => \cycles_for_total_states[14]_C_i_42_n_0\
    );
\cycles_for_total_states[14]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(15),
      O => \cycles_for_total_states[14]_C_i_43_n_0\
    );
\cycles_for_total_states[14]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_5\,
      O => \cycles_for_total_states[14]_C_i_6_n_0\
    );
\cycles_for_total_states[14]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_6\,
      O => \cycles_for_total_states[14]_C_i_7_n_0\
    );
\cycles_for_total_states[14]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_7\,
      O => \cycles_for_total_states[14]_C_i_8_n_0\
    );
\cycles_for_total_states[14]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_4\,
      O => \cycles_for_total_states[14]_C_i_9_n_0\
    );
\cycles_for_total_states[15]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_5\,
      O => \cycles_for_total_states[15]_C_i_11_n_0\
    );
\cycles_for_total_states[15]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_6\,
      O => \cycles_for_total_states[15]_C_i_12_n_0\
    );
\cycles_for_total_states[15]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_7\,
      O => \cycles_for_total_states[15]_C_i_13_n_0\
    );
\cycles_for_total_states[15]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_4\,
      O => \cycles_for_total_states[15]_C_i_14_n_0\
    );
\cycles_for_total_states[15]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_5\,
      O => \cycles_for_total_states[15]_C_i_16_n_0\
    );
\cycles_for_total_states[15]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_6\,
      O => \cycles_for_total_states[15]_C_i_17_n_0\
    );
\cycles_for_total_states[15]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_7\,
      O => \cycles_for_total_states[15]_C_i_18_n_0\
    );
\cycles_for_total_states[15]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_4\,
      O => \cycles_for_total_states[15]_C_i_19_n_0\
    );
\cycles_for_total_states[15]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_5\,
      O => \cycles_for_total_states[15]_C_i_21_n_0\
    );
\cycles_for_total_states[15]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_6\,
      O => \cycles_for_total_states[15]_C_i_22_n_0\
    );
\cycles_for_total_states[15]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_7\,
      O => \cycles_for_total_states[15]_C_i_23_n_0\
    );
\cycles_for_total_states[15]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_4\,
      O => \cycles_for_total_states[15]_C_i_24_n_0\
    );
\cycles_for_total_states[15]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_5\,
      O => \cycles_for_total_states[15]_C_i_26_n_0\
    );
\cycles_for_total_states[15]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_6\,
      O => \cycles_for_total_states[15]_C_i_27_n_0\
    );
\cycles_for_total_states[15]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_7\,
      O => \cycles_for_total_states[15]_C_i_28_n_0\
    );
\cycles_for_total_states[15]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_4\,
      O => \cycles_for_total_states[15]_C_i_29_n_0\
    );
\cycles_for_total_states[15]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => \cycles_for_total_states_reg[16]_C_i_1_n_7\,
      O => \cycles_for_total_states[15]_C_i_3_n_0\
    );
\cycles_for_total_states[15]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_5\,
      O => \cycles_for_total_states[15]_C_i_31_n_0\
    );
\cycles_for_total_states[15]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_6\,
      O => \cycles_for_total_states[15]_C_i_32_n_0\
    );
\cycles_for_total_states[15]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_7\,
      O => \cycles_for_total_states[15]_C_i_33_n_0\
    );
\cycles_for_total_states[15]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_4\,
      O => \cycles_for_total_states[15]_C_i_34_n_0\
    );
\cycles_for_total_states[15]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_5\,
      O => \cycles_for_total_states[15]_C_i_36_n_0\
    );
\cycles_for_total_states[15]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_6\,
      O => \cycles_for_total_states[15]_C_i_37_n_0\
    );
\cycles_for_total_states[15]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_7\,
      O => \cycles_for_total_states[15]_C_i_38_n_0\
    );
\cycles_for_total_states[15]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[16]_C_i_35_n_4\,
      O => \cycles_for_total_states[15]_C_i_39_n_0\
    );
\cycles_for_total_states[15]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_4\,
      O => \cycles_for_total_states[15]_C_i_4_n_0\
    );
\cycles_for_total_states[15]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[16]_C_i_35_n_5\,
      O => \cycles_for_total_states[15]_C_i_40_n_0\
    );
\cycles_for_total_states[15]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[16]_C_i_35_n_6\,
      O => \cycles_for_total_states[15]_C_i_41_n_0\
    );
\cycles_for_total_states[15]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(16),
      O => \cycles_for_total_states[15]_C_i_42_n_0\
    );
\cycles_for_total_states[15]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_5\,
      O => \cycles_for_total_states[15]_C_i_6_n_0\
    );
\cycles_for_total_states[15]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_6\,
      O => \cycles_for_total_states[15]_C_i_7_n_0\
    );
\cycles_for_total_states[15]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_7\,
      O => \cycles_for_total_states[15]_C_i_8_n_0\
    );
\cycles_for_total_states[15]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_4\,
      O => \cycles_for_total_states[15]_C_i_9_n_0\
    );
\cycles_for_total_states[16]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_5\,
      O => \cycles_for_total_states[16]_C_i_11_n_0\
    );
\cycles_for_total_states[16]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_6\,
      O => \cycles_for_total_states[16]_C_i_12_n_0\
    );
\cycles_for_total_states[16]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_7\,
      O => \cycles_for_total_states[16]_C_i_13_n_0\
    );
\cycles_for_total_states[16]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_4\,
      O => \cycles_for_total_states[16]_C_i_14_n_0\
    );
\cycles_for_total_states[16]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_5\,
      O => \cycles_for_total_states[16]_C_i_16_n_0\
    );
\cycles_for_total_states[16]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_6\,
      O => \cycles_for_total_states[16]_C_i_17_n_0\
    );
\cycles_for_total_states[16]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_7\,
      O => \cycles_for_total_states[16]_C_i_18_n_0\
    );
\cycles_for_total_states[16]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_4\,
      O => \cycles_for_total_states[16]_C_i_19_n_0\
    );
\cycles_for_total_states[16]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_5\,
      O => \cycles_for_total_states[16]_C_i_21_n_0\
    );
\cycles_for_total_states[16]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_6\,
      O => \cycles_for_total_states[16]_C_i_22_n_0\
    );
\cycles_for_total_states[16]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_7\,
      O => \cycles_for_total_states[16]_C_i_23_n_0\
    );
\cycles_for_total_states[16]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_4\,
      O => \cycles_for_total_states[16]_C_i_24_n_0\
    );
\cycles_for_total_states[16]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_5\,
      O => \cycles_for_total_states[16]_C_i_26_n_0\
    );
\cycles_for_total_states[16]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_6\,
      O => \cycles_for_total_states[16]_C_i_27_n_0\
    );
\cycles_for_total_states[16]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_7\,
      O => \cycles_for_total_states[16]_C_i_28_n_0\
    );
\cycles_for_total_states[16]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_4\,
      O => \cycles_for_total_states[16]_C_i_29_n_0\
    );
\cycles_for_total_states[16]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => \cycles_for_total_states_reg[17]_C_i_1_n_7\,
      O => \cycles_for_total_states[16]_C_i_3_n_0\
    );
\cycles_for_total_states[16]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_5\,
      O => \cycles_for_total_states[16]_C_i_31_n_0\
    );
\cycles_for_total_states[16]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_6\,
      O => \cycles_for_total_states[16]_C_i_32_n_0\
    );
\cycles_for_total_states[16]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_7\,
      O => \cycles_for_total_states[16]_C_i_33_n_0\
    );
\cycles_for_total_states[16]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_4\,
      O => \cycles_for_total_states[16]_C_i_34_n_0\
    );
\cycles_for_total_states[16]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_5\,
      O => \cycles_for_total_states[16]_C_i_36_n_0\
    );
\cycles_for_total_states[16]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_6\,
      O => \cycles_for_total_states[16]_C_i_37_n_0\
    );
\cycles_for_total_states[16]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_7\,
      O => \cycles_for_total_states[16]_C_i_38_n_0\
    );
\cycles_for_total_states[16]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[17]_C_i_35_n_4\,
      O => \cycles_for_total_states[16]_C_i_39_n_0\
    );
\cycles_for_total_states[16]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_4\,
      O => \cycles_for_total_states[16]_C_i_4_n_0\
    );
\cycles_for_total_states[16]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[17]_C_i_35_n_5\,
      O => \cycles_for_total_states[16]_C_i_40_n_0\
    );
\cycles_for_total_states[16]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[17]_C_i_35_n_6\,
      O => \cycles_for_total_states[16]_C_i_41_n_0\
    );
\cycles_for_total_states[16]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(17),
      O => \cycles_for_total_states[16]_C_i_42_n_0\
    );
\cycles_for_total_states[16]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_5\,
      O => \cycles_for_total_states[16]_C_i_6_n_0\
    );
\cycles_for_total_states[16]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_6\,
      O => \cycles_for_total_states[16]_C_i_7_n_0\
    );
\cycles_for_total_states[16]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_7\,
      O => \cycles_for_total_states[16]_C_i_8_n_0\
    );
\cycles_for_total_states[16]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_4\,
      O => \cycles_for_total_states[16]_C_i_9_n_0\
    );
\cycles_for_total_states[17]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_5\,
      O => \cycles_for_total_states[17]_C_i_11_n_0\
    );
\cycles_for_total_states[17]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_6\,
      O => \cycles_for_total_states[17]_C_i_12_n_0\
    );
\cycles_for_total_states[17]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_7\,
      O => \cycles_for_total_states[17]_C_i_13_n_0\
    );
\cycles_for_total_states[17]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_4\,
      O => \cycles_for_total_states[17]_C_i_14_n_0\
    );
\cycles_for_total_states[17]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_5\,
      O => \cycles_for_total_states[17]_C_i_16_n_0\
    );
\cycles_for_total_states[17]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_6\,
      O => \cycles_for_total_states[17]_C_i_17_n_0\
    );
\cycles_for_total_states[17]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_7\,
      O => \cycles_for_total_states[17]_C_i_18_n_0\
    );
\cycles_for_total_states[17]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_4\,
      O => \cycles_for_total_states[17]_C_i_19_n_0\
    );
\cycles_for_total_states[17]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_5\,
      O => \cycles_for_total_states[17]_C_i_21_n_0\
    );
\cycles_for_total_states[17]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_6\,
      O => \cycles_for_total_states[17]_C_i_22_n_0\
    );
\cycles_for_total_states[17]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_7\,
      O => \cycles_for_total_states[17]_C_i_23_n_0\
    );
\cycles_for_total_states[17]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_4\,
      O => \cycles_for_total_states[17]_C_i_24_n_0\
    );
\cycles_for_total_states[17]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_5\,
      O => \cycles_for_total_states[17]_C_i_26_n_0\
    );
\cycles_for_total_states[17]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_6\,
      O => \cycles_for_total_states[17]_C_i_27_n_0\
    );
\cycles_for_total_states[17]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_7\,
      O => \cycles_for_total_states[17]_C_i_28_n_0\
    );
\cycles_for_total_states[17]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_4\,
      O => \cycles_for_total_states[17]_C_i_29_n_0\
    );
\cycles_for_total_states[17]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => \cycles_for_total_states_reg[18]_C_i_1_n_7\,
      O => \cycles_for_total_states[17]_C_i_3_n_0\
    );
\cycles_for_total_states[17]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_5\,
      O => \cycles_for_total_states[17]_C_i_31_n_0\
    );
\cycles_for_total_states[17]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_6\,
      O => \cycles_for_total_states[17]_C_i_32_n_0\
    );
\cycles_for_total_states[17]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_7\,
      O => \cycles_for_total_states[17]_C_i_33_n_0\
    );
\cycles_for_total_states[17]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_4\,
      O => \cycles_for_total_states[17]_C_i_34_n_0\
    );
\cycles_for_total_states[17]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_5\,
      O => \cycles_for_total_states[17]_C_i_36_n_0\
    );
\cycles_for_total_states[17]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_6\,
      O => \cycles_for_total_states[17]_C_i_37_n_0\
    );
\cycles_for_total_states[17]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_7\,
      O => \cycles_for_total_states[17]_C_i_38_n_0\
    );
\cycles_for_total_states[17]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[18]_C_i_35_n_4\,
      O => \cycles_for_total_states[17]_C_i_39_n_0\
    );
\cycles_for_total_states[17]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_4\,
      O => \cycles_for_total_states[17]_C_i_4_n_0\
    );
\cycles_for_total_states[17]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(18),
      O => \cycles_for_total_states[17]_C_i_40_n_0\
    );
\cycles_for_total_states[17]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[18]_C_i_35_n_5\,
      O => \cycles_for_total_states[17]_C_i_41_n_0\
    );
\cycles_for_total_states[17]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[18]_C_i_35_n_6\,
      O => \cycles_for_total_states[17]_C_i_42_n_0\
    );
\cycles_for_total_states[17]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(18),
      O => \cycles_for_total_states[17]_C_i_43_n_0\
    );
\cycles_for_total_states[17]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_5\,
      O => \cycles_for_total_states[17]_C_i_6_n_0\
    );
\cycles_for_total_states[17]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_6\,
      O => \cycles_for_total_states[17]_C_i_7_n_0\
    );
\cycles_for_total_states[17]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_7\,
      O => \cycles_for_total_states[17]_C_i_8_n_0\
    );
\cycles_for_total_states[17]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_4\,
      O => \cycles_for_total_states[17]_C_i_9_n_0\
    );
\cycles_for_total_states[18]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_5\,
      O => \cycles_for_total_states[18]_C_i_11_n_0\
    );
\cycles_for_total_states[18]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_6\,
      O => \cycles_for_total_states[18]_C_i_12_n_0\
    );
\cycles_for_total_states[18]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_7\,
      O => \cycles_for_total_states[18]_C_i_13_n_0\
    );
\cycles_for_total_states[18]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_4\,
      O => \cycles_for_total_states[18]_C_i_14_n_0\
    );
\cycles_for_total_states[18]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_5\,
      O => \cycles_for_total_states[18]_C_i_16_n_0\
    );
\cycles_for_total_states[18]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_6\,
      O => \cycles_for_total_states[18]_C_i_17_n_0\
    );
\cycles_for_total_states[18]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_7\,
      O => \cycles_for_total_states[18]_C_i_18_n_0\
    );
\cycles_for_total_states[18]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_4\,
      O => \cycles_for_total_states[18]_C_i_19_n_0\
    );
\cycles_for_total_states[18]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_5\,
      O => \cycles_for_total_states[18]_C_i_21_n_0\
    );
\cycles_for_total_states[18]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_6\,
      O => \cycles_for_total_states[18]_C_i_22_n_0\
    );
\cycles_for_total_states[18]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_7\,
      O => \cycles_for_total_states[18]_C_i_23_n_0\
    );
\cycles_for_total_states[18]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_4\,
      O => \cycles_for_total_states[18]_C_i_24_n_0\
    );
\cycles_for_total_states[18]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_5\,
      O => \cycles_for_total_states[18]_C_i_26_n_0\
    );
\cycles_for_total_states[18]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_6\,
      O => \cycles_for_total_states[18]_C_i_27_n_0\
    );
\cycles_for_total_states[18]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_7\,
      O => \cycles_for_total_states[18]_C_i_28_n_0\
    );
\cycles_for_total_states[18]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_4\,
      O => \cycles_for_total_states[18]_C_i_29_n_0\
    );
\cycles_for_total_states[18]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => \cycles_for_total_states_reg[19]_C_i_1_n_7\,
      O => \cycles_for_total_states[18]_C_i_3_n_0\
    );
\cycles_for_total_states[18]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_5\,
      O => \cycles_for_total_states[18]_C_i_31_n_0\
    );
\cycles_for_total_states[18]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_6\,
      O => \cycles_for_total_states[18]_C_i_32_n_0\
    );
\cycles_for_total_states[18]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_7\,
      O => \cycles_for_total_states[18]_C_i_33_n_0\
    );
\cycles_for_total_states[18]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_4\,
      O => \cycles_for_total_states[18]_C_i_34_n_0\
    );
\cycles_for_total_states[18]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_5\,
      O => \cycles_for_total_states[18]_C_i_36_n_0\
    );
\cycles_for_total_states[18]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_6\,
      O => \cycles_for_total_states[18]_C_i_37_n_0\
    );
\cycles_for_total_states[18]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_7\,
      O => \cycles_for_total_states[18]_C_i_38_n_0\
    );
\cycles_for_total_states[18]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[19]_C_i_35_n_4\,
      O => \cycles_for_total_states[18]_C_i_39_n_0\
    );
\cycles_for_total_states[18]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_4\,
      O => \cycles_for_total_states[18]_C_i_4_n_0\
    );
\cycles_for_total_states[18]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(19),
      O => \cycles_for_total_states[18]_C_i_40_n_0\
    );
\cycles_for_total_states[18]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[19]_C_i_35_n_5\,
      O => \cycles_for_total_states[18]_C_i_41_n_0\
    );
\cycles_for_total_states[18]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[19]_C_i_35_n_6\,
      O => \cycles_for_total_states[18]_C_i_42_n_0\
    );
\cycles_for_total_states[18]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(19),
      O => \cycles_for_total_states[18]_C_i_43_n_0\
    );
\cycles_for_total_states[18]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_5\,
      O => \cycles_for_total_states[18]_C_i_6_n_0\
    );
\cycles_for_total_states[18]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_6\,
      O => \cycles_for_total_states[18]_C_i_7_n_0\
    );
\cycles_for_total_states[18]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_7\,
      O => \cycles_for_total_states[18]_C_i_8_n_0\
    );
\cycles_for_total_states[18]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_4\,
      O => \cycles_for_total_states[18]_C_i_9_n_0\
    );
\cycles_for_total_states[19]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_5\,
      O => \cycles_for_total_states[19]_C_i_11_n_0\
    );
\cycles_for_total_states[19]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_6\,
      O => \cycles_for_total_states[19]_C_i_12_n_0\
    );
\cycles_for_total_states[19]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_7\,
      O => \cycles_for_total_states[19]_C_i_13_n_0\
    );
\cycles_for_total_states[19]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_4\,
      O => \cycles_for_total_states[19]_C_i_14_n_0\
    );
\cycles_for_total_states[19]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_5\,
      O => \cycles_for_total_states[19]_C_i_16_n_0\
    );
\cycles_for_total_states[19]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_6\,
      O => \cycles_for_total_states[19]_C_i_17_n_0\
    );
\cycles_for_total_states[19]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_7\,
      O => \cycles_for_total_states[19]_C_i_18_n_0\
    );
\cycles_for_total_states[19]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_4\,
      O => \cycles_for_total_states[19]_C_i_19_n_0\
    );
\cycles_for_total_states[19]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_5\,
      O => \cycles_for_total_states[19]_C_i_21_n_0\
    );
\cycles_for_total_states[19]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_6\,
      O => \cycles_for_total_states[19]_C_i_22_n_0\
    );
\cycles_for_total_states[19]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_7\,
      O => \cycles_for_total_states[19]_C_i_23_n_0\
    );
\cycles_for_total_states[19]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_4\,
      O => \cycles_for_total_states[19]_C_i_24_n_0\
    );
\cycles_for_total_states[19]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_5\,
      O => \cycles_for_total_states[19]_C_i_26_n_0\
    );
\cycles_for_total_states[19]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_6\,
      O => \cycles_for_total_states[19]_C_i_27_n_0\
    );
\cycles_for_total_states[19]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_7\,
      O => \cycles_for_total_states[19]_C_i_28_n_0\
    );
\cycles_for_total_states[19]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_4\,
      O => \cycles_for_total_states[19]_C_i_29_n_0\
    );
\cycles_for_total_states[19]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => \cycles_for_total_states_reg[20]_C_i_1_n_7\,
      O => \cycles_for_total_states[19]_C_i_3_n_0\
    );
\cycles_for_total_states[19]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_5\,
      O => \cycles_for_total_states[19]_C_i_31_n_0\
    );
\cycles_for_total_states[19]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_6\,
      O => \cycles_for_total_states[19]_C_i_32_n_0\
    );
\cycles_for_total_states[19]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_7\,
      O => \cycles_for_total_states[19]_C_i_33_n_0\
    );
\cycles_for_total_states[19]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_4\,
      O => \cycles_for_total_states[19]_C_i_34_n_0\
    );
\cycles_for_total_states[19]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_5\,
      O => \cycles_for_total_states[19]_C_i_36_n_0\
    );
\cycles_for_total_states[19]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_6\,
      O => \cycles_for_total_states[19]_C_i_37_n_0\
    );
\cycles_for_total_states[19]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_7\,
      O => \cycles_for_total_states[19]_C_i_38_n_0\
    );
\cycles_for_total_states[19]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[20]_C_i_35_n_4\,
      O => \cycles_for_total_states[19]_C_i_39_n_0\
    );
\cycles_for_total_states[19]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_4\,
      O => \cycles_for_total_states[19]_C_i_4_n_0\
    );
\cycles_for_total_states[19]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(20),
      O => \cycles_for_total_states[19]_C_i_40_n_0\
    );
\cycles_for_total_states[19]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[20]_C_i_35_n_5\,
      O => \cycles_for_total_states[19]_C_i_41_n_0\
    );
\cycles_for_total_states[19]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[20]_C_i_35_n_6\,
      O => \cycles_for_total_states[19]_C_i_42_n_0\
    );
\cycles_for_total_states[19]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(20),
      O => \cycles_for_total_states[19]_C_i_43_n_0\
    );
\cycles_for_total_states[19]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_5\,
      O => \cycles_for_total_states[19]_C_i_6_n_0\
    );
\cycles_for_total_states[19]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_6\,
      O => \cycles_for_total_states[19]_C_i_7_n_0\
    );
\cycles_for_total_states[19]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_7\,
      O => \cycles_for_total_states[19]_C_i_8_n_0\
    );
\cycles_for_total_states[19]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_4\,
      O => \cycles_for_total_states[19]_C_i_9_n_0\
    );
\cycles_for_total_states[1]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_5\,
      O => \cycles_for_total_states[1]_C_i_11_n_0\
    );
\cycles_for_total_states[1]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_6\,
      O => \cycles_for_total_states[1]_C_i_12_n_0\
    );
\cycles_for_total_states[1]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_7\,
      O => \cycles_for_total_states[1]_C_i_13_n_0\
    );
\cycles_for_total_states[1]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_4\,
      O => \cycles_for_total_states[1]_C_i_14_n_0\
    );
\cycles_for_total_states[1]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_5\,
      O => \cycles_for_total_states[1]_C_i_16_n_0\
    );
\cycles_for_total_states[1]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_6\,
      O => \cycles_for_total_states[1]_C_i_17_n_0\
    );
\cycles_for_total_states[1]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_7\,
      O => \cycles_for_total_states[1]_C_i_18_n_0\
    );
\cycles_for_total_states[1]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_4\,
      O => \cycles_for_total_states[1]_C_i_19_n_0\
    );
\cycles_for_total_states[1]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_5\,
      O => \cycles_for_total_states[1]_C_i_21_n_0\
    );
\cycles_for_total_states[1]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_6\,
      O => \cycles_for_total_states[1]_C_i_22_n_0\
    );
\cycles_for_total_states[1]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_7\,
      O => \cycles_for_total_states[1]_C_i_23_n_0\
    );
\cycles_for_total_states[1]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_4\,
      O => \cycles_for_total_states[1]_C_i_24_n_0\
    );
\cycles_for_total_states[1]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_5\,
      O => \cycles_for_total_states[1]_C_i_26_n_0\
    );
\cycles_for_total_states[1]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_6\,
      O => \cycles_for_total_states[1]_C_i_27_n_0\
    );
\cycles_for_total_states[1]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_7\,
      O => \cycles_for_total_states[1]_C_i_28_n_0\
    );
\cycles_for_total_states[1]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_4\,
      O => \cycles_for_total_states[1]_C_i_29_n_0\
    );
\cycles_for_total_states[1]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => \cycles_for_total_states_reg[2]_C_i_1_n_7\,
      O => \cycles_for_total_states[1]_C_i_3_n_0\
    );
\cycles_for_total_states[1]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_5\,
      O => \cycles_for_total_states[1]_C_i_31_n_0\
    );
\cycles_for_total_states[1]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_6\,
      O => \cycles_for_total_states[1]_C_i_32_n_0\
    );
\cycles_for_total_states[1]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_7\,
      O => \cycles_for_total_states[1]_C_i_33_n_0\
    );
\cycles_for_total_states[1]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_4\,
      O => \cycles_for_total_states[1]_C_i_34_n_0\
    );
\cycles_for_total_states[1]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_5\,
      O => \cycles_for_total_states[1]_C_i_36_n_0\
    );
\cycles_for_total_states[1]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_6\,
      O => \cycles_for_total_states[1]_C_i_37_n_0\
    );
\cycles_for_total_states[1]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_7\,
      O => \cycles_for_total_states[1]_C_i_38_n_0\
    );
\cycles_for_total_states[1]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[2]_C_i_35_n_4\,
      O => \cycles_for_total_states[1]_C_i_39_n_0\
    );
\cycles_for_total_states[1]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_4\,
      O => \cycles_for_total_states[1]_C_i_4_n_0\
    );
\cycles_for_total_states[1]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(2),
      O => \cycles_for_total_states[1]_C_i_40_n_0\
    );
\cycles_for_total_states[1]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[2]_C_i_35_n_5\,
      O => \cycles_for_total_states[1]_C_i_41_n_0\
    );
\cycles_for_total_states[1]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[2]_C_i_35_n_6\,
      O => \cycles_for_total_states[1]_C_i_42_n_0\
    );
\cycles_for_total_states[1]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(2),
      O => \cycles_for_total_states[1]_C_i_43_n_0\
    );
\cycles_for_total_states[1]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_5\,
      O => \cycles_for_total_states[1]_C_i_6_n_0\
    );
\cycles_for_total_states[1]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_6\,
      O => \cycles_for_total_states[1]_C_i_7_n_0\
    );
\cycles_for_total_states[1]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_7\,
      O => \cycles_for_total_states[1]_C_i_8_n_0\
    );
\cycles_for_total_states[1]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_4\,
      O => \cycles_for_total_states[1]_C_i_9_n_0\
    );
\cycles_for_total_states[20]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_5\,
      O => \cycles_for_total_states[20]_C_i_11_n_0\
    );
\cycles_for_total_states[20]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_6\,
      O => \cycles_for_total_states[20]_C_i_12_n_0\
    );
\cycles_for_total_states[20]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_7\,
      O => \cycles_for_total_states[20]_C_i_13_n_0\
    );
\cycles_for_total_states[20]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_4\,
      O => \cycles_for_total_states[20]_C_i_14_n_0\
    );
\cycles_for_total_states[20]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_5\,
      O => \cycles_for_total_states[20]_C_i_16_n_0\
    );
\cycles_for_total_states[20]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_6\,
      O => \cycles_for_total_states[20]_C_i_17_n_0\
    );
\cycles_for_total_states[20]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_7\,
      O => \cycles_for_total_states[20]_C_i_18_n_0\
    );
\cycles_for_total_states[20]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_4\,
      O => \cycles_for_total_states[20]_C_i_19_n_0\
    );
\cycles_for_total_states[20]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_5\,
      O => \cycles_for_total_states[20]_C_i_21_n_0\
    );
\cycles_for_total_states[20]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_6\,
      O => \cycles_for_total_states[20]_C_i_22_n_0\
    );
\cycles_for_total_states[20]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_7\,
      O => \cycles_for_total_states[20]_C_i_23_n_0\
    );
\cycles_for_total_states[20]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_4\,
      O => \cycles_for_total_states[20]_C_i_24_n_0\
    );
\cycles_for_total_states[20]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_5\,
      O => \cycles_for_total_states[20]_C_i_26_n_0\
    );
\cycles_for_total_states[20]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_6\,
      O => \cycles_for_total_states[20]_C_i_27_n_0\
    );
\cycles_for_total_states[20]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_7\,
      O => \cycles_for_total_states[20]_C_i_28_n_0\
    );
\cycles_for_total_states[20]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_4\,
      O => \cycles_for_total_states[20]_C_i_29_n_0\
    );
\cycles_for_total_states[20]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => \cycles_for_total_states_reg[21]_C_i_1_n_7\,
      O => \cycles_for_total_states[20]_C_i_3_n_0\
    );
\cycles_for_total_states[20]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_5\,
      O => \cycles_for_total_states[20]_C_i_31_n_0\
    );
\cycles_for_total_states[20]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_6\,
      O => \cycles_for_total_states[20]_C_i_32_n_0\
    );
\cycles_for_total_states[20]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_7\,
      O => \cycles_for_total_states[20]_C_i_33_n_0\
    );
\cycles_for_total_states[20]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_4\,
      O => \cycles_for_total_states[20]_C_i_34_n_0\
    );
\cycles_for_total_states[20]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_5\,
      O => \cycles_for_total_states[20]_C_i_36_n_0\
    );
\cycles_for_total_states[20]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_6\,
      O => \cycles_for_total_states[20]_C_i_37_n_0\
    );
\cycles_for_total_states[20]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_7\,
      O => \cycles_for_total_states[20]_C_i_38_n_0\
    );
\cycles_for_total_states[20]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[21]_C_i_35_n_4\,
      O => \cycles_for_total_states[20]_C_i_39_n_0\
    );
\cycles_for_total_states[20]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_4\,
      O => \cycles_for_total_states[20]_C_i_4_n_0\
    );
\cycles_for_total_states[20]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(21),
      O => \cycles_for_total_states[20]_C_i_40_n_0\
    );
\cycles_for_total_states[20]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[21]_C_i_35_n_5\,
      O => \cycles_for_total_states[20]_C_i_41_n_0\
    );
\cycles_for_total_states[20]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[21]_C_i_35_n_6\,
      O => \cycles_for_total_states[20]_C_i_42_n_0\
    );
\cycles_for_total_states[20]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(21),
      O => \cycles_for_total_states[20]_C_i_43_n_0\
    );
\cycles_for_total_states[20]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_5\,
      O => \cycles_for_total_states[20]_C_i_6_n_0\
    );
\cycles_for_total_states[20]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_6\,
      O => \cycles_for_total_states[20]_C_i_7_n_0\
    );
\cycles_for_total_states[20]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_7\,
      O => \cycles_for_total_states[20]_C_i_8_n_0\
    );
\cycles_for_total_states[20]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_4\,
      O => \cycles_for_total_states[20]_C_i_9_n_0\
    );
\cycles_for_total_states[21]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_5\,
      O => \cycles_for_total_states[21]_C_i_11_n_0\
    );
\cycles_for_total_states[21]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_6\,
      O => \cycles_for_total_states[21]_C_i_12_n_0\
    );
\cycles_for_total_states[21]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_7\,
      O => \cycles_for_total_states[21]_C_i_13_n_0\
    );
\cycles_for_total_states[21]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_4\,
      O => \cycles_for_total_states[21]_C_i_14_n_0\
    );
\cycles_for_total_states[21]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_5\,
      O => \cycles_for_total_states[21]_C_i_16_n_0\
    );
\cycles_for_total_states[21]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_6\,
      O => \cycles_for_total_states[21]_C_i_17_n_0\
    );
\cycles_for_total_states[21]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_7\,
      O => \cycles_for_total_states[21]_C_i_18_n_0\
    );
\cycles_for_total_states[21]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_4\,
      O => \cycles_for_total_states[21]_C_i_19_n_0\
    );
\cycles_for_total_states[21]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_5\,
      O => \cycles_for_total_states[21]_C_i_21_n_0\
    );
\cycles_for_total_states[21]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_6\,
      O => \cycles_for_total_states[21]_C_i_22_n_0\
    );
\cycles_for_total_states[21]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_7\,
      O => \cycles_for_total_states[21]_C_i_23_n_0\
    );
\cycles_for_total_states[21]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_4\,
      O => \cycles_for_total_states[21]_C_i_24_n_0\
    );
\cycles_for_total_states[21]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_5\,
      O => \cycles_for_total_states[21]_C_i_26_n_0\
    );
\cycles_for_total_states[21]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_6\,
      O => \cycles_for_total_states[21]_C_i_27_n_0\
    );
\cycles_for_total_states[21]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_7\,
      O => \cycles_for_total_states[21]_C_i_28_n_0\
    );
\cycles_for_total_states[21]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_4\,
      O => \cycles_for_total_states[21]_C_i_29_n_0\
    );
\cycles_for_total_states[21]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => \cycles_for_total_states_reg[22]_C_i_1_n_7\,
      O => \cycles_for_total_states[21]_C_i_3_n_0\
    );
\cycles_for_total_states[21]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_5\,
      O => \cycles_for_total_states[21]_C_i_31_n_0\
    );
\cycles_for_total_states[21]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_6\,
      O => \cycles_for_total_states[21]_C_i_32_n_0\
    );
\cycles_for_total_states[21]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_7\,
      O => \cycles_for_total_states[21]_C_i_33_n_0\
    );
\cycles_for_total_states[21]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_4\,
      O => \cycles_for_total_states[21]_C_i_34_n_0\
    );
\cycles_for_total_states[21]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_5\,
      O => \cycles_for_total_states[21]_C_i_36_n_0\
    );
\cycles_for_total_states[21]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_6\,
      O => \cycles_for_total_states[21]_C_i_37_n_0\
    );
\cycles_for_total_states[21]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_7\,
      O => \cycles_for_total_states[21]_C_i_38_n_0\
    );
\cycles_for_total_states[21]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[22]_C_i_35_n_4\,
      O => \cycles_for_total_states[21]_C_i_39_n_0\
    );
\cycles_for_total_states[21]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_4\,
      O => \cycles_for_total_states[21]_C_i_4_n_0\
    );
\cycles_for_total_states[21]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[22]_C_i_35_n_5\,
      O => \cycles_for_total_states[21]_C_i_40_n_0\
    );
\cycles_for_total_states[21]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[22]_C_i_35_n_6\,
      O => \cycles_for_total_states[21]_C_i_41_n_0\
    );
\cycles_for_total_states[21]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(22),
      O => \cycles_for_total_states[21]_C_i_42_n_0\
    );
\cycles_for_total_states[21]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_5\,
      O => \cycles_for_total_states[21]_C_i_6_n_0\
    );
\cycles_for_total_states[21]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_6\,
      O => \cycles_for_total_states[21]_C_i_7_n_0\
    );
\cycles_for_total_states[21]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_7\,
      O => \cycles_for_total_states[21]_C_i_8_n_0\
    );
\cycles_for_total_states[21]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_4\,
      O => \cycles_for_total_states[21]_C_i_9_n_0\
    );
\cycles_for_total_states[22]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_5\,
      O => \cycles_for_total_states[22]_C_i_11_n_0\
    );
\cycles_for_total_states[22]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_6\,
      O => \cycles_for_total_states[22]_C_i_12_n_0\
    );
\cycles_for_total_states[22]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_7\,
      O => \cycles_for_total_states[22]_C_i_13_n_0\
    );
\cycles_for_total_states[22]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_4\,
      O => \cycles_for_total_states[22]_C_i_14_n_0\
    );
\cycles_for_total_states[22]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_5\,
      O => \cycles_for_total_states[22]_C_i_16_n_0\
    );
\cycles_for_total_states[22]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_6\,
      O => \cycles_for_total_states[22]_C_i_17_n_0\
    );
\cycles_for_total_states[22]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_7\,
      O => \cycles_for_total_states[22]_C_i_18_n_0\
    );
\cycles_for_total_states[22]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_4\,
      O => \cycles_for_total_states[22]_C_i_19_n_0\
    );
\cycles_for_total_states[22]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_5\,
      O => \cycles_for_total_states[22]_C_i_21_n_0\
    );
\cycles_for_total_states[22]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_6\,
      O => \cycles_for_total_states[22]_C_i_22_n_0\
    );
\cycles_for_total_states[22]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_7\,
      O => \cycles_for_total_states[22]_C_i_23_n_0\
    );
\cycles_for_total_states[22]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_4\,
      O => \cycles_for_total_states[22]_C_i_24_n_0\
    );
\cycles_for_total_states[22]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_5\,
      O => \cycles_for_total_states[22]_C_i_26_n_0\
    );
\cycles_for_total_states[22]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_6\,
      O => \cycles_for_total_states[22]_C_i_27_n_0\
    );
\cycles_for_total_states[22]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_7\,
      O => \cycles_for_total_states[22]_C_i_28_n_0\
    );
\cycles_for_total_states[22]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_4\,
      O => \cycles_for_total_states[22]_C_i_29_n_0\
    );
\cycles_for_total_states[22]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => \cycles_for_total_states_reg[23]_C_i_1_n_7\,
      O => \cycles_for_total_states[22]_C_i_3_n_0\
    );
\cycles_for_total_states[22]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_5\,
      O => \cycles_for_total_states[22]_C_i_31_n_0\
    );
\cycles_for_total_states[22]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_6\,
      O => \cycles_for_total_states[22]_C_i_32_n_0\
    );
\cycles_for_total_states[22]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_7\,
      O => \cycles_for_total_states[22]_C_i_33_n_0\
    );
\cycles_for_total_states[22]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_4\,
      O => \cycles_for_total_states[22]_C_i_34_n_0\
    );
\cycles_for_total_states[22]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_5\,
      O => \cycles_for_total_states[22]_C_i_36_n_0\
    );
\cycles_for_total_states[22]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_6\,
      O => \cycles_for_total_states[22]_C_i_37_n_0\
    );
\cycles_for_total_states[22]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_7\,
      O => \cycles_for_total_states[22]_C_i_38_n_0\
    );
\cycles_for_total_states[22]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[23]_C_i_35_n_4\,
      O => \cycles_for_total_states[22]_C_i_39_n_0\
    );
\cycles_for_total_states[22]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_4\,
      O => \cycles_for_total_states[22]_C_i_4_n_0\
    );
\cycles_for_total_states[22]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[23]_C_i_35_n_5\,
      O => \cycles_for_total_states[22]_C_i_40_n_0\
    );
\cycles_for_total_states[22]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[23]_C_i_35_n_6\,
      O => \cycles_for_total_states[22]_C_i_41_n_0\
    );
\cycles_for_total_states[22]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(23),
      O => \cycles_for_total_states[22]_C_i_42_n_0\
    );
\cycles_for_total_states[22]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_5\,
      O => \cycles_for_total_states[22]_C_i_6_n_0\
    );
\cycles_for_total_states[22]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_6\,
      O => \cycles_for_total_states[22]_C_i_7_n_0\
    );
\cycles_for_total_states[22]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_7\,
      O => \cycles_for_total_states[22]_C_i_8_n_0\
    );
\cycles_for_total_states[22]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_4\,
      O => \cycles_for_total_states[22]_C_i_9_n_0\
    );
\cycles_for_total_states[23]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_5\,
      O => \cycles_for_total_states[23]_C_i_11_n_0\
    );
\cycles_for_total_states[23]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_6\,
      O => \cycles_for_total_states[23]_C_i_12_n_0\
    );
\cycles_for_total_states[23]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_7\,
      O => \cycles_for_total_states[23]_C_i_13_n_0\
    );
\cycles_for_total_states[23]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_4\,
      O => \cycles_for_total_states[23]_C_i_14_n_0\
    );
\cycles_for_total_states[23]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_5\,
      O => \cycles_for_total_states[23]_C_i_16_n_0\
    );
\cycles_for_total_states[23]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_6\,
      O => \cycles_for_total_states[23]_C_i_17_n_0\
    );
\cycles_for_total_states[23]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_7\,
      O => \cycles_for_total_states[23]_C_i_18_n_0\
    );
\cycles_for_total_states[23]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_4\,
      O => \cycles_for_total_states[23]_C_i_19_n_0\
    );
\cycles_for_total_states[23]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_5\,
      O => \cycles_for_total_states[23]_C_i_21_n_0\
    );
\cycles_for_total_states[23]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_6\,
      O => \cycles_for_total_states[23]_C_i_22_n_0\
    );
\cycles_for_total_states[23]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_7\,
      O => \cycles_for_total_states[23]_C_i_23_n_0\
    );
\cycles_for_total_states[23]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_4\,
      O => \cycles_for_total_states[23]_C_i_24_n_0\
    );
\cycles_for_total_states[23]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_5\,
      O => \cycles_for_total_states[23]_C_i_26_n_0\
    );
\cycles_for_total_states[23]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_6\,
      O => \cycles_for_total_states[23]_C_i_27_n_0\
    );
\cycles_for_total_states[23]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_7\,
      O => \cycles_for_total_states[23]_C_i_28_n_0\
    );
\cycles_for_total_states[23]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_4\,
      O => \cycles_for_total_states[23]_C_i_29_n_0\
    );
\cycles_for_total_states[23]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => \cycles_for_total_states_reg[24]_C_i_1_n_7\,
      O => \cycles_for_total_states[23]_C_i_3_n_0\
    );
\cycles_for_total_states[23]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_5\,
      O => \cycles_for_total_states[23]_C_i_31_n_0\
    );
\cycles_for_total_states[23]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_6\,
      O => \cycles_for_total_states[23]_C_i_32_n_0\
    );
\cycles_for_total_states[23]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_7\,
      O => \cycles_for_total_states[23]_C_i_33_n_0\
    );
\cycles_for_total_states[23]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_4\,
      O => \cycles_for_total_states[23]_C_i_34_n_0\
    );
\cycles_for_total_states[23]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_5\,
      O => \cycles_for_total_states[23]_C_i_36_n_0\
    );
\cycles_for_total_states[23]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_6\,
      O => \cycles_for_total_states[23]_C_i_37_n_0\
    );
\cycles_for_total_states[23]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_7\,
      O => \cycles_for_total_states[23]_C_i_38_n_0\
    );
\cycles_for_total_states[23]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[24]_C_i_35_n_4\,
      O => \cycles_for_total_states[23]_C_i_39_n_0\
    );
\cycles_for_total_states[23]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_4\,
      O => \cycles_for_total_states[23]_C_i_4_n_0\
    );
\cycles_for_total_states[23]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[24]_C_i_35_n_5\,
      O => \cycles_for_total_states[23]_C_i_40_n_0\
    );
\cycles_for_total_states[23]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[24]_C_i_35_n_6\,
      O => \cycles_for_total_states[23]_C_i_41_n_0\
    );
\cycles_for_total_states[23]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(24),
      O => \cycles_for_total_states[23]_C_i_42_n_0\
    );
\cycles_for_total_states[23]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_5\,
      O => \cycles_for_total_states[23]_C_i_6_n_0\
    );
\cycles_for_total_states[23]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_6\,
      O => \cycles_for_total_states[23]_C_i_7_n_0\
    );
\cycles_for_total_states[23]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_7\,
      O => \cycles_for_total_states[23]_C_i_8_n_0\
    );
\cycles_for_total_states[23]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_4\,
      O => \cycles_for_total_states[23]_C_i_9_n_0\
    );
\cycles_for_total_states[24]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_5\,
      O => \cycles_for_total_states[24]_C_i_11_n_0\
    );
\cycles_for_total_states[24]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_6\,
      O => \cycles_for_total_states[24]_C_i_12_n_0\
    );
\cycles_for_total_states[24]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_7\,
      O => \cycles_for_total_states[24]_C_i_13_n_0\
    );
\cycles_for_total_states[24]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_4\,
      O => \cycles_for_total_states[24]_C_i_14_n_0\
    );
\cycles_for_total_states[24]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_5\,
      O => \cycles_for_total_states[24]_C_i_16_n_0\
    );
\cycles_for_total_states[24]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_6\,
      O => \cycles_for_total_states[24]_C_i_17_n_0\
    );
\cycles_for_total_states[24]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_7\,
      O => \cycles_for_total_states[24]_C_i_18_n_0\
    );
\cycles_for_total_states[24]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_4\,
      O => \cycles_for_total_states[24]_C_i_19_n_0\
    );
\cycles_for_total_states[24]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_5\,
      O => \cycles_for_total_states[24]_C_i_21_n_0\
    );
\cycles_for_total_states[24]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_6\,
      O => \cycles_for_total_states[24]_C_i_22_n_0\
    );
\cycles_for_total_states[24]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_7\,
      O => \cycles_for_total_states[24]_C_i_23_n_0\
    );
\cycles_for_total_states[24]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_4\,
      O => \cycles_for_total_states[24]_C_i_24_n_0\
    );
\cycles_for_total_states[24]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_5\,
      O => \cycles_for_total_states[24]_C_i_26_n_0\
    );
\cycles_for_total_states[24]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_6\,
      O => \cycles_for_total_states[24]_C_i_27_n_0\
    );
\cycles_for_total_states[24]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_7\,
      O => \cycles_for_total_states[24]_C_i_28_n_0\
    );
\cycles_for_total_states[24]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_4\,
      O => \cycles_for_total_states[24]_C_i_29_n_0\
    );
\cycles_for_total_states[24]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => \cycles_for_total_states_reg[25]_C_i_1_n_7\,
      O => \cycles_for_total_states[24]_C_i_3_n_0\
    );
\cycles_for_total_states[24]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_5\,
      O => \cycles_for_total_states[24]_C_i_31_n_0\
    );
\cycles_for_total_states[24]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_6\,
      O => \cycles_for_total_states[24]_C_i_32_n_0\
    );
\cycles_for_total_states[24]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_7\,
      O => \cycles_for_total_states[24]_C_i_33_n_0\
    );
\cycles_for_total_states[24]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_4\,
      O => \cycles_for_total_states[24]_C_i_34_n_0\
    );
\cycles_for_total_states[24]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_5\,
      O => \cycles_for_total_states[24]_C_i_36_n_0\
    );
\cycles_for_total_states[24]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_6\,
      O => \cycles_for_total_states[24]_C_i_37_n_0\
    );
\cycles_for_total_states[24]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_7\,
      O => \cycles_for_total_states[24]_C_i_38_n_0\
    );
\cycles_for_total_states[24]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[25]_C_i_35_n_4\,
      O => \cycles_for_total_states[24]_C_i_39_n_0\
    );
\cycles_for_total_states[24]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_4\,
      O => \cycles_for_total_states[24]_C_i_4_n_0\
    );
\cycles_for_total_states[24]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[25]_C_i_35_n_5\,
      O => \cycles_for_total_states[24]_C_i_40_n_0\
    );
\cycles_for_total_states[24]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[25]_C_i_35_n_6\,
      O => \cycles_for_total_states[24]_C_i_41_n_0\
    );
\cycles_for_total_states[24]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(25),
      O => \cycles_for_total_states[24]_C_i_42_n_0\
    );
\cycles_for_total_states[24]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_5\,
      O => \cycles_for_total_states[24]_C_i_6_n_0\
    );
\cycles_for_total_states[24]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_6\,
      O => \cycles_for_total_states[24]_C_i_7_n_0\
    );
\cycles_for_total_states[24]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_7\,
      O => \cycles_for_total_states[24]_C_i_8_n_0\
    );
\cycles_for_total_states[24]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_4\,
      O => \cycles_for_total_states[24]_C_i_9_n_0\
    );
\cycles_for_total_states[25]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_5\,
      O => \cycles_for_total_states[25]_C_i_11_n_0\
    );
\cycles_for_total_states[25]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_6\,
      O => \cycles_for_total_states[25]_C_i_12_n_0\
    );
\cycles_for_total_states[25]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_7\,
      O => \cycles_for_total_states[25]_C_i_13_n_0\
    );
\cycles_for_total_states[25]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_4\,
      O => \cycles_for_total_states[25]_C_i_14_n_0\
    );
\cycles_for_total_states[25]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_5\,
      O => \cycles_for_total_states[25]_C_i_16_n_0\
    );
\cycles_for_total_states[25]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_6\,
      O => \cycles_for_total_states[25]_C_i_17_n_0\
    );
\cycles_for_total_states[25]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_7\,
      O => \cycles_for_total_states[25]_C_i_18_n_0\
    );
\cycles_for_total_states[25]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_4\,
      O => \cycles_for_total_states[25]_C_i_19_n_0\
    );
\cycles_for_total_states[25]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_5\,
      O => \cycles_for_total_states[25]_C_i_21_n_0\
    );
\cycles_for_total_states[25]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_6\,
      O => \cycles_for_total_states[25]_C_i_22_n_0\
    );
\cycles_for_total_states[25]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_7\,
      O => \cycles_for_total_states[25]_C_i_23_n_0\
    );
\cycles_for_total_states[25]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_4\,
      O => \cycles_for_total_states[25]_C_i_24_n_0\
    );
\cycles_for_total_states[25]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_5\,
      O => \cycles_for_total_states[25]_C_i_26_n_0\
    );
\cycles_for_total_states[25]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_6\,
      O => \cycles_for_total_states[25]_C_i_27_n_0\
    );
\cycles_for_total_states[25]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_7\,
      O => \cycles_for_total_states[25]_C_i_28_n_0\
    );
\cycles_for_total_states[25]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_4\,
      O => \cycles_for_total_states[25]_C_i_29_n_0\
    );
\cycles_for_total_states[25]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => \cycles_for_total_states_reg[26]_C_i_1_n_7\,
      O => \cycles_for_total_states[25]_C_i_3_n_0\
    );
\cycles_for_total_states[25]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_5\,
      O => \cycles_for_total_states[25]_C_i_31_n_0\
    );
\cycles_for_total_states[25]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_6\,
      O => \cycles_for_total_states[25]_C_i_32_n_0\
    );
\cycles_for_total_states[25]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_7\,
      O => \cycles_for_total_states[25]_C_i_33_n_0\
    );
\cycles_for_total_states[25]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_4\,
      O => \cycles_for_total_states[25]_C_i_34_n_0\
    );
\cycles_for_total_states[25]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_5\,
      O => \cycles_for_total_states[25]_C_i_36_n_0\
    );
\cycles_for_total_states[25]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_6\,
      O => \cycles_for_total_states[25]_C_i_37_n_0\
    );
\cycles_for_total_states[25]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_7\,
      O => \cycles_for_total_states[25]_C_i_38_n_0\
    );
\cycles_for_total_states[25]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[26]_C_i_35_n_4\,
      O => \cycles_for_total_states[25]_C_i_39_n_0\
    );
\cycles_for_total_states[25]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_4\,
      O => \cycles_for_total_states[25]_C_i_4_n_0\
    );
\cycles_for_total_states[25]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(26),
      O => \cycles_for_total_states[25]_C_i_40_n_0\
    );
\cycles_for_total_states[25]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[26]_C_i_35_n_5\,
      O => \cycles_for_total_states[25]_C_i_41_n_0\
    );
\cycles_for_total_states[25]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[26]_C_i_35_n_6\,
      O => \cycles_for_total_states[25]_C_i_42_n_0\
    );
\cycles_for_total_states[25]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(26),
      O => \cycles_for_total_states[25]_C_i_43_n_0\
    );
\cycles_for_total_states[25]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_5\,
      O => \cycles_for_total_states[25]_C_i_6_n_0\
    );
\cycles_for_total_states[25]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_6\,
      O => \cycles_for_total_states[25]_C_i_7_n_0\
    );
\cycles_for_total_states[25]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_7\,
      O => \cycles_for_total_states[25]_C_i_8_n_0\
    );
\cycles_for_total_states[25]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_4\,
      O => \cycles_for_total_states[25]_C_i_9_n_0\
    );
\cycles_for_total_states[26]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_5\,
      O => \cycles_for_total_states[26]_C_i_11_n_0\
    );
\cycles_for_total_states[26]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_6\,
      O => \cycles_for_total_states[26]_C_i_12_n_0\
    );
\cycles_for_total_states[26]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_7\,
      O => \cycles_for_total_states[26]_C_i_13_n_0\
    );
\cycles_for_total_states[26]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_4\,
      O => \cycles_for_total_states[26]_C_i_14_n_0\
    );
\cycles_for_total_states[26]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_5\,
      O => \cycles_for_total_states[26]_C_i_16_n_0\
    );
\cycles_for_total_states[26]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_6\,
      O => \cycles_for_total_states[26]_C_i_17_n_0\
    );
\cycles_for_total_states[26]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_7\,
      O => \cycles_for_total_states[26]_C_i_18_n_0\
    );
\cycles_for_total_states[26]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_4\,
      O => \cycles_for_total_states[26]_C_i_19_n_0\
    );
\cycles_for_total_states[26]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_5\,
      O => \cycles_for_total_states[26]_C_i_21_n_0\
    );
\cycles_for_total_states[26]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_6\,
      O => \cycles_for_total_states[26]_C_i_22_n_0\
    );
\cycles_for_total_states[26]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_7\,
      O => \cycles_for_total_states[26]_C_i_23_n_0\
    );
\cycles_for_total_states[26]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_4\,
      O => \cycles_for_total_states[26]_C_i_24_n_0\
    );
\cycles_for_total_states[26]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_5\,
      O => \cycles_for_total_states[26]_C_i_26_n_0\
    );
\cycles_for_total_states[26]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_6\,
      O => \cycles_for_total_states[26]_C_i_27_n_0\
    );
\cycles_for_total_states[26]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_7\,
      O => \cycles_for_total_states[26]_C_i_28_n_0\
    );
\cycles_for_total_states[26]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_4\,
      O => \cycles_for_total_states[26]_C_i_29_n_0\
    );
\cycles_for_total_states[26]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => \cycles_for_total_states_reg[27]_C_i_1_n_7\,
      O => \cycles_for_total_states[26]_C_i_3_n_0\
    );
\cycles_for_total_states[26]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_5\,
      O => \cycles_for_total_states[26]_C_i_31_n_0\
    );
\cycles_for_total_states[26]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_6\,
      O => \cycles_for_total_states[26]_C_i_32_n_0\
    );
\cycles_for_total_states[26]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_7\,
      O => \cycles_for_total_states[26]_C_i_33_n_0\
    );
\cycles_for_total_states[26]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_4\,
      O => \cycles_for_total_states[26]_C_i_34_n_0\
    );
\cycles_for_total_states[26]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_5\,
      O => \cycles_for_total_states[26]_C_i_36_n_0\
    );
\cycles_for_total_states[26]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_6\,
      O => \cycles_for_total_states[26]_C_i_37_n_0\
    );
\cycles_for_total_states[26]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_7\,
      O => \cycles_for_total_states[26]_C_i_38_n_0\
    );
\cycles_for_total_states[26]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[27]_C_i_35_n_4\,
      O => \cycles_for_total_states[26]_C_i_39_n_0\
    );
\cycles_for_total_states[26]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_4\,
      O => \cycles_for_total_states[26]_C_i_4_n_0\
    );
\cycles_for_total_states[26]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(27),
      O => \cycles_for_total_states[26]_C_i_40_n_0\
    );
\cycles_for_total_states[26]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[27]_C_i_35_n_5\,
      O => \cycles_for_total_states[26]_C_i_41_n_0\
    );
\cycles_for_total_states[26]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[27]_C_i_35_n_6\,
      O => \cycles_for_total_states[26]_C_i_42_n_0\
    );
\cycles_for_total_states[26]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(27),
      O => \cycles_for_total_states[26]_C_i_43_n_0\
    );
\cycles_for_total_states[26]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_5\,
      O => \cycles_for_total_states[26]_C_i_6_n_0\
    );
\cycles_for_total_states[26]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_6\,
      O => \cycles_for_total_states[26]_C_i_7_n_0\
    );
\cycles_for_total_states[26]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_7\,
      O => \cycles_for_total_states[26]_C_i_8_n_0\
    );
\cycles_for_total_states[26]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_4\,
      O => \cycles_for_total_states[26]_C_i_9_n_0\
    );
\cycles_for_total_states[27]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_6\,
      O => \cycles_for_total_states[27]_C_i_11_n_0\
    );
\cycles_for_total_states[27]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_7\,
      O => \cycles_for_total_states[27]_C_i_12_n_0\
    );
\cycles_for_total_states[27]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_4\,
      O => \cycles_for_total_states[27]_C_i_13_n_0\
    );
\cycles_for_total_states[27]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_5\,
      O => \cycles_for_total_states[27]_C_i_14_n_0\
    );
\cycles_for_total_states[27]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_6\,
      O => \cycles_for_total_states[27]_C_i_16_n_0\
    );
\cycles_for_total_states[27]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_7\,
      O => \cycles_for_total_states[27]_C_i_17_n_0\
    );
\cycles_for_total_states[27]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_4\,
      O => \cycles_for_total_states[27]_C_i_18_n_0\
    );
\cycles_for_total_states[27]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_5\,
      O => \cycles_for_total_states[27]_C_i_19_n_0\
    );
\cycles_for_total_states[27]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_6\,
      O => \cycles_for_total_states[27]_C_i_21_n_0\
    );
\cycles_for_total_states[27]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_7\,
      O => \cycles_for_total_states[27]_C_i_22_n_0\
    );
\cycles_for_total_states[27]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_4\,
      O => \cycles_for_total_states[27]_C_i_23_n_0\
    );
\cycles_for_total_states[27]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_5\,
      O => \cycles_for_total_states[27]_C_i_24_n_0\
    );
\cycles_for_total_states[27]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_6\,
      O => \cycles_for_total_states[27]_C_i_26_n_0\
    );
\cycles_for_total_states[27]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_7\,
      O => \cycles_for_total_states[27]_C_i_27_n_0\
    );
\cycles_for_total_states[27]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_4\,
      O => \cycles_for_total_states[27]_C_i_28_n_0\
    );
\cycles_for_total_states[27]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_5\,
      O => \cycles_for_total_states[27]_C_i_29_n_0\
    );
\cycles_for_total_states[27]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => \cycles_for_total_states_reg[28]_C_i_2_n_4\,
      O => \cycles_for_total_states[27]_C_i_3_n_0\
    );
\cycles_for_total_states[27]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_6\,
      O => \cycles_for_total_states[27]_C_i_31_n_0\
    );
\cycles_for_total_states[27]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_7\,
      O => \cycles_for_total_states[27]_C_i_32_n_0\
    );
\cycles_for_total_states[27]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_4\,
      O => \cycles_for_total_states[27]_C_i_33_n_0\
    );
\cycles_for_total_states[27]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_5\,
      O => \cycles_for_total_states[27]_C_i_34_n_0\
    );
\cycles_for_total_states[27]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_6\,
      O => \cycles_for_total_states[27]_C_i_36_n_0\
    );
\cycles_for_total_states[27]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_7\,
      O => \cycles_for_total_states[27]_C_i_37_n_0\
    );
\cycles_for_total_states[27]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_4\,
      O => \cycles_for_total_states[27]_C_i_38_n_0\
    );
\cycles_for_total_states[27]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_5\,
      O => \cycles_for_total_states[27]_C_i_39_n_0\
    );
\cycles_for_total_states[27]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[28]_C_i_2_n_5\,
      O => \cycles_for_total_states[27]_C_i_4_n_0\
    );
\cycles_for_total_states[27]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(28),
      O => \cycles_for_total_states[27]_C_i_40_n_0\
    );
\cycles_for_total_states[27]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_6\,
      O => \cycles_for_total_states[27]_C_i_41_n_0\
    );
\cycles_for_total_states[27]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_7\,
      O => \cycles_for_total_states[27]_C_i_42_n_0\
    );
\cycles_for_total_states[27]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(28),
      O => \cycles_for_total_states[27]_C_i_43_n_0\
    );
\cycles_for_total_states[27]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[28]_C_i_2_n_6\,
      O => \cycles_for_total_states[27]_C_i_6_n_0\
    );
\cycles_for_total_states[27]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[28]_C_i_2_n_7\,
      O => \cycles_for_total_states[27]_C_i_7_n_0\
    );
\cycles_for_total_states[27]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_4\,
      O => \cycles_for_total_states[27]_C_i_8_n_0\
    );
\cycles_for_total_states[27]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_5\,
      O => \cycles_for_total_states[27]_C_i_9_n_0\
    );
\cycles_for_total_states[28]_C_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(29),
      O => \cycles_for_total_states[28]_C_i_10_n_0\
    );
\cycles_for_total_states[28]_C_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(28),
      O => \cycles_for_total_states[28]_C_i_11_n_0\
    );
\cycles_for_total_states[28]_C_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(27),
      O => \cycles_for_total_states[28]_C_i_13_n_0\
    );
\cycles_for_total_states[28]_C_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(26),
      O => \cycles_for_total_states[28]_C_i_14_n_0\
    );
\cycles_for_total_states[28]_C_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(25),
      O => \cycles_for_total_states[28]_C_i_15_n_0\
    );
\cycles_for_total_states[28]_C_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(24),
      O => \cycles_for_total_states[28]_C_i_16_n_0\
    );
\cycles_for_total_states[28]_C_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(27),
      O => \cycles_for_total_states[28]_C_i_17_n_0\
    );
\cycles_for_total_states[28]_C_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(26),
      O => \cycles_for_total_states[28]_C_i_18_n_0\
    );
\cycles_for_total_states[28]_C_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(25),
      O => \cycles_for_total_states[28]_C_i_19_n_0\
    );
\cycles_for_total_states[28]_C_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(24),
      O => \cycles_for_total_states[28]_C_i_20_n_0\
    );
\cycles_for_total_states[28]_C_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(23),
      O => \cycles_for_total_states[28]_C_i_22_n_0\
    );
\cycles_for_total_states[28]_C_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(22),
      O => \cycles_for_total_states[28]_C_i_23_n_0\
    );
\cycles_for_total_states[28]_C_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(21),
      O => \cycles_for_total_states[28]_C_i_24_n_0\
    );
\cycles_for_total_states[28]_C_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(20),
      O => \cycles_for_total_states[28]_C_i_25_n_0\
    );
\cycles_for_total_states[28]_C_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(23),
      O => \cycles_for_total_states[28]_C_i_26_n_0\
    );
\cycles_for_total_states[28]_C_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(22),
      O => \cycles_for_total_states[28]_C_i_27_n_0\
    );
\cycles_for_total_states[28]_C_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(21),
      O => \cycles_for_total_states[28]_C_i_28_n_0\
    );
\cycles_for_total_states[28]_C_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(20),
      O => \cycles_for_total_states[28]_C_i_29_n_0\
    );
\cycles_for_total_states[28]_C_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(19),
      O => \cycles_for_total_states[28]_C_i_31_n_0\
    );
\cycles_for_total_states[28]_C_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(18),
      O => \cycles_for_total_states[28]_C_i_32_n_0\
    );
\cycles_for_total_states[28]_C_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(17),
      O => \cycles_for_total_states[28]_C_i_33_n_0\
    );
\cycles_for_total_states[28]_C_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(16),
      O => \cycles_for_total_states[28]_C_i_34_n_0\
    );
\cycles_for_total_states[28]_C_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(19),
      O => \cycles_for_total_states[28]_C_i_35_n_0\
    );
\cycles_for_total_states[28]_C_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(18),
      O => \cycles_for_total_states[28]_C_i_36_n_0\
    );
\cycles_for_total_states[28]_C_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(17),
      O => \cycles_for_total_states[28]_C_i_37_n_0\
    );
\cycles_for_total_states[28]_C_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(16),
      O => \cycles_for_total_states[28]_C_i_38_n_0\
    );
\cycles_for_total_states[28]_C_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(31),
      O => \cycles_for_total_states[28]_C_i_4_n_0\
    );
\cycles_for_total_states[28]_C_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(15),
      O => \cycles_for_total_states[28]_C_i_40_n_0\
    );
\cycles_for_total_states[28]_C_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(14),
      O => \cycles_for_total_states[28]_C_i_41_n_0\
    );
\cycles_for_total_states[28]_C_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(13),
      O => \cycles_for_total_states[28]_C_i_42_n_0\
    );
\cycles_for_total_states[28]_C_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(12),
      O => \cycles_for_total_states[28]_C_i_43_n_0\
    );
\cycles_for_total_states[28]_C_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(15),
      O => \cycles_for_total_states[28]_C_i_44_n_0\
    );
\cycles_for_total_states[28]_C_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(14),
      O => \cycles_for_total_states[28]_C_i_45_n_0\
    );
\cycles_for_total_states[28]_C_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(13),
      O => \cycles_for_total_states[28]_C_i_46_n_0\
    );
\cycles_for_total_states[28]_C_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(12),
      O => \cycles_for_total_states[28]_C_i_47_n_0\
    );
\cycles_for_total_states[28]_C_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(11),
      O => \cycles_for_total_states[28]_C_i_49_n_0\
    );
\cycles_for_total_states[28]_C_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(30),
      O => \cycles_for_total_states[28]_C_i_5_n_0\
    );
\cycles_for_total_states[28]_C_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(10),
      O => \cycles_for_total_states[28]_C_i_50_n_0\
    );
\cycles_for_total_states[28]_C_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(9),
      O => \cycles_for_total_states[28]_C_i_51_n_0\
    );
\cycles_for_total_states[28]_C_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(8),
      O => \cycles_for_total_states[28]_C_i_52_n_0\
    );
\cycles_for_total_states[28]_C_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(11),
      O => \cycles_for_total_states[28]_C_i_53_n_0\
    );
\cycles_for_total_states[28]_C_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(10),
      O => \cycles_for_total_states[28]_C_i_54_n_0\
    );
\cycles_for_total_states[28]_C_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(9),
      O => \cycles_for_total_states[28]_C_i_55_n_0\
    );
\cycles_for_total_states[28]_C_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(8),
      O => \cycles_for_total_states[28]_C_i_56_n_0\
    );
\cycles_for_total_states[28]_C_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(7),
      O => \cycles_for_total_states[28]_C_i_58_n_0\
    );
\cycles_for_total_states[28]_C_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(6),
      O => \cycles_for_total_states[28]_C_i_59_n_0\
    );
\cycles_for_total_states[28]_C_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(29),
      O => \cycles_for_total_states[28]_C_i_6_n_0\
    );
\cycles_for_total_states[28]_C_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(5),
      O => \cycles_for_total_states[28]_C_i_60_n_0\
    );
\cycles_for_total_states[28]_C_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(4),
      O => \cycles_for_total_states[28]_C_i_61_n_0\
    );
\cycles_for_total_states[28]_C_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(7),
      O => \cycles_for_total_states[28]_C_i_62_n_0\
    );
\cycles_for_total_states[28]_C_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(6),
      O => \cycles_for_total_states[28]_C_i_63_n_0\
    );
\cycles_for_total_states[28]_C_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(5),
      O => \cycles_for_total_states[28]_C_i_64_n_0\
    );
\cycles_for_total_states[28]_C_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(4),
      O => \cycles_for_total_states[28]_C_i_65_n_0\
    );
\cycles_for_total_states[28]_C_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(3),
      O => \cycles_for_total_states[28]_C_i_66_n_0\
    );
\cycles_for_total_states[28]_C_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(2),
      O => \cycles_for_total_states[28]_C_i_67_n_0\
    );
\cycles_for_total_states[28]_C_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(1),
      O => \cycles_for_total_states[28]_C_i_68_n_0\
    );
\cycles_for_total_states[28]_C_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(0),
      O => \cycles_for_total_states[28]_C_i_69_n_0\
    );
\cycles_for_total_states[28]_C_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(28),
      O => \cycles_for_total_states[28]_C_i_7_n_0\
    );
\cycles_for_total_states[28]_C_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(3),
      O => \cycles_for_total_states[28]_C_i_70_n_0\
    );
\cycles_for_total_states[28]_C_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(2),
      O => \cycles_for_total_states[28]_C_i_71_n_0\
    );
\cycles_for_total_states[28]_C_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(1),
      O => \cycles_for_total_states[28]_C_i_72_n_0\
    );
\cycles_for_total_states[28]_C_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(31),
      O => \cycles_for_total_states[28]_C_i_8_n_0\
    );
\cycles_for_total_states[28]_C_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(30),
      O => \cycles_for_total_states[28]_C_i_9_n_0\
    );
\cycles_for_total_states[2]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_5\,
      O => \cycles_for_total_states[2]_C_i_11_n_0\
    );
\cycles_for_total_states[2]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_6\,
      O => \cycles_for_total_states[2]_C_i_12_n_0\
    );
\cycles_for_total_states[2]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_7\,
      O => \cycles_for_total_states[2]_C_i_13_n_0\
    );
\cycles_for_total_states[2]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_4\,
      O => \cycles_for_total_states[2]_C_i_14_n_0\
    );
\cycles_for_total_states[2]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_5\,
      O => \cycles_for_total_states[2]_C_i_16_n_0\
    );
\cycles_for_total_states[2]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_6\,
      O => \cycles_for_total_states[2]_C_i_17_n_0\
    );
\cycles_for_total_states[2]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_7\,
      O => \cycles_for_total_states[2]_C_i_18_n_0\
    );
\cycles_for_total_states[2]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_4\,
      O => \cycles_for_total_states[2]_C_i_19_n_0\
    );
\cycles_for_total_states[2]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_5\,
      O => \cycles_for_total_states[2]_C_i_21_n_0\
    );
\cycles_for_total_states[2]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_6\,
      O => \cycles_for_total_states[2]_C_i_22_n_0\
    );
\cycles_for_total_states[2]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_7\,
      O => \cycles_for_total_states[2]_C_i_23_n_0\
    );
\cycles_for_total_states[2]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_4\,
      O => \cycles_for_total_states[2]_C_i_24_n_0\
    );
\cycles_for_total_states[2]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_5\,
      O => \cycles_for_total_states[2]_C_i_26_n_0\
    );
\cycles_for_total_states[2]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_6\,
      O => \cycles_for_total_states[2]_C_i_27_n_0\
    );
\cycles_for_total_states[2]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_7\,
      O => \cycles_for_total_states[2]_C_i_28_n_0\
    );
\cycles_for_total_states[2]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_4\,
      O => \cycles_for_total_states[2]_C_i_29_n_0\
    );
\cycles_for_total_states[2]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => \cycles_for_total_states_reg[3]_C_i_1_n_7\,
      O => \cycles_for_total_states[2]_C_i_3_n_0\
    );
\cycles_for_total_states[2]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_5\,
      O => \cycles_for_total_states[2]_C_i_31_n_0\
    );
\cycles_for_total_states[2]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_6\,
      O => \cycles_for_total_states[2]_C_i_32_n_0\
    );
\cycles_for_total_states[2]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_7\,
      O => \cycles_for_total_states[2]_C_i_33_n_0\
    );
\cycles_for_total_states[2]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_4\,
      O => \cycles_for_total_states[2]_C_i_34_n_0\
    );
\cycles_for_total_states[2]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_5\,
      O => \cycles_for_total_states[2]_C_i_36_n_0\
    );
\cycles_for_total_states[2]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_6\,
      O => \cycles_for_total_states[2]_C_i_37_n_0\
    );
\cycles_for_total_states[2]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_7\,
      O => \cycles_for_total_states[2]_C_i_38_n_0\
    );
\cycles_for_total_states[2]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[3]_C_i_35_n_4\,
      O => \cycles_for_total_states[2]_C_i_39_n_0\
    );
\cycles_for_total_states[2]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_4\,
      O => \cycles_for_total_states[2]_C_i_4_n_0\
    );
\cycles_for_total_states[2]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(3),
      O => \cycles_for_total_states[2]_C_i_40_n_0\
    );
\cycles_for_total_states[2]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[3]_C_i_35_n_5\,
      O => \cycles_for_total_states[2]_C_i_41_n_0\
    );
\cycles_for_total_states[2]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[3]_C_i_35_n_6\,
      O => \cycles_for_total_states[2]_C_i_42_n_0\
    );
\cycles_for_total_states[2]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(3),
      O => \cycles_for_total_states[2]_C_i_43_n_0\
    );
\cycles_for_total_states[2]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_5\,
      O => \cycles_for_total_states[2]_C_i_6_n_0\
    );
\cycles_for_total_states[2]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_6\,
      O => \cycles_for_total_states[2]_C_i_7_n_0\
    );
\cycles_for_total_states[2]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_7\,
      O => \cycles_for_total_states[2]_C_i_8_n_0\
    );
\cycles_for_total_states[2]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_4\,
      O => \cycles_for_total_states[2]_C_i_9_n_0\
    );
\cycles_for_total_states[3]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_5\,
      O => \cycles_for_total_states[3]_C_i_11_n_0\
    );
\cycles_for_total_states[3]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_6\,
      O => \cycles_for_total_states[3]_C_i_12_n_0\
    );
\cycles_for_total_states[3]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_7\,
      O => \cycles_for_total_states[3]_C_i_13_n_0\
    );
\cycles_for_total_states[3]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_4\,
      O => \cycles_for_total_states[3]_C_i_14_n_0\
    );
\cycles_for_total_states[3]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_5\,
      O => \cycles_for_total_states[3]_C_i_16_n_0\
    );
\cycles_for_total_states[3]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_6\,
      O => \cycles_for_total_states[3]_C_i_17_n_0\
    );
\cycles_for_total_states[3]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_7\,
      O => \cycles_for_total_states[3]_C_i_18_n_0\
    );
\cycles_for_total_states[3]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_4\,
      O => \cycles_for_total_states[3]_C_i_19_n_0\
    );
\cycles_for_total_states[3]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_5\,
      O => \cycles_for_total_states[3]_C_i_21_n_0\
    );
\cycles_for_total_states[3]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_6\,
      O => \cycles_for_total_states[3]_C_i_22_n_0\
    );
\cycles_for_total_states[3]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_7\,
      O => \cycles_for_total_states[3]_C_i_23_n_0\
    );
\cycles_for_total_states[3]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_4\,
      O => \cycles_for_total_states[3]_C_i_24_n_0\
    );
\cycles_for_total_states[3]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_5\,
      O => \cycles_for_total_states[3]_C_i_26_n_0\
    );
\cycles_for_total_states[3]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_6\,
      O => \cycles_for_total_states[3]_C_i_27_n_0\
    );
\cycles_for_total_states[3]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_7\,
      O => \cycles_for_total_states[3]_C_i_28_n_0\
    );
\cycles_for_total_states[3]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_4\,
      O => \cycles_for_total_states[3]_C_i_29_n_0\
    );
\cycles_for_total_states[3]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => \cycles_for_total_states_reg[4]_C_i_1_n_7\,
      O => \cycles_for_total_states[3]_C_i_3_n_0\
    );
\cycles_for_total_states[3]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_5\,
      O => \cycles_for_total_states[3]_C_i_31_n_0\
    );
\cycles_for_total_states[3]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_6\,
      O => \cycles_for_total_states[3]_C_i_32_n_0\
    );
\cycles_for_total_states[3]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_7\,
      O => \cycles_for_total_states[3]_C_i_33_n_0\
    );
\cycles_for_total_states[3]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_4\,
      O => \cycles_for_total_states[3]_C_i_34_n_0\
    );
\cycles_for_total_states[3]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_5\,
      O => \cycles_for_total_states[3]_C_i_36_n_0\
    );
\cycles_for_total_states[3]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_6\,
      O => \cycles_for_total_states[3]_C_i_37_n_0\
    );
\cycles_for_total_states[3]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_7\,
      O => \cycles_for_total_states[3]_C_i_38_n_0\
    );
\cycles_for_total_states[3]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[4]_C_i_35_n_4\,
      O => \cycles_for_total_states[3]_C_i_39_n_0\
    );
\cycles_for_total_states[3]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_4\,
      O => \cycles_for_total_states[3]_C_i_4_n_0\
    );
\cycles_for_total_states[3]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(4),
      O => \cycles_for_total_states[3]_C_i_40_n_0\
    );
\cycles_for_total_states[3]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[4]_C_i_35_n_5\,
      O => \cycles_for_total_states[3]_C_i_41_n_0\
    );
\cycles_for_total_states[3]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[4]_C_i_35_n_6\,
      O => \cycles_for_total_states[3]_C_i_42_n_0\
    );
\cycles_for_total_states[3]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(4),
      O => \cycles_for_total_states[3]_C_i_43_n_0\
    );
\cycles_for_total_states[3]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_5\,
      O => \cycles_for_total_states[3]_C_i_6_n_0\
    );
\cycles_for_total_states[3]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_6\,
      O => \cycles_for_total_states[3]_C_i_7_n_0\
    );
\cycles_for_total_states[3]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_7\,
      O => \cycles_for_total_states[3]_C_i_8_n_0\
    );
\cycles_for_total_states[3]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_4\,
      O => \cycles_for_total_states[3]_C_i_9_n_0\
    );
\cycles_for_total_states[4]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_5\,
      O => \cycles_for_total_states[4]_C_i_11_n_0\
    );
\cycles_for_total_states[4]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_6\,
      O => \cycles_for_total_states[4]_C_i_12_n_0\
    );
\cycles_for_total_states[4]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_7\,
      O => \cycles_for_total_states[4]_C_i_13_n_0\
    );
\cycles_for_total_states[4]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_4\,
      O => \cycles_for_total_states[4]_C_i_14_n_0\
    );
\cycles_for_total_states[4]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_5\,
      O => \cycles_for_total_states[4]_C_i_16_n_0\
    );
\cycles_for_total_states[4]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_6\,
      O => \cycles_for_total_states[4]_C_i_17_n_0\
    );
\cycles_for_total_states[4]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_7\,
      O => \cycles_for_total_states[4]_C_i_18_n_0\
    );
\cycles_for_total_states[4]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_4\,
      O => \cycles_for_total_states[4]_C_i_19_n_0\
    );
\cycles_for_total_states[4]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_5\,
      O => \cycles_for_total_states[4]_C_i_21_n_0\
    );
\cycles_for_total_states[4]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_6\,
      O => \cycles_for_total_states[4]_C_i_22_n_0\
    );
\cycles_for_total_states[4]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_7\,
      O => \cycles_for_total_states[4]_C_i_23_n_0\
    );
\cycles_for_total_states[4]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_4\,
      O => \cycles_for_total_states[4]_C_i_24_n_0\
    );
\cycles_for_total_states[4]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_5\,
      O => \cycles_for_total_states[4]_C_i_26_n_0\
    );
\cycles_for_total_states[4]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_6\,
      O => \cycles_for_total_states[4]_C_i_27_n_0\
    );
\cycles_for_total_states[4]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_7\,
      O => \cycles_for_total_states[4]_C_i_28_n_0\
    );
\cycles_for_total_states[4]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_4\,
      O => \cycles_for_total_states[4]_C_i_29_n_0\
    );
\cycles_for_total_states[4]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => \cycles_for_total_states_reg[5]_C_i_1_n_7\,
      O => \cycles_for_total_states[4]_C_i_3_n_0\
    );
\cycles_for_total_states[4]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_5\,
      O => \cycles_for_total_states[4]_C_i_31_n_0\
    );
\cycles_for_total_states[4]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_6\,
      O => \cycles_for_total_states[4]_C_i_32_n_0\
    );
\cycles_for_total_states[4]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_7\,
      O => \cycles_for_total_states[4]_C_i_33_n_0\
    );
\cycles_for_total_states[4]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_4\,
      O => \cycles_for_total_states[4]_C_i_34_n_0\
    );
\cycles_for_total_states[4]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_5\,
      O => \cycles_for_total_states[4]_C_i_36_n_0\
    );
\cycles_for_total_states[4]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_6\,
      O => \cycles_for_total_states[4]_C_i_37_n_0\
    );
\cycles_for_total_states[4]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_7\,
      O => \cycles_for_total_states[4]_C_i_38_n_0\
    );
\cycles_for_total_states[4]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[5]_C_i_35_n_4\,
      O => \cycles_for_total_states[4]_C_i_39_n_0\
    );
\cycles_for_total_states[4]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_4\,
      O => \cycles_for_total_states[4]_C_i_4_n_0\
    );
\cycles_for_total_states[4]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(5),
      O => \cycles_for_total_states[4]_C_i_40_n_0\
    );
\cycles_for_total_states[4]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[5]_C_i_35_n_5\,
      O => \cycles_for_total_states[4]_C_i_41_n_0\
    );
\cycles_for_total_states[4]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[5]_C_i_35_n_6\,
      O => \cycles_for_total_states[4]_C_i_42_n_0\
    );
\cycles_for_total_states[4]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(5),
      O => \cycles_for_total_states[4]_C_i_43_n_0\
    );
\cycles_for_total_states[4]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_5\,
      O => \cycles_for_total_states[4]_C_i_6_n_0\
    );
\cycles_for_total_states[4]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_6\,
      O => \cycles_for_total_states[4]_C_i_7_n_0\
    );
\cycles_for_total_states[4]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_7\,
      O => \cycles_for_total_states[4]_C_i_8_n_0\
    );
\cycles_for_total_states[4]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_4\,
      O => \cycles_for_total_states[4]_C_i_9_n_0\
    );
\cycles_for_total_states[5]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_5\,
      O => \cycles_for_total_states[5]_C_i_11_n_0\
    );
\cycles_for_total_states[5]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_6\,
      O => \cycles_for_total_states[5]_C_i_12_n_0\
    );
\cycles_for_total_states[5]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_7\,
      O => \cycles_for_total_states[5]_C_i_13_n_0\
    );
\cycles_for_total_states[5]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_4\,
      O => \cycles_for_total_states[5]_C_i_14_n_0\
    );
\cycles_for_total_states[5]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_5\,
      O => \cycles_for_total_states[5]_C_i_16_n_0\
    );
\cycles_for_total_states[5]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_6\,
      O => \cycles_for_total_states[5]_C_i_17_n_0\
    );
\cycles_for_total_states[5]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_7\,
      O => \cycles_for_total_states[5]_C_i_18_n_0\
    );
\cycles_for_total_states[5]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_4\,
      O => \cycles_for_total_states[5]_C_i_19_n_0\
    );
\cycles_for_total_states[5]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_5\,
      O => \cycles_for_total_states[5]_C_i_21_n_0\
    );
\cycles_for_total_states[5]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_6\,
      O => \cycles_for_total_states[5]_C_i_22_n_0\
    );
\cycles_for_total_states[5]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_7\,
      O => \cycles_for_total_states[5]_C_i_23_n_0\
    );
\cycles_for_total_states[5]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_4\,
      O => \cycles_for_total_states[5]_C_i_24_n_0\
    );
\cycles_for_total_states[5]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_5\,
      O => \cycles_for_total_states[5]_C_i_26_n_0\
    );
\cycles_for_total_states[5]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_6\,
      O => \cycles_for_total_states[5]_C_i_27_n_0\
    );
\cycles_for_total_states[5]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_7\,
      O => \cycles_for_total_states[5]_C_i_28_n_0\
    );
\cycles_for_total_states[5]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_4\,
      O => \cycles_for_total_states[5]_C_i_29_n_0\
    );
\cycles_for_total_states[5]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => \cycles_for_total_states_reg[6]_C_i_1_n_7\,
      O => \cycles_for_total_states[5]_C_i_3_n_0\
    );
\cycles_for_total_states[5]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_5\,
      O => \cycles_for_total_states[5]_C_i_31_n_0\
    );
\cycles_for_total_states[5]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_6\,
      O => \cycles_for_total_states[5]_C_i_32_n_0\
    );
\cycles_for_total_states[5]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_7\,
      O => \cycles_for_total_states[5]_C_i_33_n_0\
    );
\cycles_for_total_states[5]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_4\,
      O => \cycles_for_total_states[5]_C_i_34_n_0\
    );
\cycles_for_total_states[5]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_5\,
      O => \cycles_for_total_states[5]_C_i_36_n_0\
    );
\cycles_for_total_states[5]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_6\,
      O => \cycles_for_total_states[5]_C_i_37_n_0\
    );
\cycles_for_total_states[5]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_7\,
      O => \cycles_for_total_states[5]_C_i_38_n_0\
    );
\cycles_for_total_states[5]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[6]_C_i_35_n_4\,
      O => \cycles_for_total_states[5]_C_i_39_n_0\
    );
\cycles_for_total_states[5]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_4\,
      O => \cycles_for_total_states[5]_C_i_4_n_0\
    );
\cycles_for_total_states[5]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(6),
      O => \cycles_for_total_states[5]_C_i_40_n_0\
    );
\cycles_for_total_states[5]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[6]_C_i_35_n_5\,
      O => \cycles_for_total_states[5]_C_i_41_n_0\
    );
\cycles_for_total_states[5]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[6]_C_i_35_n_6\,
      O => \cycles_for_total_states[5]_C_i_42_n_0\
    );
\cycles_for_total_states[5]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(6),
      O => \cycles_for_total_states[5]_C_i_43_n_0\
    );
\cycles_for_total_states[5]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_5\,
      O => \cycles_for_total_states[5]_C_i_6_n_0\
    );
\cycles_for_total_states[5]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_6\,
      O => \cycles_for_total_states[5]_C_i_7_n_0\
    );
\cycles_for_total_states[5]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_7\,
      O => \cycles_for_total_states[5]_C_i_8_n_0\
    );
\cycles_for_total_states[5]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_4\,
      O => \cycles_for_total_states[5]_C_i_9_n_0\
    );
\cycles_for_total_states[6]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_5\,
      O => \cycles_for_total_states[6]_C_i_11_n_0\
    );
\cycles_for_total_states[6]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_6\,
      O => \cycles_for_total_states[6]_C_i_12_n_0\
    );
\cycles_for_total_states[6]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_7\,
      O => \cycles_for_total_states[6]_C_i_13_n_0\
    );
\cycles_for_total_states[6]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_4\,
      O => \cycles_for_total_states[6]_C_i_14_n_0\
    );
\cycles_for_total_states[6]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_5\,
      O => \cycles_for_total_states[6]_C_i_16_n_0\
    );
\cycles_for_total_states[6]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_6\,
      O => \cycles_for_total_states[6]_C_i_17_n_0\
    );
\cycles_for_total_states[6]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_7\,
      O => \cycles_for_total_states[6]_C_i_18_n_0\
    );
\cycles_for_total_states[6]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_4\,
      O => \cycles_for_total_states[6]_C_i_19_n_0\
    );
\cycles_for_total_states[6]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_5\,
      O => \cycles_for_total_states[6]_C_i_21_n_0\
    );
\cycles_for_total_states[6]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_6\,
      O => \cycles_for_total_states[6]_C_i_22_n_0\
    );
\cycles_for_total_states[6]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_7\,
      O => \cycles_for_total_states[6]_C_i_23_n_0\
    );
\cycles_for_total_states[6]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_4\,
      O => \cycles_for_total_states[6]_C_i_24_n_0\
    );
\cycles_for_total_states[6]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_5\,
      O => \cycles_for_total_states[6]_C_i_26_n_0\
    );
\cycles_for_total_states[6]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_6\,
      O => \cycles_for_total_states[6]_C_i_27_n_0\
    );
\cycles_for_total_states[6]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_7\,
      O => \cycles_for_total_states[6]_C_i_28_n_0\
    );
\cycles_for_total_states[6]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_4\,
      O => \cycles_for_total_states[6]_C_i_29_n_0\
    );
\cycles_for_total_states[6]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => \cycles_for_total_states_reg[7]_C_i_1_n_7\,
      O => \cycles_for_total_states[6]_C_i_3_n_0\
    );
\cycles_for_total_states[6]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_5\,
      O => \cycles_for_total_states[6]_C_i_31_n_0\
    );
\cycles_for_total_states[6]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_6\,
      O => \cycles_for_total_states[6]_C_i_32_n_0\
    );
\cycles_for_total_states[6]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_7\,
      O => \cycles_for_total_states[6]_C_i_33_n_0\
    );
\cycles_for_total_states[6]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_4\,
      O => \cycles_for_total_states[6]_C_i_34_n_0\
    );
\cycles_for_total_states[6]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_5\,
      O => \cycles_for_total_states[6]_C_i_36_n_0\
    );
\cycles_for_total_states[6]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_6\,
      O => \cycles_for_total_states[6]_C_i_37_n_0\
    );
\cycles_for_total_states[6]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_7\,
      O => \cycles_for_total_states[6]_C_i_38_n_0\
    );
\cycles_for_total_states[6]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[7]_C_i_35_n_4\,
      O => \cycles_for_total_states[6]_C_i_39_n_0\
    );
\cycles_for_total_states[6]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_4\,
      O => \cycles_for_total_states[6]_C_i_4_n_0\
    );
\cycles_for_total_states[6]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(7),
      O => \cycles_for_total_states[6]_C_i_40_n_0\
    );
\cycles_for_total_states[6]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[7]_C_i_35_n_5\,
      O => \cycles_for_total_states[6]_C_i_41_n_0\
    );
\cycles_for_total_states[6]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[7]_C_i_35_n_6\,
      O => \cycles_for_total_states[6]_C_i_42_n_0\
    );
\cycles_for_total_states[6]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(7),
      O => \cycles_for_total_states[6]_C_i_43_n_0\
    );
\cycles_for_total_states[6]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_5\,
      O => \cycles_for_total_states[6]_C_i_6_n_0\
    );
\cycles_for_total_states[6]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_6\,
      O => \cycles_for_total_states[6]_C_i_7_n_0\
    );
\cycles_for_total_states[6]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_7\,
      O => \cycles_for_total_states[6]_C_i_8_n_0\
    );
\cycles_for_total_states[6]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_4\,
      O => \cycles_for_total_states[6]_C_i_9_n_0\
    );
\cycles_for_total_states[7]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_5\,
      O => \cycles_for_total_states[7]_C_i_11_n_0\
    );
\cycles_for_total_states[7]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_6\,
      O => \cycles_for_total_states[7]_C_i_12_n_0\
    );
\cycles_for_total_states[7]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_7\,
      O => \cycles_for_total_states[7]_C_i_13_n_0\
    );
\cycles_for_total_states[7]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_4\,
      O => \cycles_for_total_states[7]_C_i_14_n_0\
    );
\cycles_for_total_states[7]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_5\,
      O => \cycles_for_total_states[7]_C_i_16_n_0\
    );
\cycles_for_total_states[7]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_6\,
      O => \cycles_for_total_states[7]_C_i_17_n_0\
    );
\cycles_for_total_states[7]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_7\,
      O => \cycles_for_total_states[7]_C_i_18_n_0\
    );
\cycles_for_total_states[7]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_4\,
      O => \cycles_for_total_states[7]_C_i_19_n_0\
    );
\cycles_for_total_states[7]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_5\,
      O => \cycles_for_total_states[7]_C_i_21_n_0\
    );
\cycles_for_total_states[7]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_6\,
      O => \cycles_for_total_states[7]_C_i_22_n_0\
    );
\cycles_for_total_states[7]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_7\,
      O => \cycles_for_total_states[7]_C_i_23_n_0\
    );
\cycles_for_total_states[7]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_4\,
      O => \cycles_for_total_states[7]_C_i_24_n_0\
    );
\cycles_for_total_states[7]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_5\,
      O => \cycles_for_total_states[7]_C_i_26_n_0\
    );
\cycles_for_total_states[7]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_6\,
      O => \cycles_for_total_states[7]_C_i_27_n_0\
    );
\cycles_for_total_states[7]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_7\,
      O => \cycles_for_total_states[7]_C_i_28_n_0\
    );
\cycles_for_total_states[7]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_4\,
      O => \cycles_for_total_states[7]_C_i_29_n_0\
    );
\cycles_for_total_states[7]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => \cycles_for_total_states_reg[8]_C_i_1_n_7\,
      O => \cycles_for_total_states[7]_C_i_3_n_0\
    );
\cycles_for_total_states[7]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_5\,
      O => \cycles_for_total_states[7]_C_i_31_n_0\
    );
\cycles_for_total_states[7]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_6\,
      O => \cycles_for_total_states[7]_C_i_32_n_0\
    );
\cycles_for_total_states[7]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_7\,
      O => \cycles_for_total_states[7]_C_i_33_n_0\
    );
\cycles_for_total_states[7]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_4\,
      O => \cycles_for_total_states[7]_C_i_34_n_0\
    );
\cycles_for_total_states[7]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_5\,
      O => \cycles_for_total_states[7]_C_i_36_n_0\
    );
\cycles_for_total_states[7]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_6\,
      O => \cycles_for_total_states[7]_C_i_37_n_0\
    );
\cycles_for_total_states[7]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_7\,
      O => \cycles_for_total_states[7]_C_i_38_n_0\
    );
\cycles_for_total_states[7]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[8]_C_i_35_n_4\,
      O => \cycles_for_total_states[7]_C_i_39_n_0\
    );
\cycles_for_total_states[7]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_4\,
      O => \cycles_for_total_states[7]_C_i_4_n_0\
    );
\cycles_for_total_states[7]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(8),
      O => \cycles_for_total_states[7]_C_i_40_n_0\
    );
\cycles_for_total_states[7]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[8]_C_i_35_n_5\,
      O => \cycles_for_total_states[7]_C_i_41_n_0\
    );
\cycles_for_total_states[7]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[8]_C_i_35_n_6\,
      O => \cycles_for_total_states[7]_C_i_42_n_0\
    );
\cycles_for_total_states[7]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(8),
      O => \cycles_for_total_states[7]_C_i_43_n_0\
    );
\cycles_for_total_states[7]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_5\,
      O => \cycles_for_total_states[7]_C_i_6_n_0\
    );
\cycles_for_total_states[7]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_6\,
      O => \cycles_for_total_states[7]_C_i_7_n_0\
    );
\cycles_for_total_states[7]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_7\,
      O => \cycles_for_total_states[7]_C_i_8_n_0\
    );
\cycles_for_total_states[7]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_4\,
      O => \cycles_for_total_states[7]_C_i_9_n_0\
    );
\cycles_for_total_states[8]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_5\,
      O => \cycles_for_total_states[8]_C_i_11_n_0\
    );
\cycles_for_total_states[8]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_6\,
      O => \cycles_for_total_states[8]_C_i_12_n_0\
    );
\cycles_for_total_states[8]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_7\,
      O => \cycles_for_total_states[8]_C_i_13_n_0\
    );
\cycles_for_total_states[8]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_4\,
      O => \cycles_for_total_states[8]_C_i_14_n_0\
    );
\cycles_for_total_states[8]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_5\,
      O => \cycles_for_total_states[8]_C_i_16_n_0\
    );
\cycles_for_total_states[8]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_6\,
      O => \cycles_for_total_states[8]_C_i_17_n_0\
    );
\cycles_for_total_states[8]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_7\,
      O => \cycles_for_total_states[8]_C_i_18_n_0\
    );
\cycles_for_total_states[8]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_4\,
      O => \cycles_for_total_states[8]_C_i_19_n_0\
    );
\cycles_for_total_states[8]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_5\,
      O => \cycles_for_total_states[8]_C_i_21_n_0\
    );
\cycles_for_total_states[8]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_6\,
      O => \cycles_for_total_states[8]_C_i_22_n_0\
    );
\cycles_for_total_states[8]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_7\,
      O => \cycles_for_total_states[8]_C_i_23_n_0\
    );
\cycles_for_total_states[8]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_4\,
      O => \cycles_for_total_states[8]_C_i_24_n_0\
    );
\cycles_for_total_states[8]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_5\,
      O => \cycles_for_total_states[8]_C_i_26_n_0\
    );
\cycles_for_total_states[8]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_6\,
      O => \cycles_for_total_states[8]_C_i_27_n_0\
    );
\cycles_for_total_states[8]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_7\,
      O => \cycles_for_total_states[8]_C_i_28_n_0\
    );
\cycles_for_total_states[8]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_4\,
      O => \cycles_for_total_states[8]_C_i_29_n_0\
    );
\cycles_for_total_states[8]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => \cycles_for_total_states_reg[9]_C_i_1_n_7\,
      O => \cycles_for_total_states[8]_C_i_3_n_0\
    );
\cycles_for_total_states[8]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_5\,
      O => \cycles_for_total_states[8]_C_i_31_n_0\
    );
\cycles_for_total_states[8]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_6\,
      O => \cycles_for_total_states[8]_C_i_32_n_0\
    );
\cycles_for_total_states[8]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_7\,
      O => \cycles_for_total_states[8]_C_i_33_n_0\
    );
\cycles_for_total_states[8]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_4\,
      O => \cycles_for_total_states[8]_C_i_34_n_0\
    );
\cycles_for_total_states[8]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_5\,
      O => \cycles_for_total_states[8]_C_i_36_n_0\
    );
\cycles_for_total_states[8]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_6\,
      O => \cycles_for_total_states[8]_C_i_37_n_0\
    );
\cycles_for_total_states[8]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_7\,
      O => \cycles_for_total_states[8]_C_i_38_n_0\
    );
\cycles_for_total_states[8]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[9]_C_i_35_n_4\,
      O => \cycles_for_total_states[8]_C_i_39_n_0\
    );
\cycles_for_total_states[8]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_4\,
      O => \cycles_for_total_states[8]_C_i_4_n_0\
    );
\cycles_for_total_states[8]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[9]_C_i_35_n_5\,
      O => \cycles_for_total_states[8]_C_i_40_n_0\
    );
\cycles_for_total_states[8]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[9]_C_i_35_n_6\,
      O => \cycles_for_total_states[8]_C_i_41_n_0\
    );
\cycles_for_total_states[8]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(9),
      O => \cycles_for_total_states[8]_C_i_42_n_0\
    );
\cycles_for_total_states[8]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_5\,
      O => \cycles_for_total_states[8]_C_i_6_n_0\
    );
\cycles_for_total_states[8]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_6\,
      O => \cycles_for_total_states[8]_C_i_7_n_0\
    );
\cycles_for_total_states[8]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_7\,
      O => \cycles_for_total_states[8]_C_i_8_n_0\
    );
\cycles_for_total_states[8]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_4\,
      O => \cycles_for_total_states[8]_C_i_9_n_0\
    );
\cycles_for_total_states[9]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_5\,
      O => \cycles_for_total_states[9]_C_i_11_n_0\
    );
\cycles_for_total_states[9]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_6\,
      O => \cycles_for_total_states[9]_C_i_12_n_0\
    );
\cycles_for_total_states[9]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_7\,
      O => \cycles_for_total_states[9]_C_i_13_n_0\
    );
\cycles_for_total_states[9]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_4\,
      O => \cycles_for_total_states[9]_C_i_14_n_0\
    );
\cycles_for_total_states[9]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_5\,
      O => \cycles_for_total_states[9]_C_i_16_n_0\
    );
\cycles_for_total_states[9]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_6\,
      O => \cycles_for_total_states[9]_C_i_17_n_0\
    );
\cycles_for_total_states[9]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_7\,
      O => \cycles_for_total_states[9]_C_i_18_n_0\
    );
\cycles_for_total_states[9]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_4\,
      O => \cycles_for_total_states[9]_C_i_19_n_0\
    );
\cycles_for_total_states[9]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_5\,
      O => \cycles_for_total_states[9]_C_i_21_n_0\
    );
\cycles_for_total_states[9]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_6\,
      O => \cycles_for_total_states[9]_C_i_22_n_0\
    );
\cycles_for_total_states[9]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_7\,
      O => \cycles_for_total_states[9]_C_i_23_n_0\
    );
\cycles_for_total_states[9]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_4\,
      O => \cycles_for_total_states[9]_C_i_24_n_0\
    );
\cycles_for_total_states[9]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_5\,
      O => \cycles_for_total_states[9]_C_i_26_n_0\
    );
\cycles_for_total_states[9]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_6\,
      O => \cycles_for_total_states[9]_C_i_27_n_0\
    );
\cycles_for_total_states[9]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_7\,
      O => \cycles_for_total_states[9]_C_i_28_n_0\
    );
\cycles_for_total_states[9]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_4\,
      O => \cycles_for_total_states[9]_C_i_29_n_0\
    );
\cycles_for_total_states[9]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => \cycles_for_total_states_reg[10]_C_i_1_n_7\,
      O => \cycles_for_total_states[9]_C_i_3_n_0\
    );
\cycles_for_total_states[9]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_5\,
      O => \cycles_for_total_states[9]_C_i_31_n_0\
    );
\cycles_for_total_states[9]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_6\,
      O => \cycles_for_total_states[9]_C_i_32_n_0\
    );
\cycles_for_total_states[9]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_7\,
      O => \cycles_for_total_states[9]_C_i_33_n_0\
    );
\cycles_for_total_states[9]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_4\,
      O => \cycles_for_total_states[9]_C_i_34_n_0\
    );
\cycles_for_total_states[9]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_5\,
      O => \cycles_for_total_states[9]_C_i_36_n_0\
    );
\cycles_for_total_states[9]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_6\,
      O => \cycles_for_total_states[9]_C_i_37_n_0\
    );
\cycles_for_total_states[9]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_7\,
      O => \cycles_for_total_states[9]_C_i_38_n_0\
    );
\cycles_for_total_states[9]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[10]_C_i_35_n_4\,
      O => \cycles_for_total_states[9]_C_i_39_n_0\
    );
\cycles_for_total_states[9]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_4\,
      O => \cycles_for_total_states[9]_C_i_4_n_0\
    );
\cycles_for_total_states[9]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[10]_C_i_35_n_5\,
      O => \cycles_for_total_states[9]_C_i_40_n_0\
    );
\cycles_for_total_states[9]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[10]_C_i_35_n_6\,
      O => \cycles_for_total_states[9]_C_i_41_n_0\
    );
\cycles_for_total_states[9]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(10),
      O => \cycles_for_total_states[9]_C_i_42_n_0\
    );
\cycles_for_total_states[9]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_5\,
      O => \cycles_for_total_states[9]_C_i_6_n_0\
    );
\cycles_for_total_states[9]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_6\,
      O => \cycles_for_total_states[9]_C_i_7_n_0\
    );
\cycles_for_total_states[9]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_7\,
      O => \cycles_for_total_states[9]_C_i_8_n_0\
    );
\cycles_for_total_states[9]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_4\,
      O => \cycles_for_total_states[9]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[0]_LDC_i_2_n_0\,
      D => p_0_in2_in(0),
      Q => \cycles_for_total_states_reg[0]_C_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_2_n_0\,
      CO(3 downto 1) => \NLW_cycles_for_total_states_reg[0]_C_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in2_in(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in2_in(1),
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cycles_for_total_states[0]_C_i_3_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_19_n_0\,
      CO(3) => \cycles_for_total_states_reg[0]_C_i_14_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_14_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_14_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[1]_C_i_15_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_15_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_15_n_6\,
      DI(0) => \cycles_for_total_states_reg[1]_C_i_15_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_20_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_21_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_22_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_23_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_24_n_0\,
      CO(3) => \cycles_for_total_states_reg[0]_C_i_19_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_19_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_19_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[1]_C_i_20_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_20_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_20_n_6\,
      DI(0) => \cycles_for_total_states_reg[1]_C_i_20_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_25_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_26_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_27_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_28_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_4_n_0\,
      CO(3) => \cycles_for_total_states_reg[0]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[1]_C_i_2_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_2_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_2_n_6\,
      DI(0) => \cycles_for_total_states_reg[1]_C_i_2_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_5_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_6_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_7_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_8_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_29_n_0\,
      CO(3) => \cycles_for_total_states_reg[0]_C_i_24_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_24_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_24_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[1]_C_i_25_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_25_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_25_n_6\,
      DI(0) => \cycles_for_total_states_reg[1]_C_i_25_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_30_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_31_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_32_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_33_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_34_n_0\,
      CO(3) => \cycles_for_total_states_reg[0]_C_i_29_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_29_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_29_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[1]_C_i_30_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_30_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_30_n_6\,
      DI(0) => \cycles_for_total_states_reg[1]_C_i_30_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_35_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_36_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_37_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_38_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[0]_C_i_34_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_34_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_34_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_34_n_3\,
      CYINIT => p_0_in2_in(1),
      DI(3) => \cycles_for_total_states_reg[1]_C_i_35_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_35_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_35_n_6\,
      DI(0) => \cycles_for_total_states[0]_C_i_39_n_0\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_42_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_43_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_9_n_0\,
      CO(3) => \cycles_for_total_states_reg[0]_C_i_4_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_4_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_4_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[1]_C_i_5_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_5_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_5_n_6\,
      DI(0) => \cycles_for_total_states_reg[1]_C_i_5_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_10_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_11_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_12_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_13_n_0\
    );
\cycles_for_total_states_reg[0]_C_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[0]_C_i_14_n_0\,
      CO(3) => \cycles_for_total_states_reg[0]_C_i_9_n_0\,
      CO(2) => \cycles_for_total_states_reg[0]_C_i_9_n_1\,
      CO(1) => \cycles_for_total_states_reg[0]_C_i_9_n_2\,
      CO(0) => \cycles_for_total_states_reg[0]_C_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[1]_C_i_10_n_4\,
      DI(2) => \cycles_for_total_states_reg[1]_C_i_10_n_5\,
      DI(1) => \cycles_for_total_states_reg[1]_C_i_10_n_6\,
      DI(0) => \cycles_for_total_states_reg[1]_C_i_10_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[0]_C_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[0]_C_i_15_n_0\,
      S(2) => \cycles_for_total_states[0]_C_i_16_n_0\,
      S(1) => \cycles_for_total_states[0]_C_i_17_n_0\,
      S(0) => \cycles_for_total_states[0]_C_i_18_n_0\
    );
\cycles_for_total_states_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[0]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[0]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[0]_LDC_n_0\
    );
\cycles_for_total_states_reg[0]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => reset,
      O => \cycles_for_total_states_reg[0]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[0]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(0),
      O => \cycles_for_total_states_reg[0]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      PRE => \cycles_for_total_states_reg[0]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[0]_P_n_0\
    );
\cycles_for_total_states_reg[10]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[10]_LDC_i_2_n_0\,
      D => p_0_in2_in(10),
      Q => \cycles_for_total_states_reg[10]_C_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[10]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(10),
      CO(0) => \cycles_for_total_states_reg[10]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(11),
      DI(0) => \cycles_for_total_states_reg[11]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[10]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[10]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[10]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[10]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(11),
      DI(3) => \cycles_for_total_states_reg[11]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[10]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[10]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[10]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[10]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[10]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[10]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[10]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[10]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[10]_LDC_n_0\
    );
\cycles_for_total_states_reg[10]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => reset,
      O => \cycles_for_total_states_reg[10]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[10]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(10),
      O => \cycles_for_total_states_reg[10]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[10]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(10),
      PRE => \cycles_for_total_states_reg[10]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[10]_P_n_0\
    );
\cycles_for_total_states_reg[11]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[11]_LDC_i_2_n_0\,
      D => p_0_in2_in(11),
      Q => \cycles_for_total_states_reg[11]_C_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[11]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(11),
      CO(0) => \cycles_for_total_states_reg[11]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(12),
      DI(0) => \cycles_for_total_states_reg[12]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[11]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[11]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[11]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[11]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(12),
      DI(3) => \cycles_for_total_states_reg[12]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[11]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[11]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[11]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[11]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[11]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[11]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[11]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[11]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[11]_LDC_n_0\
    );
\cycles_for_total_states_reg[11]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => reset,
      O => \cycles_for_total_states_reg[11]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[11]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(11),
      O => \cycles_for_total_states_reg[11]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[11]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(11),
      PRE => \cycles_for_total_states_reg[11]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[11]_P_n_0\
    );
\cycles_for_total_states_reg[12]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[12]_LDC_i_2_n_0\,
      D => p_0_in2_in(12),
      Q => \cycles_for_total_states_reg[12]_C_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[12]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(12),
      CO(0) => \cycles_for_total_states_reg[12]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(13),
      DI(0) => \cycles_for_total_states_reg[13]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[12]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[12]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[12]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[12]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(13),
      DI(3) => \cycles_for_total_states_reg[13]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[12]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[12]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[12]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[12]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[12]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[12]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[12]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[12]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[12]_LDC_n_0\
    );
\cycles_for_total_states_reg[12]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => reset,
      O => \cycles_for_total_states_reg[12]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[12]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(12),
      O => \cycles_for_total_states_reg[12]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[12]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(12),
      PRE => \cycles_for_total_states_reg[12]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[12]_P_n_0\
    );
\cycles_for_total_states_reg[13]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[13]_LDC_i_2_n_0\,
      D => p_0_in2_in(13),
      Q => \cycles_for_total_states_reg[13]_C_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[13]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(13),
      CO(0) => \cycles_for_total_states_reg[13]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(14),
      DI(0) => \cycles_for_total_states_reg[14]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[13]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[13]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[13]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[13]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(14),
      DI(3) => \cycles_for_total_states_reg[14]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[13]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[13]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[13]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[13]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[13]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[13]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[13]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[13]_LDC_n_0\
    );
\cycles_for_total_states_reg[13]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => reset,
      O => \cycles_for_total_states_reg[13]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[13]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(13),
      O => \cycles_for_total_states_reg[13]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[13]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(13),
      PRE => \cycles_for_total_states_reg[13]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[13]_P_n_0\
    );
\cycles_for_total_states_reg[14]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[14]_LDC_i_2_n_0\,
      D => p_0_in2_in(14),
      Q => \cycles_for_total_states_reg[14]_C_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[14]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(14),
      CO(0) => \cycles_for_total_states_reg[14]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(15),
      DI(0) => \cycles_for_total_states_reg[15]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[14]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[14]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[14]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[14]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(15),
      DI(3) => \cycles_for_total_states_reg[15]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[14]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[14]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[14]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[14]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[14]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[14]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[14]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[14]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[14]_LDC_n_0\
    );
\cycles_for_total_states_reg[14]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => reset,
      O => \cycles_for_total_states_reg[14]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[14]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(14),
      O => \cycles_for_total_states_reg[14]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[14]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(14),
      PRE => \cycles_for_total_states_reg[14]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[14]_P_n_0\
    );
\cycles_for_total_states_reg[15]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[15]_LDC_i_2_n_0\,
      D => p_0_in2_in(15),
      Q => \cycles_for_total_states_reg[15]_C_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[15]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(15),
      CO(0) => \cycles_for_total_states_reg[15]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(16),
      DI(0) => \cycles_for_total_states_reg[16]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[15]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[15]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[15]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[15]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(16),
      DI(3) => \cycles_for_total_states_reg[16]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[15]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[15]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[15]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[15]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[15]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[15]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[15]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[15]_LDC_n_0\
    );
\cycles_for_total_states_reg[15]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => reset,
      O => \cycles_for_total_states_reg[15]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[15]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(15),
      O => \cycles_for_total_states_reg[15]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[15]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(15),
      PRE => \cycles_for_total_states_reg[15]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[15]_P_n_0\
    );
\cycles_for_total_states_reg[16]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[16]_LDC_i_2_n_0\,
      D => p_0_in2_in(16),
      Q => \cycles_for_total_states_reg[16]_C_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[16]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(16),
      CO(0) => \cycles_for_total_states_reg[16]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(17),
      DI(0) => \cycles_for_total_states_reg[17]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[16]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[16]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[16]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[16]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(17),
      DI(3) => \cycles_for_total_states_reg[17]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[16]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[16]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[16]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[16]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[16]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[16]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[16]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[16]_LDC_n_0\
    );
\cycles_for_total_states_reg[16]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => reset,
      O => \cycles_for_total_states_reg[16]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[16]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(16),
      O => \cycles_for_total_states_reg[16]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[16]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(16),
      PRE => \cycles_for_total_states_reg[16]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[16]_P_n_0\
    );
\cycles_for_total_states_reg[17]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[17]_LDC_i_2_n_0\,
      D => p_0_in2_in(17),
      Q => \cycles_for_total_states_reg[17]_C_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[17]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(17),
      CO(0) => \cycles_for_total_states_reg[17]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(18),
      DI(0) => \cycles_for_total_states_reg[18]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[17]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[17]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[17]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[17]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(18),
      DI(3) => \cycles_for_total_states_reg[18]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[17]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[17]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[17]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[17]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[17]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[17]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[17]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[17]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[17]_LDC_n_0\
    );
\cycles_for_total_states_reg[17]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => reset,
      O => \cycles_for_total_states_reg[17]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[17]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(17),
      O => \cycles_for_total_states_reg[17]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[17]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(17),
      PRE => \cycles_for_total_states_reg[17]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[17]_P_n_0\
    );
\cycles_for_total_states_reg[18]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[18]_LDC_i_2_n_0\,
      D => p_0_in2_in(18),
      Q => \cycles_for_total_states_reg[18]_C_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[18]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(18),
      CO(0) => \cycles_for_total_states_reg[18]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(19),
      DI(0) => \cycles_for_total_states_reg[19]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[18]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[18]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[18]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[18]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(19),
      DI(3) => \cycles_for_total_states_reg[19]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[18]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[18]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[18]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[18]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[18]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[18]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[18]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[18]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[18]_LDC_n_0\
    );
\cycles_for_total_states_reg[18]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => reset,
      O => \cycles_for_total_states_reg[18]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[18]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(18),
      O => \cycles_for_total_states_reg[18]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[18]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(18),
      PRE => \cycles_for_total_states_reg[18]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[18]_P_n_0\
    );
\cycles_for_total_states_reg[19]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[19]_LDC_i_2_n_0\,
      D => p_0_in2_in(19),
      Q => \cycles_for_total_states_reg[19]_C_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[19]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(19),
      CO(0) => \cycles_for_total_states_reg[19]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(20),
      DI(0) => \cycles_for_total_states_reg[20]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[19]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[19]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[19]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[19]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(20),
      DI(3) => \cycles_for_total_states_reg[20]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[19]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[19]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[19]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[19]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[19]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[19]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[19]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[19]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[19]_LDC_n_0\
    );
\cycles_for_total_states_reg[19]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => reset,
      O => \cycles_for_total_states_reg[19]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[19]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(19),
      O => \cycles_for_total_states_reg[19]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[19]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(19),
      PRE => \cycles_for_total_states_reg[19]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[19]_P_n_0\
    );
\cycles_for_total_states_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[1]_LDC_i_2_n_0\,
      D => p_0_in2_in(1),
      Q => \cycles_for_total_states_reg[1]_C_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[1]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(1),
      CO(0) => \cycles_for_total_states_reg[1]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(2),
      DI(0) => \cycles_for_total_states_reg[2]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[1]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[1]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[1]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[1]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[1]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[1]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[1]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[1]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[1]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[1]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[1]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[1]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[1]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[1]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[1]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[1]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[1]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[1]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[1]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[1]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[1]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[1]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(2),
      DI(3) => \cycles_for_total_states_reg[2]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[1]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[1]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[1]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[1]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[1]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[1]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[1]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[1]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[1]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[1]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[1]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[1]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[1]_LDC_n_0\
    );
\cycles_for_total_states_reg[1]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => reset,
      O => \cycles_for_total_states_reg[1]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[1]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(1),
      O => \cycles_for_total_states_reg[1]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      PRE => \cycles_for_total_states_reg[1]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[1]_P_n_0\
    );
\cycles_for_total_states_reg[20]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[20]_LDC_i_2_n_0\,
      D => p_0_in2_in(20),
      Q => \cycles_for_total_states_reg[20]_C_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[20]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(20),
      CO(0) => \cycles_for_total_states_reg[20]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(21),
      DI(0) => \cycles_for_total_states_reg[21]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[20]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[20]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[20]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[20]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(21),
      DI(3) => \cycles_for_total_states_reg[21]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[20]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[20]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[20]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[20]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[20]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[20]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[20]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[20]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[20]_LDC_n_0\
    );
\cycles_for_total_states_reg[20]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => reset,
      O => \cycles_for_total_states_reg[20]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[20]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(20),
      O => \cycles_for_total_states_reg[20]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[20]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(20),
      PRE => \cycles_for_total_states_reg[20]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[20]_P_n_0\
    );
\cycles_for_total_states_reg[21]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[21]_LDC_i_2_n_0\,
      D => p_0_in2_in(21),
      Q => \cycles_for_total_states_reg[21]_C_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[21]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(21),
      CO(0) => \cycles_for_total_states_reg[21]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(22),
      DI(0) => \cycles_for_total_states_reg[22]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[21]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[21]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[21]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[21]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(22),
      DI(3) => \cycles_for_total_states_reg[22]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[21]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[21]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[21]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[21]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[21]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[21]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[21]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[21]_LDC_n_0\
    );
\cycles_for_total_states_reg[21]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => reset,
      O => \cycles_for_total_states_reg[21]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[21]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(21),
      O => \cycles_for_total_states_reg[21]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[21]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(21),
      PRE => \cycles_for_total_states_reg[21]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[21]_P_n_0\
    );
\cycles_for_total_states_reg[22]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[22]_LDC_i_2_n_0\,
      D => p_0_in2_in(22),
      Q => \cycles_for_total_states_reg[22]_C_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[22]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(22),
      CO(0) => \cycles_for_total_states_reg[22]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(23),
      DI(0) => \cycles_for_total_states_reg[23]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[22]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[22]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[22]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[22]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(23),
      DI(3) => \cycles_for_total_states_reg[23]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[22]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[22]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[22]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[22]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[22]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[22]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[22]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[22]_LDC_n_0\
    );
\cycles_for_total_states_reg[22]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => reset,
      O => \cycles_for_total_states_reg[22]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[22]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(22),
      O => \cycles_for_total_states_reg[22]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[22]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(22),
      PRE => \cycles_for_total_states_reg[22]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[22]_P_n_0\
    );
\cycles_for_total_states_reg[23]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[23]_LDC_i_2_n_0\,
      D => p_0_in2_in(23),
      Q => \cycles_for_total_states_reg[23]_C_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[23]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(23),
      CO(0) => \cycles_for_total_states_reg[23]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(24),
      DI(0) => \cycles_for_total_states_reg[24]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[23]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[23]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[23]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[23]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(24),
      DI(3) => \cycles_for_total_states_reg[24]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[23]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[23]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[23]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[23]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[23]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[23]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[23]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[23]_LDC_n_0\
    );
\cycles_for_total_states_reg[23]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => reset,
      O => \cycles_for_total_states_reg[23]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[23]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(23),
      O => \cycles_for_total_states_reg[23]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[23]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(23),
      PRE => \cycles_for_total_states_reg[23]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[23]_P_n_0\
    );
\cycles_for_total_states_reg[24]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[24]_LDC_i_2_n_0\,
      D => p_0_in2_in(24),
      Q => \cycles_for_total_states_reg[24]_C_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[24]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(24),
      CO(0) => \cycles_for_total_states_reg[24]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(25),
      DI(0) => \cycles_for_total_states_reg[25]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[24]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[24]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[24]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[24]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(25),
      DI(3) => \cycles_for_total_states_reg[25]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[24]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[24]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[24]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[24]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[24]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[24]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[24]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[24]_LDC_n_0\
    );
\cycles_for_total_states_reg[24]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => reset,
      O => \cycles_for_total_states_reg[24]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[24]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(24),
      O => \cycles_for_total_states_reg[24]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[24]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(24),
      PRE => \cycles_for_total_states_reg[24]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[24]_P_n_0\
    );
\cycles_for_total_states_reg[25]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[25]_LDC_i_2_n_0\,
      D => p_0_in2_in(25),
      Q => \cycles_for_total_states_reg[25]_C_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[25]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(25),
      CO(0) => \cycles_for_total_states_reg[25]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(26),
      DI(0) => \cycles_for_total_states_reg[26]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[25]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[25]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[25]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[25]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(26),
      DI(3) => \cycles_for_total_states_reg[26]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[25]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[25]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[25]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[25]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[25]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[25]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[25]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[25]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[25]_LDC_n_0\
    );
\cycles_for_total_states_reg[25]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => reset,
      O => \cycles_for_total_states_reg[25]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[25]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(25),
      O => \cycles_for_total_states_reg[25]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[25]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(25),
      PRE => \cycles_for_total_states_reg[25]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[25]_P_n_0\
    );
\cycles_for_total_states_reg[26]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[26]_LDC_i_2_n_0\,
      D => p_0_in2_in(26),
      Q => \cycles_for_total_states_reg[26]_C_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[26]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(26),
      CO(0) => \cycles_for_total_states_reg[26]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(27),
      DI(0) => \cycles_for_total_states_reg[27]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[26]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[26]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[26]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[26]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(27),
      DI(3) => \cycles_for_total_states_reg[27]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[26]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[26]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[26]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[26]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[26]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[26]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[26]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[26]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[26]_LDC_n_0\
    );
\cycles_for_total_states_reg[26]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => reset,
      O => \cycles_for_total_states_reg[26]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[26]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(26),
      O => \cycles_for_total_states_reg[26]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[26]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(26),
      PRE => \cycles_for_total_states_reg[26]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[26]_P_n_0\
    );
\cycles_for_total_states_reg[27]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[27]_LDC_i_2_n_0\,
      D => p_0_in2_in(27),
      Q => \cycles_for_total_states_reg[27]_C_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[27]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(27),
      CO(0) => \cycles_for_total_states_reg[27]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(28),
      DI(0) => \cycles_for_total_states_reg[28]_C_i_2_n_5\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[27]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[27]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[27]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_12_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_12_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_21_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_21_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_21_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_21_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_30_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_30_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_2_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_2_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_3_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_3_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_30_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_30_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_39_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_39_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_39_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_39_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_48_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_48_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_48_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_48_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_57_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_57_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[27]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(28),
      DI(3) => \cycles_for_total_states_reg[28]_C_i_57_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_57_n_7\,
      DI(1) => \cycles_for_total_states[27]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[27]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[27]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[27]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[27]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_3_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_3_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_12_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_12_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[27]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[27]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[27]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[27]_LDC_n_0\
    );
\cycles_for_total_states_reg[27]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => reset,
      O => \cycles_for_total_states_reg[27]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[27]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(27),
      O => \cycles_for_total_states_reg[27]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[27]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(27),
      PRE => \cycles_for_total_states_reg[27]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[27]_P_n_0\
    );
\cycles_for_total_states_reg[28]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[28]_LDC_i_2_n_0\,
      D => p_0_in2_in(28),
      Q => \cycles_for_total_states_reg[28]_C_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_2_n_0\,
      CO(3 downto 1) => \NLW_cycles_for_total_states_reg[28]_C_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in2_in(28),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[28]_C_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\cycles_for_total_states_reg[28]_C_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_21_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_12_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_12_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_12_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_22_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_23_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_24_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_25_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_12_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_12_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_12_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_12_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_3_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_4_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_5_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_6_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_7_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_8_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_9_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_10_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_11_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_21_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_21_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_21_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_31_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_32_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_33_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_34_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_21_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_21_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_21_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_21_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_35_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_36_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_37_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_38_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_12_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_3_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_3_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_3_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_13_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_14_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_15_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_16_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_3_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_3_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_3_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_3_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_17_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_18_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_19_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_20_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_39_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_40_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_41_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_42_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_43_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_44_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_45_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_46_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_47_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_48_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_39_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_39_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_39_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_49_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_50_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_51_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_52_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_39_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_39_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_39_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_39_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_53_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_54_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_55_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_56_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_57_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_48_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_48_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_48_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_58_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_59_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_60_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_61_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_48_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_48_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_48_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_48_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_62_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_63_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_64_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_65_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[28]_C_i_57_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_57_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_57_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_57_n_3\,
      CYINIT => '1',
      DI(3) => \cycles_for_total_states[28]_C_i_66_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_67_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_68_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_69_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_57_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_57_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_57_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_57_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_70_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_71_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_72_n_0\,
      S(0) => state_freq(0)
    );
\cycles_for_total_states_reg[28]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[28]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[28]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[28]_LDC_n_0\
    );
\cycles_for_total_states_reg[28]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => reset,
      O => \cycles_for_total_states_reg[28]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[28]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(28),
      O => \cycles_for_total_states_reg[28]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[28]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(28),
      PRE => \cycles_for_total_states_reg[28]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[28]_P_n_0\
    );
\cycles_for_total_states_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[2]_LDC_i_2_n_0\,
      D => p_0_in2_in(2),
      Q => \cycles_for_total_states_reg[2]_C_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[2]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(2),
      CO(0) => \cycles_for_total_states_reg[2]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(3),
      DI(0) => \cycles_for_total_states_reg[3]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[2]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[2]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[2]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[2]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(3),
      DI(3) => \cycles_for_total_states_reg[3]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[2]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[2]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[2]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[2]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[2]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[2]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[2]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[2]_LDC_n_0\
    );
\cycles_for_total_states_reg[2]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => reset,
      O => \cycles_for_total_states_reg[2]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[2]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(2),
      O => \cycles_for_total_states_reg[2]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      PRE => \cycles_for_total_states_reg[2]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[2]_P_n_0\
    );
\cycles_for_total_states_reg[3]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[3]_LDC_i_2_n_0\,
      D => p_0_in2_in(3),
      Q => \cycles_for_total_states_reg[3]_C_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[3]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(3),
      CO(0) => \cycles_for_total_states_reg[3]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(4),
      DI(0) => \cycles_for_total_states_reg[4]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[3]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[3]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[3]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[3]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(4),
      DI(3) => \cycles_for_total_states_reg[4]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[3]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[3]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[3]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[3]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[3]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[3]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[3]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[3]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[3]_LDC_n_0\
    );
\cycles_for_total_states_reg[3]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => reset,
      O => \cycles_for_total_states_reg[3]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[3]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(3),
      O => \cycles_for_total_states_reg[3]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[3]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      PRE => \cycles_for_total_states_reg[3]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[3]_P_n_0\
    );
\cycles_for_total_states_reg[4]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[4]_LDC_i_2_n_0\,
      D => p_0_in2_in(4),
      Q => \cycles_for_total_states_reg[4]_C_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[4]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(4),
      CO(0) => \cycles_for_total_states_reg[4]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(5),
      DI(0) => \cycles_for_total_states_reg[5]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[4]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[4]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[4]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[4]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(5),
      DI(3) => \cycles_for_total_states_reg[5]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[4]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[4]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[4]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[4]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[4]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[4]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[4]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[4]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[4]_LDC_n_0\
    );
\cycles_for_total_states_reg[4]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => reset,
      O => \cycles_for_total_states_reg[4]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[4]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(4),
      O => \cycles_for_total_states_reg[4]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[4]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      PRE => \cycles_for_total_states_reg[4]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[4]_P_n_0\
    );
\cycles_for_total_states_reg[5]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[5]_LDC_i_2_n_0\,
      D => p_0_in2_in(5),
      Q => \cycles_for_total_states_reg[5]_C_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[5]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(5),
      CO(0) => \cycles_for_total_states_reg[5]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(6),
      DI(0) => \cycles_for_total_states_reg[6]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[5]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[5]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[5]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[5]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(6),
      DI(3) => \cycles_for_total_states_reg[6]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[5]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[5]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[5]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[5]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[5]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[5]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[5]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[5]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[5]_LDC_n_0\
    );
\cycles_for_total_states_reg[5]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => reset,
      O => \cycles_for_total_states_reg[5]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[5]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(5),
      O => \cycles_for_total_states_reg[5]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[5]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      PRE => \cycles_for_total_states_reg[5]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[5]_P_n_0\
    );
\cycles_for_total_states_reg[6]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[6]_LDC_i_2_n_0\,
      D => p_0_in2_in(6),
      Q => \cycles_for_total_states_reg[6]_C_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[6]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(6),
      CO(0) => \cycles_for_total_states_reg[6]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(7),
      DI(0) => \cycles_for_total_states_reg[7]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[6]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[6]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[6]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[6]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(7),
      DI(3) => \cycles_for_total_states_reg[7]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[6]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[6]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[6]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[6]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[6]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[6]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[6]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[6]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[6]_LDC_n_0\
    );
\cycles_for_total_states_reg[6]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => reset,
      O => \cycles_for_total_states_reg[6]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[6]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(6),
      O => \cycles_for_total_states_reg[6]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[6]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      PRE => \cycles_for_total_states_reg[6]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[6]_P_n_0\
    );
\cycles_for_total_states_reg[7]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[7]_LDC_i_2_n_0\,
      D => p_0_in2_in(7),
      Q => \cycles_for_total_states_reg[7]_C_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[7]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(7),
      CO(0) => \cycles_for_total_states_reg[7]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(8),
      DI(0) => \cycles_for_total_states_reg[8]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[7]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[7]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[7]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[7]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(8),
      DI(3) => \cycles_for_total_states_reg[8]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[7]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[7]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[7]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[7]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[7]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[7]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[7]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[7]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[7]_LDC_n_0\
    );
\cycles_for_total_states_reg[7]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => reset,
      O => \cycles_for_total_states_reg[7]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[7]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(7),
      O => \cycles_for_total_states_reg[7]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[7]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      PRE => \cycles_for_total_states_reg[7]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[7]_P_n_0\
    );
\cycles_for_total_states_reg[8]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[8]_LDC_i_2_n_0\,
      D => p_0_in2_in(8),
      Q => \cycles_for_total_states_reg[8]_C_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[8]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(8),
      CO(0) => \cycles_for_total_states_reg[8]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(9),
      DI(0) => \cycles_for_total_states_reg[9]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[8]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[8]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[8]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[8]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(9),
      DI(3) => \cycles_for_total_states_reg[9]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[8]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[8]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[8]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[8]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[8]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[8]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[8]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[8]_LDC_n_0\
    );
\cycles_for_total_states_reg[8]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => reset,
      O => \cycles_for_total_states_reg[8]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[8]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(8),
      O => \cycles_for_total_states_reg[8]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[8]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(8),
      PRE => \cycles_for_total_states_reg[8]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[8]_P_n_0\
    );
\cycles_for_total_states_reg[9]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[9]_LDC_i_2_n_0\,
      D => p_0_in2_in(9),
      Q => \cycles_for_total_states_reg[9]_C_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[9]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(9),
      CO(0) => \cycles_for_total_states_reg[9]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(10),
      DI(0) => \cycles_for_total_states_reg[10]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[9]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[9]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[9]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[9]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(10),
      DI(3) => \cycles_for_total_states_reg[10]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[9]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[9]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[9]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[9]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[9]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[9]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[9]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[9]_LDC_n_0\
    );
\cycles_for_total_states_reg[9]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => reset,
      O => \cycles_for_total_states_reg[9]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[9]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(9),
      O => \cycles_for_total_states_reg[9]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[9]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(9),
      PRE => \cycles_for_total_states_reg[9]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[9]_P_n_0\
    );
\cycles_per_all_off_state_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\,
      D => tau(0),
      Q => \cycles_per_all_off_state_reg[0]_C_n_0\
    );
\cycles_per_all_off_state_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[0]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[0]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(0),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[0]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(0),
      O => \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(0),
      PRE => \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[0]_P_n_0\
    );
\cycles_per_all_off_state_reg[10]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\,
      D => tau(10),
      Q => \cycles_per_all_off_state_reg[10]_C_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[10]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(10),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(10),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[10]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(10),
      PRE => \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[10]_P_n_0\
    );
\cycles_per_all_off_state_reg[11]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\,
      D => tau(11),
      Q => \cycles_per_all_off_state_reg[11]_C_n_0\
    );
\cycles_per_all_off_state_reg[11]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[11]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[11]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(11),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[11]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(11),
      O => \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[11]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(11),
      PRE => \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[11]_P_n_0\
    );
\cycles_per_all_off_state_reg[12]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\,
      D => tau(12),
      Q => \cycles_per_all_off_state_reg[12]_C_n_0\
    );
\cycles_per_all_off_state_reg[12]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[12]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[12]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(12),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[12]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(12),
      O => \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[12]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(12),
      PRE => \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[12]_P_n_0\
    );
\cycles_per_all_off_state_reg[13]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\,
      D => tau(13),
      Q => \cycles_per_all_off_state_reg[13]_C_n_0\
    );
\cycles_per_all_off_state_reg[13]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[13]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[13]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(13),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[13]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(13),
      O => \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[13]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(13),
      PRE => \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[13]_P_n_0\
    );
\cycles_per_all_off_state_reg[14]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\,
      D => tau(14),
      Q => \cycles_per_all_off_state_reg[14]_C_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[14]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(14),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(14),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[14]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(14),
      PRE => \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[14]_P_n_0\
    );
\cycles_per_all_off_state_reg[15]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\,
      D => tau(15),
      Q => \cycles_per_all_off_state_reg[15]_C_n_0\
    );
\cycles_per_all_off_state_reg[15]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[15]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[15]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(15),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[15]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(15),
      O => \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[15]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(15),
      PRE => \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[15]_P_n_0\
    );
\cycles_per_all_off_state_reg[16]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\,
      D => tau(16),
      Q => \cycles_per_all_off_state_reg[16]_C_n_0\
    );
\cycles_per_all_off_state_reg[16]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[16]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[16]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(16),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[16]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(16),
      O => \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[16]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(16),
      PRE => \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[16]_P_n_0\
    );
\cycles_per_all_off_state_reg[17]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\,
      D => tau(17),
      Q => \cycles_per_all_off_state_reg[17]_C_n_0\
    );
\cycles_per_all_off_state_reg[17]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[17]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[17]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(17),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[17]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(17),
      O => \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[17]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(17),
      PRE => \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[17]_P_n_0\
    );
\cycles_per_all_off_state_reg[18]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\,
      D => tau(18),
      Q => \cycles_per_all_off_state_reg[18]_C_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[18]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(18),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(18),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[18]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(18),
      PRE => \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[18]_P_n_0\
    );
\cycles_per_all_off_state_reg[19]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\,
      D => tau(19),
      Q => \cycles_per_all_off_state_reg[19]_C_n_0\
    );
\cycles_per_all_off_state_reg[19]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[19]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[19]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(19),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[19]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(19),
      O => \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[19]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(19),
      PRE => \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[19]_P_n_0\
    );
\cycles_per_all_off_state_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\,
      D => tau(1),
      Q => \cycles_per_all_off_state_reg[1]_C_n_0\
    );
\cycles_per_all_off_state_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[1]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[1]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(1),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[1]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(1),
      O => \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(1),
      PRE => \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[1]_P_n_0\
    );
\cycles_per_all_off_state_reg[20]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\,
      D => tau(20),
      Q => \cycles_per_all_off_state_reg[20]_C_n_0\
    );
\cycles_per_all_off_state_reg[20]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[20]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[20]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(20),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[20]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(20),
      O => \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[20]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(20),
      PRE => \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[20]_P_n_0\
    );
\cycles_per_all_off_state_reg[21]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\,
      D => tau(21),
      Q => \cycles_per_all_off_state_reg[21]_C_n_0\
    );
\cycles_per_all_off_state_reg[21]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[21]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[21]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(21),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[21]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(21),
      O => \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[21]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(21),
      PRE => \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[21]_P_n_0\
    );
\cycles_per_all_off_state_reg[22]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\,
      D => tau(22),
      Q => \cycles_per_all_off_state_reg[22]_C_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[22]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(22),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(22),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[22]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(22),
      PRE => \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[22]_P_n_0\
    );
\cycles_per_all_off_state_reg[23]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[23]_LDC_i_2_n_0\,
      D => tau(23),
      Q => \cycles_per_all_off_state_reg[23]_C_n_0\
    );
\cycles_per_all_off_state_reg[23]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[23]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[23]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[23]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[23]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(23),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[23]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[23]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(23),
      O => \cycles_per_all_off_state_reg[23]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[23]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(23),
      PRE => \cycles_per_all_off_state_reg[23]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[23]_P_n_0\
    );
\cycles_per_all_off_state_reg[24]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[24]_LDC_i_2_n_0\,
      D => tau(24),
      Q => \cycles_per_all_off_state_reg[24]_C_n_0\
    );
\cycles_per_all_off_state_reg[24]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[24]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[24]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[24]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[24]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(24),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[24]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[24]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(24),
      O => \cycles_per_all_off_state_reg[24]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[24]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(24),
      PRE => \cycles_per_all_off_state_reg[24]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[24]_P_n_0\
    );
\cycles_per_all_off_state_reg[25]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[25]_LDC_i_2_n_0\,
      D => tau(25),
      Q => \cycles_per_all_off_state_reg[25]_C_n_0\
    );
\cycles_per_all_off_state_reg[25]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[25]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[25]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[25]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[25]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(25),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[25]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[25]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(25),
      O => \cycles_per_all_off_state_reg[25]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[25]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(25),
      PRE => \cycles_per_all_off_state_reg[25]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[25]_P_n_0\
    );
\cycles_per_all_off_state_reg[26]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[26]_LDC_i_2_n_0\,
      D => tau(26),
      Q => \cycles_per_all_off_state_reg[26]_C_n_0\
    );
\cycles_per_all_off_state_reg[26]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[26]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[26]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[26]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[26]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(26),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[26]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[26]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(26),
      O => \cycles_per_all_off_state_reg[26]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[26]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(26),
      PRE => \cycles_per_all_off_state_reg[26]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[26]_P_n_0\
    );
\cycles_per_all_off_state_reg[27]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[27]_LDC_i_2_n_0\,
      D => tau(27),
      Q => \cycles_per_all_off_state_reg[27]_C_n_0\
    );
\cycles_per_all_off_state_reg[27]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[27]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[27]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[27]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[27]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(27),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[27]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[27]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(27),
      O => \cycles_per_all_off_state_reg[27]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[27]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(27),
      PRE => \cycles_per_all_off_state_reg[27]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[27]_P_n_0\
    );
\cycles_per_all_off_state_reg[28]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[28]_LDC_i_2_n_0\,
      D => tau(28),
      Q => \cycles_per_all_off_state_reg[28]_C_n_0\
    );
\cycles_per_all_off_state_reg[28]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[28]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[28]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[28]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[28]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(28),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[28]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[28]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(28),
      O => \cycles_per_all_off_state_reg[28]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[28]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(28),
      PRE => \cycles_per_all_off_state_reg[28]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[28]_P_n_0\
    );
\cycles_per_all_off_state_reg[29]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[29]_LDC_i_2_n_0\,
      D => tau(29),
      Q => \cycles_per_all_off_state_reg[29]_C_n_0\
    );
\cycles_per_all_off_state_reg[29]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[29]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[29]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[29]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[29]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(29),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[29]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[29]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(29),
      O => \cycles_per_all_off_state_reg[29]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[29]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(29),
      PRE => \cycles_per_all_off_state_reg[29]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[29]_P_n_0\
    );
\cycles_per_all_off_state_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\,
      D => tau(2),
      Q => \cycles_per_all_off_state_reg[2]_C_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[2]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(2),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(2),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(2),
      PRE => \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[2]_P_n_0\
    );
\cycles_per_all_off_state_reg[30]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[30]_LDC_i_2_n_0\,
      D => tau(30),
      Q => \cycles_per_all_off_state_reg[30]_C_n_0\
    );
\cycles_per_all_off_state_reg[30]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[30]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[30]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[30]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[30]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(30),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[30]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[30]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(30),
      O => \cycles_per_all_off_state_reg[30]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[30]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(30),
      PRE => \cycles_per_all_off_state_reg[30]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[30]_P_n_0\
    );
\cycles_per_all_off_state_reg[31]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[31]_LDC_i_2_n_0\,
      D => tau(31),
      Q => \cycles_per_all_off_state_reg[31]_C_n_0\
    );
\cycles_per_all_off_state_reg[31]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[31]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[31]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[31]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[31]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(31),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[31]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[31]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(31),
      O => \cycles_per_all_off_state_reg[31]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[31]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(31),
      PRE => \cycles_per_all_off_state_reg[31]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[31]_P_n_0\
    );
\cycles_per_all_off_state_reg[3]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\,
      D => tau(3),
      Q => \cycles_per_all_off_state_reg[3]_C_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[3]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(3),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(3),
      O => \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[3]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(3),
      PRE => \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[3]_P_n_0\
    );
\cycles_per_all_off_state_reg[4]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\,
      D => tau(4),
      Q => \cycles_per_all_off_state_reg[4]_C_n_0\
    );
\cycles_per_all_off_state_reg[4]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[4]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[4]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(4),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[4]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(4),
      O => \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[4]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(4),
      PRE => \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[4]_P_n_0\
    );
\cycles_per_all_off_state_reg[5]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\,
      D => tau(5),
      Q => \cycles_per_all_off_state_reg[5]_C_n_0\
    );
\cycles_per_all_off_state_reg[5]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[5]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[5]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(5),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[5]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(5),
      O => \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[5]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(5),
      PRE => \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[5]_P_n_0\
    );
\cycles_per_all_off_state_reg[6]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\,
      D => tau(6),
      Q => \cycles_per_all_off_state_reg[6]_C_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[6]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(6),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(6),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[6]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(6),
      PRE => \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[6]_P_n_0\
    );
\cycles_per_all_off_state_reg[7]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\,
      D => tau(7),
      Q => \cycles_per_all_off_state_reg[7]_C_n_0\
    );
\cycles_per_all_off_state_reg[7]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[7]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[7]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(7),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[7]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(7),
      O => \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[7]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(7),
      PRE => \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[7]_P_n_0\
    );
\cycles_per_all_off_state_reg[8]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\,
      D => tau(8),
      Q => \cycles_per_all_off_state_reg[8]_C_n_0\
    );
\cycles_per_all_off_state_reg[8]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[8]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[8]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(8),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[8]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(8),
      O => \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[8]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(8),
      PRE => \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[8]_P_n_0\
    );
\cycles_per_all_off_state_reg[9]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\,
      D => tau(9),
      Q => \cycles_per_all_off_state_reg[9]_C_n_0\
    );
\cycles_per_all_off_state_reg[9]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[9]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[9]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(9),
      I1 => reset,
      O => \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[9]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => tau(9),
      O => \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[9]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => tau(9),
      PRE => \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[9]_P_n_0\
    );
cycles_per_on_state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cycles_per_on_state1_carry_n_0,
      CO(2) => cycles_per_on_state1_carry_n_1,
      CO(1) => cycles_per_on_state1_carry_n_2,
      CO(0) => cycles_per_on_state1_carry_n_3,
      CYINIT => '0',
      DI(3) => cycles_per_on_state1_carry_i_1_n_0,
      DI(2) => cycles_per_on_state1_carry_i_2_n_0,
      DI(1) => cycles_per_on_state1_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => cycles_per_on_state1(4 downto 1),
      S(3) => cycles_per_on_state1_carry_i_4_n_0,
      S(2) => cycles_per_on_state1_carry_i_5_n_0,
      S(1) => cycles_per_on_state1_carry_i_6_n_0,
      S(0) => cycles_per_on_state1_carry_i_7_n_0
    );
\cycles_per_on_state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cycles_per_on_state1_carry_n_0,
      CO(3) => \cycles_per_on_state1_carry__0_n_0\,
      CO(2) => \cycles_per_on_state1_carry__0_n_1\,
      CO(1) => \cycles_per_on_state1_carry__0_n_2\,
      CO(0) => \cycles_per_on_state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_on_state1_carry__0_i_1_n_0\,
      DI(2) => \cycles_per_on_state1_carry__0_i_2_n_0\,
      DI(1) => \cycles_per_on_state1_carry__0_i_3_n_0\,
      DI(0) => \cycles_per_on_state1_carry__0_i_4_n_0\,
      O(3 downto 0) => cycles_per_on_state1(8 downto 5),
      S(3) => \cycles_per_on_state1_carry__0_i_5_n_0\,
      S(2) => \cycles_per_on_state1_carry__0_i_6_n_0\,
      S(1) => \cycles_per_on_state1_carry__0_i_7_n_0\,
      S(0) => \cycles_per_on_state1_carry__0_i_8_n_0\
    );
\cycles_per_on_state1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[7]_C_n_0\,
      I1 => \cycles_for_total_states_reg[7]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[7]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      O => \cycles_per_on_state1_carry__0_i_1_n_0\
    );
\cycles_per_on_state1_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[6]_C_n_0\,
      I1 => \cycles_for_total_states_reg[6]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[6]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[5]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[5]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[5]_P_n_0\,
      O => \cycles_per_on_state1_carry__0_i_10_n_0\
    );
\cycles_per_on_state1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[6]_C_n_0\,
      I1 => \cycles_for_total_states_reg[6]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[6]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[5]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[5]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[5]_P_n_0\,
      O => \cycles_per_on_state1_carry__0_i_2_n_0\
    );
\cycles_per_on_state1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[5]_C_n_0\,
      I1 => \cycles_for_total_states_reg[5]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[5]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      O => \cycles_per_on_state1_carry__0_i_3_n_0\
    );
\cycles_per_on_state1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[4]_C_n_0\,
      I1 => \cycles_for_total_states_reg[4]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[4]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[3]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[3]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[3]_P_n_0\,
      O => \cycles_per_on_state1_carry__0_i_4_n_0\
    );
\cycles_per_on_state1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(7),
      I1 => \cycles_for_total_states_reg[7]_P_n_0\,
      I2 => \cycles_for_total_states_reg[7]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[7]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__0_i_9_n_0\,
      O => \cycles_per_on_state1_carry__0_i_5_n_0\
    );
\cycles_per_on_state1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(6),
      I1 => \cycles_for_total_states_reg[6]_P_n_0\,
      I2 => \cycles_for_total_states_reg[6]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[6]_C_n_0\,
      I4 => \i__carry_i_18_n_0\,
      O => \cycles_per_on_state1_carry__0_i_6_n_0\
    );
\cycles_per_on_state1_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(5),
      I1 => \cycles_for_total_states_reg[5]_P_n_0\,
      I2 => \cycles_for_total_states_reg[5]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[5]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__0_i_10_n_0\,
      O => \cycles_per_on_state1_carry__0_i_7_n_0\
    );
\cycles_per_on_state1_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(4),
      I1 => \cycles_for_total_states_reg[4]_P_n_0\,
      I2 => \cycles_for_total_states_reg[4]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[4]_C_n_0\,
      I4 => \i__carry_i_19_n_0\,
      O => \cycles_per_on_state1_carry__0_i_8_n_0\
    );
\cycles_per_on_state1_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[8]_C_n_0\,
      I1 => \cycles_for_total_states_reg[8]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[8]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[7]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[7]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[7]_P_n_0\,
      O => \cycles_per_on_state1_carry__0_i_9_n_0\
    );
\cycles_per_on_state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state1_carry__0_n_0\,
      CO(3) => \cycles_per_on_state1_carry__1_n_0\,
      CO(2) => \cycles_per_on_state1_carry__1_n_1\,
      CO(1) => \cycles_per_on_state1_carry__1_n_2\,
      CO(0) => \cycles_per_on_state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_on_state1_carry__1_i_1_n_0\,
      DI(2) => \cycles_per_on_state1_carry__1_i_2_n_0\,
      DI(1) => \cycles_per_on_state1_carry__1_i_3_n_0\,
      DI(0) => \cycles_per_on_state1_carry__1_i_4_n_0\,
      O(3 downto 0) => cycles_per_on_state1(12 downto 9),
      S(3) => \cycles_per_on_state1_carry__1_i_5_n_0\,
      S(2) => \cycles_per_on_state1_carry__1_i_6_n_0\,
      S(1) => \cycles_per_on_state1_carry__1_i_7_n_0\,
      S(0) => \cycles_per_on_state1_carry__1_i_8_n_0\
    );
\cycles_per_on_state1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[11]_C_n_0\,
      I1 => \cycles_for_total_states_reg[11]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[11]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      O => \cycles_per_on_state1_carry__1_i_1_n_0\
    );
\cycles_per_on_state1_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[10]_C_n_0\,
      I1 => \cycles_for_total_states_reg[10]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[10]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[9]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[9]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[9]_P_n_0\,
      O => \cycles_per_on_state1_carry__1_i_10_n_0\
    );
\cycles_per_on_state1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[10]_C_n_0\,
      I1 => \cycles_for_total_states_reg[10]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[10]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[9]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[9]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[9]_P_n_0\,
      O => \cycles_per_on_state1_carry__1_i_2_n_0\
    );
\cycles_per_on_state1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[9]_C_n_0\,
      I1 => \cycles_for_total_states_reg[9]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[9]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      O => \cycles_per_on_state1_carry__1_i_3_n_0\
    );
\cycles_per_on_state1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[8]_C_n_0\,
      I1 => \cycles_for_total_states_reg[8]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[8]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[7]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[7]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[7]_P_n_0\,
      O => \cycles_per_on_state1_carry__1_i_4_n_0\
    );
\cycles_per_on_state1_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(11),
      I1 => \cycles_for_total_states_reg[11]_P_n_0\,
      I2 => \cycles_for_total_states_reg[11]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[11]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__1_i_9_n_0\,
      O => \cycles_per_on_state1_carry__1_i_5_n_0\
    );
\cycles_per_on_state1_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(10),
      I1 => \cycles_for_total_states_reg[10]_P_n_0\,
      I2 => \cycles_for_total_states_reg[10]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[10]_C_n_0\,
      I4 => \i__carry__0_i_23_n_0\,
      O => \cycles_per_on_state1_carry__1_i_6_n_0\
    );
\cycles_per_on_state1_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(9),
      I1 => \cycles_for_total_states_reg[9]_P_n_0\,
      I2 => \cycles_for_total_states_reg[9]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[9]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__1_i_10_n_0\,
      O => \cycles_per_on_state1_carry__1_i_7_n_0\
    );
\cycles_per_on_state1_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(8),
      I1 => \cycles_for_total_states_reg[8]_P_n_0\,
      I2 => \cycles_for_total_states_reg[8]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[8]_C_n_0\,
      I4 => \i__carry__0_i_24_n_0\,
      O => \cycles_per_on_state1_carry__1_i_8_n_0\
    );
\cycles_per_on_state1_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[12]_C_n_0\,
      I1 => \cycles_for_total_states_reg[12]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[12]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[11]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[11]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[11]_P_n_0\,
      O => \cycles_per_on_state1_carry__1_i_9_n_0\
    );
\cycles_per_on_state1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state1_carry__1_n_0\,
      CO(3) => \cycles_per_on_state1_carry__2_n_0\,
      CO(2) => \cycles_per_on_state1_carry__2_n_1\,
      CO(1) => \cycles_per_on_state1_carry__2_n_2\,
      CO(0) => \cycles_per_on_state1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_on_state1_carry__2_i_1_n_0\,
      DI(2) => \cycles_per_on_state1_carry__2_i_2_n_0\,
      DI(1) => \cycles_per_on_state1_carry__2_i_3_n_0\,
      DI(0) => \cycles_per_on_state1_carry__2_i_4_n_0\,
      O(3 downto 0) => cycles_per_on_state1(16 downto 13),
      S(3) => \cycles_per_on_state1_carry__2_i_5_n_0\,
      S(2) => \cycles_per_on_state1_carry__2_i_6_n_0\,
      S(1) => \cycles_per_on_state1_carry__2_i_7_n_0\,
      S(0) => \cycles_per_on_state1_carry__2_i_8_n_0\
    );
\cycles_per_on_state1_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[15]_C_n_0\,
      I1 => \cycles_for_total_states_reg[15]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[15]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      O => \cycles_per_on_state1_carry__2_i_1_n_0\
    );
\cycles_per_on_state1_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[14]_C_n_0\,
      I1 => \cycles_for_total_states_reg[14]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[14]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[13]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[13]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[13]_P_n_0\,
      O => \cycles_per_on_state1_carry__2_i_10_n_0\
    );
\cycles_per_on_state1_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[14]_C_n_0\,
      I1 => \cycles_for_total_states_reg[14]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[14]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[13]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[13]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[13]_P_n_0\,
      O => \cycles_per_on_state1_carry__2_i_2_n_0\
    );
\cycles_per_on_state1_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[13]_C_n_0\,
      I1 => \cycles_for_total_states_reg[13]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[13]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      O => \cycles_per_on_state1_carry__2_i_3_n_0\
    );
\cycles_per_on_state1_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[12]_C_n_0\,
      I1 => \cycles_for_total_states_reg[12]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[12]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[11]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[11]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[11]_P_n_0\,
      O => \cycles_per_on_state1_carry__2_i_4_n_0\
    );
\cycles_per_on_state1_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(15),
      I1 => \cycles_for_total_states_reg[15]_P_n_0\,
      I2 => \cycles_for_total_states_reg[15]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[15]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__2_i_9_n_0\,
      O => \cycles_per_on_state1_carry__2_i_5_n_0\
    );
\cycles_per_on_state1_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(14),
      I1 => \cycles_for_total_states_reg[14]_P_n_0\,
      I2 => \cycles_for_total_states_reg[14]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[14]_C_n_0\,
      I4 => \i__carry__0_i_21_n_0\,
      O => \cycles_per_on_state1_carry__2_i_6_n_0\
    );
\cycles_per_on_state1_carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(13),
      I1 => \cycles_for_total_states_reg[13]_P_n_0\,
      I2 => \cycles_for_total_states_reg[13]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[13]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__2_i_10_n_0\,
      O => \cycles_per_on_state1_carry__2_i_7_n_0\
    );
\cycles_per_on_state1_carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(12),
      I1 => \cycles_for_total_states_reg[12]_P_n_0\,
      I2 => \cycles_for_total_states_reg[12]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[12]_C_n_0\,
      I4 => \i__carry__0_i_22_n_0\,
      O => \cycles_per_on_state1_carry__2_i_8_n_0\
    );
\cycles_per_on_state1_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[16]_C_n_0\,
      I1 => \cycles_for_total_states_reg[16]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[16]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[15]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[15]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[15]_P_n_0\,
      O => \cycles_per_on_state1_carry__2_i_9_n_0\
    );
\cycles_per_on_state1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state1_carry__2_n_0\,
      CO(3) => \cycles_per_on_state1_carry__3_n_0\,
      CO(2) => \cycles_per_on_state1_carry__3_n_1\,
      CO(1) => \cycles_per_on_state1_carry__3_n_2\,
      CO(0) => \cycles_per_on_state1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_on_state1_carry__3_i_1_n_0\,
      DI(2) => \cycles_per_on_state1_carry__3_i_2_n_0\,
      DI(1) => \cycles_per_on_state1_carry__3_i_3_n_0\,
      DI(0) => \cycles_per_on_state1_carry__3_i_4_n_0\,
      O(3 downto 0) => cycles_per_on_state1(20 downto 17),
      S(3) => \cycles_per_on_state1_carry__3_i_5_n_0\,
      S(2) => \cycles_per_on_state1_carry__3_i_6_n_0\,
      S(1) => \cycles_per_on_state1_carry__3_i_7_n_0\,
      S(0) => \cycles_per_on_state1_carry__3_i_8_n_0\
    );
\cycles_per_on_state1_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[19]_C_n_0\,
      I1 => \cycles_for_total_states_reg[19]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[19]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      O => \cycles_per_on_state1_carry__3_i_1_n_0\
    );
\cycles_per_on_state1_carry__3_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[18]_C_n_0\,
      I1 => \cycles_for_total_states_reg[18]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[18]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[17]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[17]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[17]_P_n_0\,
      O => \cycles_per_on_state1_carry__3_i_10_n_0\
    );
\cycles_per_on_state1_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[18]_C_n_0\,
      I1 => \cycles_for_total_states_reg[18]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[18]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[17]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[17]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[17]_P_n_0\,
      O => \cycles_per_on_state1_carry__3_i_2_n_0\
    );
\cycles_per_on_state1_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[17]_C_n_0\,
      I1 => \cycles_for_total_states_reg[17]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[17]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      O => \cycles_per_on_state1_carry__3_i_3_n_0\
    );
\cycles_per_on_state1_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[16]_C_n_0\,
      I1 => \cycles_for_total_states_reg[16]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[16]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[15]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[15]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[15]_P_n_0\,
      O => \cycles_per_on_state1_carry__3_i_4_n_0\
    );
\cycles_per_on_state1_carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(19),
      I1 => \cycles_for_total_states_reg[19]_P_n_0\,
      I2 => \cycles_for_total_states_reg[19]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[19]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__3_i_9_n_0\,
      O => \cycles_per_on_state1_carry__3_i_5_n_0\
    );
\cycles_per_on_state1_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(18),
      I1 => \cycles_for_total_states_reg[18]_P_n_0\,
      I2 => \cycles_for_total_states_reg[18]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[18]_C_n_0\,
      I4 => \i__carry__1_i_23_n_0\,
      O => \cycles_per_on_state1_carry__3_i_6_n_0\
    );
\cycles_per_on_state1_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(17),
      I1 => \cycles_for_total_states_reg[17]_P_n_0\,
      I2 => \cycles_for_total_states_reg[17]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[17]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__3_i_10_n_0\,
      O => \cycles_per_on_state1_carry__3_i_7_n_0\
    );
\cycles_per_on_state1_carry__3_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(16),
      I1 => \cycles_for_total_states_reg[16]_P_n_0\,
      I2 => \cycles_for_total_states_reg[16]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[16]_C_n_0\,
      I4 => \i__carry__1_i_24_n_0\,
      O => \cycles_per_on_state1_carry__3_i_8_n_0\
    );
\cycles_per_on_state1_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[20]_C_n_0\,
      I1 => \cycles_for_total_states_reg[20]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[20]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[19]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[19]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[19]_P_n_0\,
      O => \cycles_per_on_state1_carry__3_i_9_n_0\
    );
\cycles_per_on_state1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state1_carry__3_n_0\,
      CO(3) => \cycles_per_on_state1_carry__4_n_0\,
      CO(2) => \cycles_per_on_state1_carry__4_n_1\,
      CO(1) => \cycles_per_on_state1_carry__4_n_2\,
      CO(0) => \cycles_per_on_state1_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_on_state1_carry__4_i_1_n_0\,
      DI(2) => \cycles_per_on_state1_carry__4_i_2_n_0\,
      DI(1) => \cycles_per_on_state1_carry__4_i_3_n_0\,
      DI(0) => \cycles_per_on_state1_carry__4_i_4_n_0\,
      O(3 downto 0) => cycles_per_on_state1(24 downto 21),
      S(3) => \cycles_per_on_state1_carry__4_i_5_n_0\,
      S(2) => \cycles_per_on_state1_carry__4_i_6_n_0\,
      S(1) => \cycles_per_on_state1_carry__4_i_7_n_0\,
      S(0) => \cycles_per_on_state1_carry__4_i_8_n_0\
    );
\cycles_per_on_state1_carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[23]_C_n_0\,
      I1 => \cycles_for_total_states_reg[23]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[23]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      O => \cycles_per_on_state1_carry__4_i_1_n_0\
    );
\cycles_per_on_state1_carry__4_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[22]_C_n_0\,
      I1 => \cycles_for_total_states_reg[22]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[22]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[21]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[21]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[21]_P_n_0\,
      O => \cycles_per_on_state1_carry__4_i_10_n_0\
    );
\cycles_per_on_state1_carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[22]_C_n_0\,
      I1 => \cycles_for_total_states_reg[22]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[22]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[21]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[21]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[21]_P_n_0\,
      O => \cycles_per_on_state1_carry__4_i_2_n_0\
    );
\cycles_per_on_state1_carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[21]_C_n_0\,
      I1 => \cycles_for_total_states_reg[21]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[21]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      O => \cycles_per_on_state1_carry__4_i_3_n_0\
    );
\cycles_per_on_state1_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[20]_C_n_0\,
      I1 => \cycles_for_total_states_reg[20]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[20]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[19]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[19]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[19]_P_n_0\,
      O => \cycles_per_on_state1_carry__4_i_4_n_0\
    );
\cycles_per_on_state1_carry__4_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(23),
      I1 => \cycles_for_total_states_reg[23]_P_n_0\,
      I2 => \cycles_for_total_states_reg[23]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[23]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__4_i_9_n_0\,
      O => \cycles_per_on_state1_carry__4_i_5_n_0\
    );
\cycles_per_on_state1_carry__4_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(22),
      I1 => \cycles_for_total_states_reg[22]_P_n_0\,
      I2 => \cycles_for_total_states_reg[22]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[22]_C_n_0\,
      I4 => \i__carry__1_i_21_n_0\,
      O => \cycles_per_on_state1_carry__4_i_6_n_0\
    );
\cycles_per_on_state1_carry__4_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(21),
      I1 => \cycles_for_total_states_reg[21]_P_n_0\,
      I2 => \cycles_for_total_states_reg[21]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[21]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__4_i_10_n_0\,
      O => \cycles_per_on_state1_carry__4_i_7_n_0\
    );
\cycles_per_on_state1_carry__4_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(20),
      I1 => \cycles_for_total_states_reg[20]_P_n_0\,
      I2 => \cycles_for_total_states_reg[20]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[20]_C_n_0\,
      I4 => \i__carry__1_i_22_n_0\,
      O => \cycles_per_on_state1_carry__4_i_8_n_0\
    );
\cycles_per_on_state1_carry__4_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[24]_C_n_0\,
      I1 => \cycles_for_total_states_reg[24]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[24]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[23]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[23]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[23]_P_n_0\,
      O => \cycles_per_on_state1_carry__4_i_9_n_0\
    );
\cycles_per_on_state1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state1_carry__4_n_0\,
      CO(3) => \cycles_per_on_state1_carry__5_n_0\,
      CO(2) => \cycles_per_on_state1_carry__5_n_1\,
      CO(1) => \cycles_per_on_state1_carry__5_n_2\,
      CO(0) => \cycles_per_on_state1_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_on_state1_carry__5_i_1_n_0\,
      DI(2) => \cycles_per_on_state1_carry__5_i_2_n_0\,
      DI(1) => \cycles_per_on_state1_carry__5_i_3_n_0\,
      DI(0) => \cycles_per_on_state1_carry__5_i_4_n_0\,
      O(3 downto 0) => cycles_per_on_state1(28 downto 25),
      S(3) => \cycles_per_on_state1_carry__5_i_5_n_0\,
      S(2) => \cycles_per_on_state1_carry__5_i_6_n_0\,
      S(1) => \cycles_per_on_state1_carry__5_i_7_n_0\,
      S(0) => \cycles_per_on_state1_carry__5_i_8_n_0\
    );
\cycles_per_on_state1_carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[27]_C_n_0\,
      I1 => \cycles_for_total_states_reg[27]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[27]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[26]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[26]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[26]_P_n_0\,
      O => \cycles_per_on_state1_carry__5_i_1_n_0\
    );
\cycles_per_on_state1_carry__5_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[26]_C_n_0\,
      I1 => \cycles_for_total_states_reg[26]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[26]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[25]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[25]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[25]_P_n_0\,
      O => \cycles_per_on_state1_carry__5_i_10_n_0\
    );
\cycles_per_on_state1_carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[26]_C_n_0\,
      I1 => \cycles_for_total_states_reg[26]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[26]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[25]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[25]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[25]_P_n_0\,
      O => \cycles_per_on_state1_carry__5_i_2_n_0\
    );
\cycles_per_on_state1_carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[25]_C_n_0\,
      I1 => \cycles_for_total_states_reg[25]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[25]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[24]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[24]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[24]_P_n_0\,
      O => \cycles_per_on_state1_carry__5_i_3_n_0\
    );
\cycles_per_on_state1_carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[24]_C_n_0\,
      I1 => \cycles_for_total_states_reg[24]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[24]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[23]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[23]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[23]_P_n_0\,
      O => \cycles_per_on_state1_carry__5_i_4_n_0\
    );
\cycles_per_on_state1_carry__5_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(27),
      I1 => \cycles_for_total_states_reg[27]_P_n_0\,
      I2 => \cycles_for_total_states_reg[27]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[27]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__5_i_9_n_0\,
      O => \cycles_per_on_state1_carry__5_i_5_n_0\
    );
\cycles_per_on_state1_carry__5_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(26),
      I1 => \cycles_for_total_states_reg[26]_P_n_0\,
      I2 => \cycles_for_total_states_reg[26]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[26]_C_n_0\,
      I4 => \i__carry__2_i_17_n_0\,
      O => \cycles_per_on_state1_carry__5_i_6_n_0\
    );
\cycles_per_on_state1_carry__5_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(25),
      I1 => \cycles_for_total_states_reg[25]_P_n_0\,
      I2 => \cycles_for_total_states_reg[25]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[25]_C_n_0\,
      I4 => \cycles_per_on_state1_carry__5_i_10_n_0\,
      O => \cycles_per_on_state1_carry__5_i_7_n_0\
    );
\cycles_per_on_state1_carry__5_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(24),
      I1 => \cycles_for_total_states_reg[24]_P_n_0\,
      I2 => \cycles_for_total_states_reg[24]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[24]_C_n_0\,
      I4 => \i__carry__2_i_18_n_0\,
      O => \cycles_per_on_state1_carry__5_i_8_n_0\
    );
\cycles_per_on_state1_carry__5_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[28]_C_n_0\,
      I1 => \cycles_for_total_states_reg[28]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[28]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[27]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[27]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[27]_P_n_0\,
      O => \cycles_per_on_state1_carry__5_i_9_n_0\
    );
\cycles_per_on_state1_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state1_carry__5_n_0\,
      CO(3 downto 2) => \NLW_cycles_per_on_state1_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycles_per_on_state1_carry__6_n_2\,
      CO(0) => \cycles_per_on_state1_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cycles_per_on_state1_carry__6_i_1_n_0\,
      O(3) => \NLW_cycles_per_on_state1_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => cycles_per_on_state1(31 downto 29),
      S(3) => '0',
      S(2) => \cycles_per_on_state1_carry__6_i_2_n_0\,
      S(1) => \cycles_per_on_state1_carry__6_i_3_n_0\,
      S(0) => \cycles_per_on_state1_carry__6_i_4_n_0\
    );
\cycles_per_on_state1_carry__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[28]_C_n_0\,
      I1 => \cycles_for_total_states_reg[28]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[28]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[27]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[27]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[27]_P_n_0\,
      O => \cycles_per_on_state1_carry__6_i_1_n_0\
    );
\cycles_per_on_state1_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[30]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[30]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[30]_P_n_0\,
      O => \cycles_per_on_state1_carry__6_i_2_n_0\
    );
\cycles_per_on_state1_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[29]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[29]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[29]_P_n_0\,
      O => \cycles_per_on_state1_carry__6_i_3_n_0\
    );
\cycles_per_on_state1_carry__6_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540BABF"
    )
        port map (
      I0 => current_state2(28),
      I1 => \cycles_for_total_states_reg[28]_P_n_0\,
      I2 => \cycles_for_total_states_reg[28]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[28]_C_n_0\,
      I4 => current_state2(29),
      O => \cycles_per_on_state1_carry__6_i_4_n_0\
    );
cycles_per_on_state1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[3]_C_n_0\,
      I1 => \cycles_for_total_states_reg[3]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[3]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      O => cycles_per_on_state1_carry_i_1_n_0
    );
cycles_per_on_state1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[2]_C_n_0\,
      I1 => \cycles_for_total_states_reg[2]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[2]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[1]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[1]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[1]_P_n_0\,
      O => cycles_per_on_state1_carry_i_2_n_0
    );
cycles_per_on_state1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B8FFFFFF"
    )
        port map (
      I0 => \cycles_for_total_states_reg[1]_P_n_0\,
      I1 => \cycles_for_total_states_reg[1]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[1]_C_n_0\,
      I3 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      I4 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      O => cycles_per_on_state1_carry_i_3_n_0
    );
cycles_per_on_state1_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(3),
      I1 => \cycles_for_total_states_reg[3]_P_n_0\,
      I2 => \cycles_for_total_states_reg[3]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[3]_C_n_0\,
      I4 => cycles_per_on_state1_carry_i_8_n_0,
      O => cycles_per_on_state1_carry_i_4_n_0
    );
cycles_per_on_state1_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF4540"
    )
        port map (
      I0 => current_state2(2),
      I1 => \cycles_for_total_states_reg[2]_P_n_0\,
      I2 => \cycles_for_total_states_reg[2]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[2]_C_n_0\,
      I4 => \i__carry_i_20_n_0\,
      O => cycles_per_on_state1_carry_i_5_n_0
    );
cycles_per_on_state1_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \i__carry_i_4__0_n_0\,
      I1 => current_state2(2),
      I2 => \cycles_for_total_states_reg[2]_P_n_0\,
      I3 => \cycles_for_total_states_reg[2]_LDC_n_0\,
      I4 => \cycles_for_total_states_reg[2]_C_n_0\,
      O => cycles_per_on_state1_carry_i_6_n_0
    );
cycles_per_on_state1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8474747B8B8B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      I3 => \cycles_for_total_states_reg[1]_P_n_0\,
      I4 => \cycles_for_total_states_reg[1]_LDC_n_0\,
      I5 => \cycles_for_total_states_reg[1]_C_n_0\,
      O => cycles_per_on_state1_carry_i_7_n_0
    );
cycles_per_on_state1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[4]_C_n_0\,
      I1 => \cycles_for_total_states_reg[4]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[4]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[3]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[3]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[3]_P_n_0\,
      O => cycles_per_on_state1_carry_i_8_n_0
    );
\cycles_per_on_state_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[0]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(1),
      Q => \cycles_per_on_state_reg[0]_C_n_0\
    );
\cycles_per_on_state_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[0]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[0]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[0]_LDC_n_0\
    );
\cycles_per_on_state_reg[0]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(1),
      I1 => reset,
      O => \cycles_per_on_state_reg[0]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[0]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(1),
      O => \cycles_per_on_state_reg[0]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(1),
      PRE => \cycles_per_on_state_reg[0]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[0]_P_n_0\
    );
\cycles_per_on_state_reg[10]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[10]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(11),
      Q => \cycles_per_on_state_reg[10]_C_n_0\
    );
\cycles_per_on_state_reg[10]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[10]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[10]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[10]_LDC_n_0\
    );
\cycles_per_on_state_reg[10]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(11),
      I1 => reset,
      O => \cycles_per_on_state_reg[10]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[10]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(11),
      O => \cycles_per_on_state_reg[10]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[10]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(11),
      PRE => \cycles_per_on_state_reg[10]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[10]_P_n_0\
    );
\cycles_per_on_state_reg[11]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[11]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(12),
      Q => \cycles_per_on_state_reg[11]_C_n_0\
    );
\cycles_per_on_state_reg[11]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[11]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[11]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[11]_LDC_n_0\
    );
\cycles_per_on_state_reg[11]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(12),
      I1 => reset,
      O => \cycles_per_on_state_reg[11]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[11]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(12),
      O => \cycles_per_on_state_reg[11]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[11]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(12),
      PRE => \cycles_per_on_state_reg[11]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[11]_P_n_0\
    );
\cycles_per_on_state_reg[12]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[12]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(13),
      Q => \cycles_per_on_state_reg[12]_C_n_0\
    );
\cycles_per_on_state_reg[12]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[12]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[12]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[12]_LDC_n_0\
    );
\cycles_per_on_state_reg[12]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(13),
      I1 => reset,
      O => \cycles_per_on_state_reg[12]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[12]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(13),
      O => \cycles_per_on_state_reg[12]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[12]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(13),
      PRE => \cycles_per_on_state_reg[12]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[12]_P_n_0\
    );
\cycles_per_on_state_reg[13]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[13]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(14),
      Q => \cycles_per_on_state_reg[13]_C_n_0\
    );
\cycles_per_on_state_reg[13]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[13]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[13]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[13]_LDC_n_0\
    );
\cycles_per_on_state_reg[13]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(14),
      I1 => reset,
      O => \cycles_per_on_state_reg[13]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[13]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(14),
      O => \cycles_per_on_state_reg[13]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[13]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(14),
      PRE => \cycles_per_on_state_reg[13]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[13]_P_n_0\
    );
\cycles_per_on_state_reg[14]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[14]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(15),
      Q => \cycles_per_on_state_reg[14]_C_n_0\
    );
\cycles_per_on_state_reg[14]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[14]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[14]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[14]_LDC_n_0\
    );
\cycles_per_on_state_reg[14]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(15),
      I1 => reset,
      O => \cycles_per_on_state_reg[14]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[14]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(15),
      O => \cycles_per_on_state_reg[14]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[14]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(15),
      PRE => \cycles_per_on_state_reg[14]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[14]_P_n_0\
    );
\cycles_per_on_state_reg[15]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[15]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(16),
      Q => \cycles_per_on_state_reg[15]_C_n_0\
    );
\cycles_per_on_state_reg[15]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[15]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[15]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[15]_LDC_n_0\
    );
\cycles_per_on_state_reg[15]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(16),
      I1 => reset,
      O => \cycles_per_on_state_reg[15]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[15]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(16),
      O => \cycles_per_on_state_reg[15]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[15]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(16),
      PRE => \cycles_per_on_state_reg[15]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[15]_P_n_0\
    );
\cycles_per_on_state_reg[16]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[16]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(17),
      Q => \cycles_per_on_state_reg[16]_C_n_0\
    );
\cycles_per_on_state_reg[16]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[16]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[16]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[16]_LDC_n_0\
    );
\cycles_per_on_state_reg[16]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(17),
      I1 => reset,
      O => \cycles_per_on_state_reg[16]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[16]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(17),
      O => \cycles_per_on_state_reg[16]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[16]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(17),
      PRE => \cycles_per_on_state_reg[16]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[16]_P_n_0\
    );
\cycles_per_on_state_reg[17]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[17]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(18),
      Q => \cycles_per_on_state_reg[17]_C_n_0\
    );
\cycles_per_on_state_reg[17]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[17]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[17]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[17]_LDC_n_0\
    );
\cycles_per_on_state_reg[17]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(18),
      I1 => reset,
      O => \cycles_per_on_state_reg[17]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[17]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(18),
      O => \cycles_per_on_state_reg[17]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[17]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(18),
      PRE => \cycles_per_on_state_reg[17]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[17]_P_n_0\
    );
\cycles_per_on_state_reg[18]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[18]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(19),
      Q => \cycles_per_on_state_reg[18]_C_n_0\
    );
\cycles_per_on_state_reg[18]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[18]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[18]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[18]_LDC_n_0\
    );
\cycles_per_on_state_reg[18]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(19),
      I1 => reset,
      O => \cycles_per_on_state_reg[18]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[18]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(19),
      O => \cycles_per_on_state_reg[18]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[18]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(19),
      PRE => \cycles_per_on_state_reg[18]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[18]_P_n_0\
    );
\cycles_per_on_state_reg[19]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[19]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(20),
      Q => \cycles_per_on_state_reg[19]_C_n_0\
    );
\cycles_per_on_state_reg[19]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[19]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[19]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[19]_LDC_n_0\
    );
\cycles_per_on_state_reg[19]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(20),
      I1 => reset,
      O => \cycles_per_on_state_reg[19]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[19]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(20),
      O => \cycles_per_on_state_reg[19]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[19]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(20),
      PRE => \cycles_per_on_state_reg[19]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[19]_P_n_0\
    );
\cycles_per_on_state_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[1]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(2),
      Q => \cycles_per_on_state_reg[1]_C_n_0\
    );
\cycles_per_on_state_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[1]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[1]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[1]_LDC_n_0\
    );
\cycles_per_on_state_reg[1]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(2),
      I1 => reset,
      O => \cycles_per_on_state_reg[1]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[1]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(2),
      O => \cycles_per_on_state_reg[1]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(2),
      PRE => \cycles_per_on_state_reg[1]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[1]_P_n_0\
    );
\cycles_per_on_state_reg[20]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[20]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(21),
      Q => \cycles_per_on_state_reg[20]_C_n_0\
    );
\cycles_per_on_state_reg[20]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[20]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[20]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[20]_LDC_n_0\
    );
\cycles_per_on_state_reg[20]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(21),
      I1 => reset,
      O => \cycles_per_on_state_reg[20]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[20]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(21),
      O => \cycles_per_on_state_reg[20]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[20]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(21),
      PRE => \cycles_per_on_state_reg[20]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[20]_P_n_0\
    );
\cycles_per_on_state_reg[21]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[21]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(22),
      Q => \cycles_per_on_state_reg[21]_C_n_0\
    );
\cycles_per_on_state_reg[21]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[21]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[21]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[21]_LDC_n_0\
    );
\cycles_per_on_state_reg[21]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(22),
      I1 => reset,
      O => \cycles_per_on_state_reg[21]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[21]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(22),
      O => \cycles_per_on_state_reg[21]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[21]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(22),
      PRE => \cycles_per_on_state_reg[21]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[21]_P_n_0\
    );
\cycles_per_on_state_reg[22]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[22]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(23),
      Q => \cycles_per_on_state_reg[22]_C_n_0\
    );
\cycles_per_on_state_reg[22]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[22]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[22]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[22]_LDC_n_0\
    );
\cycles_per_on_state_reg[22]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(23),
      I1 => reset,
      O => \cycles_per_on_state_reg[22]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[22]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(23),
      O => \cycles_per_on_state_reg[22]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[22]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(23),
      PRE => \cycles_per_on_state_reg[22]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[22]_P_n_0\
    );
\cycles_per_on_state_reg[23]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[23]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(24),
      Q => \cycles_per_on_state_reg[23]_C_n_0\
    );
\cycles_per_on_state_reg[23]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[23]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[23]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[23]_LDC_n_0\
    );
\cycles_per_on_state_reg[23]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(24),
      I1 => reset,
      O => \cycles_per_on_state_reg[23]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[23]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(24),
      O => \cycles_per_on_state_reg[23]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[23]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(24),
      PRE => \cycles_per_on_state_reg[23]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[23]_P_n_0\
    );
\cycles_per_on_state_reg[24]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[24]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(25),
      Q => \cycles_per_on_state_reg[24]_C_n_0\
    );
\cycles_per_on_state_reg[24]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[24]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[24]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[24]_LDC_n_0\
    );
\cycles_per_on_state_reg[24]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(25),
      I1 => reset,
      O => \cycles_per_on_state_reg[24]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[24]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(25),
      O => \cycles_per_on_state_reg[24]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[24]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(25),
      PRE => \cycles_per_on_state_reg[24]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[24]_P_n_0\
    );
\cycles_per_on_state_reg[25]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[25]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(26),
      Q => \cycles_per_on_state_reg[25]_C_n_0\
    );
\cycles_per_on_state_reg[25]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[25]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[25]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[25]_LDC_n_0\
    );
\cycles_per_on_state_reg[25]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(26),
      I1 => reset,
      O => \cycles_per_on_state_reg[25]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[25]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(26),
      O => \cycles_per_on_state_reg[25]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[25]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(26),
      PRE => \cycles_per_on_state_reg[25]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[25]_P_n_0\
    );
\cycles_per_on_state_reg[26]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[26]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(27),
      Q => \cycles_per_on_state_reg[26]_C_n_0\
    );
\cycles_per_on_state_reg[26]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[26]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[26]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[26]_LDC_n_0\
    );
\cycles_per_on_state_reg[26]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(27),
      I1 => reset,
      O => \cycles_per_on_state_reg[26]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[26]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(27),
      O => \cycles_per_on_state_reg[26]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[26]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(27),
      PRE => \cycles_per_on_state_reg[26]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[26]_P_n_0\
    );
\cycles_per_on_state_reg[27]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[27]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(28),
      Q => \cycles_per_on_state_reg[27]_C_n_0\
    );
\cycles_per_on_state_reg[27]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[27]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[27]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[27]_LDC_n_0\
    );
\cycles_per_on_state_reg[27]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(28),
      I1 => reset,
      O => \cycles_per_on_state_reg[27]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[27]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(28),
      O => \cycles_per_on_state_reg[27]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[27]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(28),
      PRE => \cycles_per_on_state_reg[27]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[27]_P_n_0\
    );
\cycles_per_on_state_reg[28]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[28]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(29),
      Q => \cycles_per_on_state_reg[28]_C_n_0\
    );
\cycles_per_on_state_reg[28]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[28]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[28]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[28]_LDC_n_0\
    );
\cycles_per_on_state_reg[28]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(29),
      I1 => reset,
      O => \cycles_per_on_state_reg[28]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[28]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(29),
      O => \cycles_per_on_state_reg[28]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[28]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(29),
      PRE => \cycles_per_on_state_reg[28]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[28]_P_n_0\
    );
\cycles_per_on_state_reg[29]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[29]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(30),
      Q => \cycles_per_on_state_reg[29]_C_n_0\
    );
\cycles_per_on_state_reg[29]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[29]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[29]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[29]_LDC_n_0\
    );
\cycles_per_on_state_reg[29]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(30),
      I1 => reset,
      O => \cycles_per_on_state_reg[29]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[29]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(30),
      O => \cycles_per_on_state_reg[29]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[29]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(30),
      PRE => \cycles_per_on_state_reg[29]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[29]_P_n_0\
    );
\cycles_per_on_state_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[2]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(3),
      Q => \cycles_per_on_state_reg[2]_C_n_0\
    );
\cycles_per_on_state_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[2]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[2]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[2]_LDC_n_0\
    );
\cycles_per_on_state_reg[2]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(3),
      I1 => reset,
      O => \cycles_per_on_state_reg[2]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[2]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(3),
      O => \cycles_per_on_state_reg[2]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(3),
      PRE => \cycles_per_on_state_reg[2]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[2]_P_n_0\
    );
\cycles_per_on_state_reg[30]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[30]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(31),
      Q => \cycles_per_on_state_reg[30]_C_n_0\
    );
\cycles_per_on_state_reg[30]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[30]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[30]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[30]_LDC_n_0\
    );
\cycles_per_on_state_reg[30]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(31),
      I1 => reset,
      O => \cycles_per_on_state_reg[30]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[30]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(31),
      O => \cycles_per_on_state_reg[30]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[30]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(31),
      PRE => \cycles_per_on_state_reg[30]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[30]_P_n_0\
    );
\cycles_per_on_state_reg[3]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[3]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(4),
      Q => \cycles_per_on_state_reg[3]_C_n_0\
    );
\cycles_per_on_state_reg[3]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[3]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[3]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[3]_LDC_n_0\
    );
\cycles_per_on_state_reg[3]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(4),
      I1 => reset,
      O => \cycles_per_on_state_reg[3]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[3]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(4),
      O => \cycles_per_on_state_reg[3]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[3]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(4),
      PRE => \cycles_per_on_state_reg[3]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[3]_P_n_0\
    );
\cycles_per_on_state_reg[4]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[4]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(5),
      Q => \cycles_per_on_state_reg[4]_C_n_0\
    );
\cycles_per_on_state_reg[4]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[4]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[4]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[4]_LDC_n_0\
    );
\cycles_per_on_state_reg[4]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(5),
      I1 => reset,
      O => \cycles_per_on_state_reg[4]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[4]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(5),
      O => \cycles_per_on_state_reg[4]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[4]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(5),
      PRE => \cycles_per_on_state_reg[4]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[4]_P_n_0\
    );
\cycles_per_on_state_reg[5]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[5]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(6),
      Q => \cycles_per_on_state_reg[5]_C_n_0\
    );
\cycles_per_on_state_reg[5]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[5]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[5]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[5]_LDC_n_0\
    );
\cycles_per_on_state_reg[5]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(6),
      I1 => reset,
      O => \cycles_per_on_state_reg[5]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[5]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(6),
      O => \cycles_per_on_state_reg[5]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[5]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(6),
      PRE => \cycles_per_on_state_reg[5]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[5]_P_n_0\
    );
\cycles_per_on_state_reg[6]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[6]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(7),
      Q => \cycles_per_on_state_reg[6]_C_n_0\
    );
\cycles_per_on_state_reg[6]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[6]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[6]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[6]_LDC_n_0\
    );
\cycles_per_on_state_reg[6]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(7),
      I1 => reset,
      O => \cycles_per_on_state_reg[6]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[6]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(7),
      O => \cycles_per_on_state_reg[6]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[6]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(7),
      PRE => \cycles_per_on_state_reg[6]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[6]_P_n_0\
    );
\cycles_per_on_state_reg[7]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[7]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(8),
      Q => \cycles_per_on_state_reg[7]_C_n_0\
    );
\cycles_per_on_state_reg[7]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[7]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[7]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[7]_LDC_n_0\
    );
\cycles_per_on_state_reg[7]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(8),
      I1 => reset,
      O => \cycles_per_on_state_reg[7]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[7]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(8),
      O => \cycles_per_on_state_reg[7]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[7]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(8),
      PRE => \cycles_per_on_state_reg[7]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[7]_P_n_0\
    );
\cycles_per_on_state_reg[8]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[8]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(9),
      Q => \cycles_per_on_state_reg[8]_C_n_0\
    );
\cycles_per_on_state_reg[8]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[8]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[8]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[8]_LDC_n_0\
    );
\cycles_per_on_state_reg[8]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(9),
      I1 => reset,
      O => \cycles_per_on_state_reg[8]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[8]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(9),
      O => \cycles_per_on_state_reg[8]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[8]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(9),
      PRE => \cycles_per_on_state_reg[8]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[8]_P_n_0\
    );
\cycles_per_on_state_reg[9]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[9]_LDC_i_2_n_0\,
      D => cycles_per_on_state1(10),
      Q => \cycles_per_on_state_reg[9]_C_n_0\
    );
\cycles_per_on_state_reg[9]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[9]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[9]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[9]_LDC_n_0\
    );
\cycles_per_on_state_reg[9]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state1(10),
      I1 => reset,
      O => \cycles_per_on_state_reg[9]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[9]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state1(10),
      O => \cycles_per_on_state_reg[9]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[9]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state1(10),
      PRE => \cycles_per_on_state_reg[9]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[9]_P_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(14),
      I1 => \cycles_for_total_states_reg[14]_C_n_0\,
      I2 => \cycles_for_total_states_reg[14]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[14]_P_n_0\,
      I4 => cycles_for_total_states(15),
      I5 => current_state2(15),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[15]_P_n_0\,
      I1 => \cycles_for_total_states_reg[15]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[15]_C_n_0\,
      O => cycles_for_total_states(15)
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      O => current_state2(15)
    );
\i__carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[11]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[11]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[11]_C_n_0\,
      O => current_state2(12)
    );
\i__carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[13]_P_n_0\,
      I1 => \cycles_for_total_states_reg[13]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[13]_C_n_0\,
      O => cycles_for_total_states(13)
    );
\i__carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      O => current_state2(13)
    );
\i__carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[9]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[9]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[9]_C_n_0\,
      O => current_state2(10)
    );
\i__carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[11]_P_n_0\,
      I1 => \cycles_for_total_states_reg[11]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[11]_C_n_0\,
      O => cycles_for_total_states(11)
    );
\i__carry__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      O => current_state2(11)
    );
\i__carry__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[7]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[7]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[7]_C_n_0\,
      O => current_state2(8)
    );
\i__carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[9]_P_n_0\,
      I1 => \cycles_for_total_states_reg[9]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[9]_C_n_0\,
      O => cycles_for_total_states(9)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      I4 => current_state2(16),
      I5 => \counter_reg_n_0_[15]\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(12),
      I1 => \cycles_for_total_states_reg[12]_C_n_0\,
      I2 => \cycles_for_total_states_reg[12]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[12]_P_n_0\,
      I4 => cycles_for_total_states(13),
      I5 => current_state2(13),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      O => current_state2(9)
    );
\i__carry__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[15]_C_n_0\,
      I1 => \cycles_for_total_states_reg[15]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[15]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      O => \i__carry__0_i_21_n_0\
    );
\i__carry__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[13]_C_n_0\,
      I1 => \cycles_for_total_states_reg[13]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[13]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      O => \i__carry__0_i_22_n_0\
    );
\i__carry__0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[11]_C_n_0\,
      I1 => \cycles_for_total_states_reg[11]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[11]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      O => \i__carry__0_i_23_n_0\
    );
\i__carry__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[9]_C_n_0\,
      I1 => \cycles_for_total_states_reg[9]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[9]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      O => \i__carry__0_i_24_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      I4 => current_state2(14),
      I5 => \counter_reg_n_0_[13]\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(10),
      I1 => \cycles_for_total_states_reg[10]_C_n_0\,
      I2 => \cycles_for_total_states_reg[10]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[10]_P_n_0\,
      I4 => cycles_for_total_states(11),
      I5 => current_state2(11),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      I4 => current_state2(12),
      I5 => \counter_reg_n_0_[11]\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(8),
      I1 => \cycles_for_total_states_reg[8]_C_n_0\,
      I2 => \cycles_for_total_states_reg[8]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[8]_P_n_0\,
      I4 => cycles_for_total_states(9),
      I5 => current_state2(9),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      I4 => current_state2(10),
      I5 => \counter_reg_n_0_[9]\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(14),
      I1 => \cycles_for_total_states_reg[14]_P_n_0\,
      I2 => \cycles_for_total_states_reg[14]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[14]_C_n_0\,
      I4 => \i__carry__0_i_21_n_0\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      I4 => \counter_reg_n_0_[15]\,
      I5 => current_state2(16),
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(12),
      I1 => \cycles_for_total_states_reg[12]_P_n_0\,
      I2 => \cycles_for_total_states_reg[12]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[12]_C_n_0\,
      I4 => \i__carry__0_i_22_n_0\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      I4 => \counter_reg_n_0_[13]\,
      I5 => current_state2(14),
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(10),
      I1 => \cycles_for_total_states_reg[10]_P_n_0\,
      I2 => \cycles_for_total_states_reg[10]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[10]_C_n_0\,
      I4 => \i__carry__0_i_23_n_0\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      I4 => \counter_reg_n_0_[11]\,
      I5 => current_state2(12),
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(8),
      I1 => \cycles_for_total_states_reg[8]_P_n_0\,
      I2 => \cycles_for_total_states_reg[8]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[8]_C_n_0\,
      I4 => \i__carry__0_i_24_n_0\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      I4 => \counter_reg_n_0_[9]\,
      I5 => current_state2(10),
      O => \i__carry__0_i_8__0_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[13]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[13]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[13]_C_n_0\,
      O => current_state2(14)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(22),
      I1 => \cycles_for_total_states_reg[22]_C_n_0\,
      I2 => \cycles_for_total_states_reg[22]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[22]_P_n_0\,
      I4 => cycles_for_total_states(23),
      I5 => current_state2(23),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[23]_P_n_0\,
      I1 => \cycles_for_total_states_reg[23]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[23]_C_n_0\,
      O => cycles_for_total_states(23)
    );
\i__carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      O => current_state2(23)
    );
\i__carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[19]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[19]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[19]_C_n_0\,
      O => current_state2(20)
    );
\i__carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[21]_P_n_0\,
      I1 => \cycles_for_total_states_reg[21]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[21]_C_n_0\,
      O => cycles_for_total_states(21)
    );
\i__carry__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      O => current_state2(21)
    );
\i__carry__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[17]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[17]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[17]_C_n_0\,
      O => current_state2(18)
    );
\i__carry__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[19]_P_n_0\,
      I1 => \cycles_for_total_states_reg[19]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[19]_C_n_0\,
      O => cycles_for_total_states(19)
    );
\i__carry__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      O => current_state2(19)
    );
\i__carry__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[15]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[15]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[15]_C_n_0\,
      O => current_state2(16)
    );
\i__carry__1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[17]_P_n_0\,
      I1 => \cycles_for_total_states_reg[17]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[17]_C_n_0\,
      O => cycles_for_total_states(17)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      I4 => current_state2(24),
      I5 => \counter_reg_n_0_[23]\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(20),
      I1 => \cycles_for_total_states_reg[20]_C_n_0\,
      I2 => \cycles_for_total_states_reg[20]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[20]_P_n_0\,
      I4 => cycles_for_total_states(21),
      I5 => current_state2(21),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      O => current_state2(17)
    );
\i__carry__1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[23]_C_n_0\,
      I1 => \cycles_for_total_states_reg[23]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[23]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      O => \i__carry__1_i_21_n_0\
    );
\i__carry__1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[21]_C_n_0\,
      I1 => \cycles_for_total_states_reg[21]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[21]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      O => \i__carry__1_i_22_n_0\
    );
\i__carry__1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[19]_C_n_0\,
      I1 => \cycles_for_total_states_reg[19]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[19]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      O => \i__carry__1_i_23_n_0\
    );
\i__carry__1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[17]_C_n_0\,
      I1 => \cycles_for_total_states_reg[17]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[17]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      O => \i__carry__1_i_24_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      I4 => current_state2(22),
      I5 => \counter_reg_n_0_[21]\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(18),
      I1 => \cycles_for_total_states_reg[18]_C_n_0\,
      I2 => \cycles_for_total_states_reg[18]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[18]_P_n_0\,
      I4 => cycles_for_total_states(19),
      I5 => current_state2(19),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      I4 => current_state2(20),
      I5 => \counter_reg_n_0_[19]\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(16),
      I1 => \cycles_for_total_states_reg[16]_C_n_0\,
      I2 => \cycles_for_total_states_reg[16]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[16]_P_n_0\,
      I4 => cycles_for_total_states(17),
      I5 => current_state2(17),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      I4 => current_state2(18),
      I5 => \counter_reg_n_0_[17]\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(22),
      I1 => \cycles_for_total_states_reg[22]_P_n_0\,
      I2 => \cycles_for_total_states_reg[22]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[22]_C_n_0\,
      I4 => \i__carry__1_i_21_n_0\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      I4 => \counter_reg_n_0_[23]\,
      I5 => current_state2(24),
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(20),
      I1 => \cycles_for_total_states_reg[20]_P_n_0\,
      I2 => \cycles_for_total_states_reg[20]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[20]_C_n_0\,
      I4 => \i__carry__1_i_22_n_0\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      I4 => \counter_reg_n_0_[21]\,
      I5 => current_state2(22),
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(18),
      I1 => \cycles_for_total_states_reg[18]_P_n_0\,
      I2 => \cycles_for_total_states_reg[18]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[18]_C_n_0\,
      I4 => \i__carry__1_i_23_n_0\,
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      I4 => \counter_reg_n_0_[19]\,
      I5 => current_state2(20),
      O => \i__carry__1_i_7__0_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(16),
      I1 => \cycles_for_total_states_reg[16]_P_n_0\,
      I2 => \cycles_for_total_states_reg[16]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[16]_C_n_0\,
      I4 => \i__carry__1_i_24_n_0\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      I4 => \counter_reg_n_0_[17]\,
      I5 => current_state2(18),
      O => \i__carry__1_i_8__0_n_0\
    );
\i__carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[21]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[21]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[21]_C_n_0\,
      O => current_state2(22)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8B8B8FFB8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[29]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[29]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[29]_C_n_0\,
      I3 => \cycles_per_all_off_state_reg[30]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[30]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[30]_P_n_0\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[28]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[28]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[28]_C_n_0\,
      O => current_state2(29)
    );
\i__carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[25]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[25]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[25]_C_n_0\,
      O => current_state2(26)
    );
\i__carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[27]_P_n_0\,
      I1 => \cycles_for_total_states_reg[27]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[27]_C_n_0\,
      O => cycles_for_total_states(27)
    );
\i__carry__2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[26]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[26]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[26]_C_n_0\,
      O => current_state2(27)
    );
\i__carry__2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[23]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[23]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[23]_C_n_0\,
      O => current_state2(24)
    );
\i__carry__2_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[25]_P_n_0\,
      I1 => \cycles_for_total_states_reg[25]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[25]_C_n_0\,
      O => cycles_for_total_states(25)
    );
\i__carry__2_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[24]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[24]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[24]_C_n_0\,
      O => current_state2(25)
    );
\i__carry__2_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[27]_C_n_0\,
      I1 => \cycles_for_total_states_reg[27]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[27]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[26]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[26]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[26]_P_n_0\,
      O => \i__carry__2_i_17_n_0\
    );
\i__carry__2_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[25]_C_n_0\,
      I1 => \cycles_for_total_states_reg[25]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[25]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[24]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[24]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[24]_P_n_0\,
      O => \i__carry__2_i_18_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => current_state2(31),
      I2 => \cycles_per_all_off_state_reg[31]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[31]_LDC_n_0\,
      I4 => \cycles_per_all_off_state_reg[31]_C_n_0\,
      I5 => \counter_reg_n_0_[31]\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => current_state2(28),
      I1 => \cycles_for_total_states_reg[28]_C_n_0\,
      I2 => \cycles_for_total_states_reg[28]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[28]_P_n_0\,
      I4 => current_state2(29),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => current_state2(29),
      I2 => \cycles_per_all_off_state_reg[29]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[29]_LDC_n_0\,
      I4 => \cycles_per_all_off_state_reg[29]_C_n_0\,
      I5 => \counter_reg_n_0_[29]\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(26),
      I1 => \cycles_for_total_states_reg[26]_C_n_0\,
      I2 => \cycles_for_total_states_reg[26]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[26]_P_n_0\,
      I4 => cycles_for_total_states(27),
      I5 => current_state2(27),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \cycles_per_all_off_state_reg[26]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[26]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[26]_P_n_0\,
      I4 => current_state2(28),
      I5 => \counter_reg_n_0_[27]\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(24),
      I1 => \cycles_for_total_states_reg[24]_C_n_0\,
      I2 => \cycles_for_total_states_reg[24]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[24]_P_n_0\,
      I4 => cycles_for_total_states(25),
      I5 => current_state2(25),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \cycles_per_all_off_state_reg[24]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[24]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[24]_P_n_0\,
      I4 => current_state2(26),
      I5 => \counter_reg_n_0_[25]\,
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => current_state2(31),
      I2 => \counter_reg_n_0_[31]\,
      I3 => \cycles_per_all_off_state_reg[31]_P_n_0\,
      I4 => \cycles_per_all_off_state_reg[31]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[31]_C_n_0\,
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001D1D1D001D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[29]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[29]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[29]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[30]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[30]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[30]_P_n_0\,
      O => \i__carry__2_i_5__0_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => current_state2(29),
      I2 => \counter_reg_n_0_[29]\,
      I3 => \cycles_per_all_off_state_reg[29]_P_n_0\,
      I4 => \cycles_per_all_off_state_reg[29]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[29]_C_n_0\,
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => current_state2(28),
      I1 => \cycles_for_total_states_reg[28]_P_n_0\,
      I2 => \cycles_for_total_states_reg[28]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[28]_C_n_0\,
      I4 => current_state2(29),
      O => \i__carry__2_i_6__0_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(26),
      I1 => \cycles_for_total_states_reg[26]_P_n_0\,
      I2 => \cycles_for_total_states_reg[26]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[26]_C_n_0\,
      I4 => \i__carry__2_i_17_n_0\,
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \cycles_per_all_off_state_reg[26]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[26]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[26]_C_n_0\,
      I4 => \counter_reg_n_0_[27]\,
      I5 => current_state2(28),
      O => \i__carry__2_i_7__0_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(24),
      I1 => \cycles_for_total_states_reg[24]_P_n_0\,
      I2 => \cycles_for_total_states_reg[24]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[24]_C_n_0\,
      I4 => \i__carry__2_i_18_n_0\,
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \cycles_per_all_off_state_reg[24]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[24]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[24]_C_n_0\,
      I4 => \counter_reg_n_0_[25]\,
      I5 => current_state2(26),
      O => \i__carry__2_i_8__0_n_0\
    );
\i__carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[30]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[30]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[30]_C_n_0\,
      O => current_state2(31)
    );
\i__carry__2_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[27]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[27]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[27]_C_n_0\,
      O => current_state2(28)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(6),
      I1 => \cycles_for_total_states_reg[6]_C_n_0\,
      I2 => \cycles_for_total_states_reg[6]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[6]_P_n_0\,
      I4 => cycles_for_total_states(7),
      I5 => current_state2(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[7]_P_n_0\,
      I1 => \cycles_for_total_states_reg[7]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[7]_C_n_0\,
      O => cycles_for_total_states(7)
    );
\i__carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      O => current_state2(7)
    );
\i__carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[3]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[3]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[3]_C_n_0\,
      O => current_state2(4)
    );
\i__carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[5]_P_n_0\,
      I1 => \cycles_for_total_states_reg[5]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[5]_C_n_0\,
      O => cycles_for_total_states(5)
    );
\i__carry_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      O => current_state2(5)
    );
\i__carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[1]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[1]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[1]_C_n_0\,
      O => current_state2(2)
    );
\i__carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[3]_P_n_0\,
      I1 => \cycles_for_total_states_reg[3]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[3]_C_n_0\,
      O => cycles_for_total_states(3)
    );
\i__carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      O => current_state2(3)
    );
\i__carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[7]_C_n_0\,
      I1 => \cycles_for_total_states_reg[7]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[7]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[5]_C_n_0\,
      I1 => \cycles_for_total_states_reg[5]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[5]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      O => \i__carry_i_19_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      I4 => current_state2(8),
      I5 => \counter_reg_n_0_[7]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(4),
      I1 => \cycles_for_total_states_reg[4]_C_n_0\,
      I2 => \cycles_for_total_states_reg[4]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[4]_P_n_0\,
      I4 => cycles_for_total_states(5),
      I5 => current_state2(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[3]_C_n_0\,
      I1 => \cycles_for_total_states_reg[3]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[3]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      O => \i__carry_i_20_n_0\
    );
\i__carry_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \cycles_for_total_states_reg[1]_C_n_0\,
      I1 => \cycles_for_total_states_reg[1]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[1]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      I4 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      O => \i__carry_i_21_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      I4 => current_state2(6),
      I5 => \counter_reg_n_0_[5]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => current_state2(2),
      I1 => \cycles_for_total_states_reg[2]_C_n_0\,
      I2 => \cycles_for_total_states_reg[2]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[2]_P_n_0\,
      I4 => cycles_for_total_states(3),
      I5 => current_state2(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      I4 => current_state2(4),
      I5 => \counter_reg_n_0_[3]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      I4 => current_state2(2),
      I5 => \counter_reg_n_0_[1]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      I3 => \cycles_for_total_states_reg[1]_C_n_0\,
      I4 => \cycles_for_total_states_reg[1]_LDC_n_0\,
      I5 => \cycles_for_total_states_reg[1]_P_n_0\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(6),
      I1 => \cycles_for_total_states_reg[6]_P_n_0\,
      I2 => \cycles_for_total_states_reg[6]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[6]_C_n_0\,
      I4 => \i__carry_i_18_n_0\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      I4 => \counter_reg_n_0_[7]\,
      I5 => current_state2(8),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(4),
      I1 => \cycles_for_total_states_reg[4]_P_n_0\,
      I2 => \cycles_for_total_states_reg[4]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[4]_C_n_0\,
      I4 => \i__carry_i_19_n_0\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      I4 => \counter_reg_n_0_[5]\,
      I5 => current_state2(6),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => current_state2(2),
      I1 => \cycles_for_total_states_reg[2]_P_n_0\,
      I2 => \cycles_for_total_states_reg[2]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[2]_C_n_0\,
      I4 => \i__carry_i_20_n_0\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => current_state2(4),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      I4 => \counter_reg_n_0_[1]\,
      I5 => current_state2(2),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \i__carry_i_21_n_0\,
      I1 => \cycles_for_total_states_reg[0]_C_n_0\,
      I2 => \cycles_for_total_states_reg[0]_LDC_n_0\,
      I3 => \cycles_for_total_states_reg[0]_P_n_0\,
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[5]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[5]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[5]_C_n_0\,
      O => current_state2(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    tau : in STD_LOGIC_VECTOR ( 31 downto 0 );
    state_freq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lux_state_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_var_ultra_lux_0_0,var_ultra_lux,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "var_ultra_lux,Vivado 2023.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux
     port map (
      clk => clk,
      lux_state_out(1 downto 0) => lux_state_out(1 downto 0),
      reset => reset,
      state_freq(31 downto 0) => state_freq(31 downto 0),
      tau(31 downto 0) => tau(31 downto 0)
    );
end STRUCTURE;
