HASH = 24-code-review-synthesis-intra-block
IMPROVEMENTS = wires
CELLS = 0
WIRES = 771
PERCENT_WIRES    = 66
PERCENT_CELLS    = 0   
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/intra_block.sv 
TOPLEVEL        = intra_block
MODULE          = test_intra_block
PYTHONPATH      = /src