
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1730459                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489612                       # Number of bytes of host memory used
host_op_rate                                  2037447                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1652.50                       # Real time elapsed on the host
host_tick_rate                              615313146                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2859589951                       # Number of instructions simulated
sim_ops                                    3366889944                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       355878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        711744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 170070892                       # Number of branches fetched
system.switch_cpus.committedInsts           859589950                       # Number of instructions committed
system.switch_cpus.committedOps            1009404387                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387292                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    319316151                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    315430643                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    123983560                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            39438974                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     872524703                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            872524703                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1368983966                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    763694029                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           178387611                       # Number of load instructions
system.switch_cpus.num_mem_refs             294229237                       # number of memory refs
system.switch_cpus.num_store_insts          115841626                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      50347026                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             50347026                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     64009972                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     37765436                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         631175050     62.53%     62.53% # Class of executed instruction
system.switch_cpus.op_class::IntMult         54188020      5.37%     67.90% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.90% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5874567      0.58%     68.48% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3885574      0.38%     68.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1599183      0.16%     69.02% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        5298468      0.52%     69.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      6376458      0.63%     70.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          892331      0.09%     70.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        5532305      0.55%     70.82% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           353216      0.03%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead        178387611     17.67%     88.52% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       115841626     11.48%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1009404409                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3959                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2479029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4958058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             352795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        95859                       # Transaction distribution
system.membus.trans_dist::CleanEvict           260007                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3083                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        352795                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       532760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       534862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1067622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1067622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     28837632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     28984704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     57822336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57822336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            355878                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  355878    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              355878                       # Request fanout histogram
system.membus.reqLayer0.occupancy           899863588                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           905542716                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3390677301                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2457169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1429274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1405639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21860                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2457167                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7437081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7437087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    487992576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              487993088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          355886                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12269952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2834915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001404                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037438                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2830936     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3979      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2834915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4291649742                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5168771295                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     22732288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          22732416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      6105216                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        6105216                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       177596                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             177597                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        47697                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             47697                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     22356531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             22356656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       6004299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             6004299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       6004299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     22356531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            28360955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples     95394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    354766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.004174822158                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         5376                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         5376                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             840196                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             90061                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     177597                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     47697                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   355194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   95394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            19528                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            22312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            22850                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            21029                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            21560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            23978                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            24350                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            23490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            22952                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            23007                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           22608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           21684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           22902                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           23334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           19824                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           19360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             5284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             7138                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             6574                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             5982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             5306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             7044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             7330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5598                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            5525                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6558                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6530                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            5434                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            4942                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  7923289096                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                1773840000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            14575189096                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22333.72                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41083.72                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  178444                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  46281                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.30                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               48.52                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               355194                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               95394                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 177394                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 177374                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  4675                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  4676                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  5379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  5379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  5377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  5377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  5377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  5377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  5376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       225418                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   127.803246                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   126.004840                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    23.286645                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         9277      4.12%      4.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       212609     94.32%     98.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3219      1.43%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          280      0.12%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           25      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       225418                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         5376                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     65.988467                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    62.508703                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.479107                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           19      0.35%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          114      2.12%      2.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          350      6.51%      8.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          580     10.79%     19.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55          713     13.26%     33.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63          803     14.94%     47.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71          807     15.01%     62.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          623     11.59%     74.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          537      9.99%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          311      5.78%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          210      3.91%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          143      2.66%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           77      1.43%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           38      0.71%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           31      0.58%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            5      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           10      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            4      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         5376                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         5376                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.740885                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.727221                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.676799                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             701     13.04%     13.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               1      0.02%     13.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            4668     86.83%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         5376                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              22705152                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  27264                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                6104000                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               22732416                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             6105216                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       22.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        6.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    22.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     6.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.22                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016731873644                       # Total gap between requests
system.mem_ctrls0.avgGap                   4512911.46                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     22705024                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      6104000                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 22329717.245948478580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 6003102.840555002913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       355192                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks        95394                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  14575119096                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23496227120167                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41034.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 246307179.91                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           794510640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           422292420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1254290940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         237003660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    106844467950                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    300478955040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      490297358250                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       482.192900                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 780068572075                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 202785529333                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           814973880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           433168890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1278752580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         260853840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    106654212780                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    300639696000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      490347495570                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       482.242209                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 780486474962                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 202367626446                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     22819840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          22819968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      6164736                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        6164736                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       178280                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             178281                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        48162                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             48162                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     22442635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             22442761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       6062835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             6062835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       6062835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     22442635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            28505596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples     96324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    356147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.004499341566                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         5432                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         5432                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             842667                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             90928                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     178281                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     48162                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   356562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   96324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            19437                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            21913                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            22892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            21205                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            21439                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            23982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            24930                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            23077                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            23090                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            23183                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           23263                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           21590                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           23452                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           23173                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           20492                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           19031                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             5360                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             6940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             6818                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             5890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             7156                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             7334                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             5732                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            5430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            6735                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6542                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            5596                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            4956                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  8014166346                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                1780745000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            14691960096                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22502.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41252.29                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  179108                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  46676                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               48.46                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               356562                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               96324                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 178084                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 178065                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  4686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  4686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  5436                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  5437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  5433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  5435                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  5434                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  5432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  5432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  5432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       226660                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   127.752652                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   125.950134                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    23.152517                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         9454      4.17%      4.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       213631     94.25%     98.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3288      1.45%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          252      0.11%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           26      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       226660                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         5432                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     65.547680                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    62.051270                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    21.515033                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           31      0.57%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          106      1.95%      2.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          337      6.20%      8.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          607     11.17%     19.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55          808     14.87%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63          808     14.87%     49.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71          792     14.58%     64.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          599     11.03%     75.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          500      9.20%     84.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          326      6.00%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          213      3.92%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          135      2.49%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           76      1.40%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           44      0.81%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           27      0.50%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           11      0.20%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            9      0.17%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         5432                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         5432                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.727356                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.713034                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.693131                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             747     13.75%     13.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            4678     86.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               6      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         5432                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              22793536                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  26432                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                6162880                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               22819968                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             6164736                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       22.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        6.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    22.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     6.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016730167280                       # Total gap between requests
system.mem_ctrls1.avgGap                   4490004.85                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     22793408                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      6162880                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 22416640.286816697568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 6061009.573066778481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       356560                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks        96324                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  14691890096                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23603146726595                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41204.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 245039104.76                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           801407880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           425958390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1265736360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         238768020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    107053184280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    300303236640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      490354129170                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       482.248733                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 779607753858                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 203246347550                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           816944520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           434216310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1277167500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         263891880                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    106783315500                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    300530248800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      490371622110                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       482.265937                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 780203291813                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 202650809595                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2123151                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2123151                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2123151                       # number of overall hits
system.l2.overall_hits::total                 2123151                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       355876                       # number of demand (read+write) misses
system.l2.demand_misses::total                 355878                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       355876                       # number of overall misses
system.l2.overall_misses::total                355878                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       171804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  32726210040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32726381844                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       171804                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  32726210040                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32726381844                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2479027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2479029                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2479027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2479029                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.143555                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.143555                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        85902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91959.587160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91959.553117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        85902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91959.587160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91959.553117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               95859                       # number of writebacks
system.l2.writebacks::total                     95859                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       355876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            355878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       355876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           355878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       154368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  29682142641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29682297009                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       154368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  29682142641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29682297009                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.143555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143555                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.143555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143555                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83405.856650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83405.821683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83405.856650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83405.821683                       # average overall mshr miss latency
system.l2.replacements                         355886                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1333415                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1333415                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1333415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1333415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        18777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18777                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    276328386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     276328386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        21860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.141034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.141034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89629.706779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89629.706779                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    249836674                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249836674                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.141034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.141034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81036.871229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81036.871229                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       171804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       171804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        85902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        85902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       154368                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       154368                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77184                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77184                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2104374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2104374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       352793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          352793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  32449881654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32449881654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2457167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2457167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.143577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91979.947601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91979.947601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       352793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       352793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  29432305967                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29432305967                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.143577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83426.558823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83426.558823                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    12982467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364078                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.658477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.130924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1042.069216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.022986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7146.776874                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.872409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4896                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  79621470                       # Number of tag accesses
system.l2.tags.data_accesses                 79621470                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    859589971                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2859879269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    859589971                       # number of overall hits
system.cpu.icache.overall_hits::total      2859879269                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       175974                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       175974                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       175974                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       175974                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    859589973                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2859880194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    859589973                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2859880194                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        87987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   190.242162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        87987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   190.242162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       174306                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       174306                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       174306                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       174306                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        87153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        87153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87153                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    859589971                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2859879269                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       175974                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       175974                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    859589973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2859880194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        87987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   190.242162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       174306                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       174306                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        87153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87153                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2859880194                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3091762.371892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.553540                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.373645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000599                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111535328491                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111535328491                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    286227045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        952469113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    286227045                       # number of overall hits
system.cpu.dcache.overall_hits::total       952469113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2477039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8066507                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2477039                       # number of overall misses
system.cpu.dcache.overall_misses::total       8066507                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56509686612                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56509686612                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56509686612                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56509686612                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    288704084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    960535620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    288704084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    960535620                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22813.402055                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7005.471713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22813.402055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7005.471713                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4730364                       # number of writebacks
system.cpu.dcache.writebacks::total           4730364                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2477039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2477039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2477039                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2477039                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  54443836086                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54443836086                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  54443836086                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54443836086                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21979.402055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21979.402055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21979.402055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21979.402055                       # average overall mshr miss latency
system.cpu.dcache.replacements                8073173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    173585935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       575881507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2455179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7684317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  56023349937                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56023349937                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    176041114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    583565824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22818.438060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7290.608903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2455179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2455179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  53975730651                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53975730651                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21984.438060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21984.438060                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    112641110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      376587606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        21860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       382190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    486336675                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    486336675                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    112662970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    376969796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22247.789341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1272.499738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        21860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    468105435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    468105435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21413.789341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21413.789341                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      3177088                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9104896                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1988                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6922                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     21555981                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21555981                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      3179076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9111818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000625                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000760                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10843.048793                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3114.126120                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1988                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1988                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19897989                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19897989                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10009.048793                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10009.048793                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      3179076                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9111818                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      3179076                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9111818                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           978759256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8073429                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.232162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.037730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.961569                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31328369621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31328369621                       # Number of data accesses

---------- End Simulation Statistics   ----------
