Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 24 18:20:01 2025
| Host         : c011-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_toplevel_timing_summary_routed.rpt -pb vga_toplevel_timing_summary_routed.pb -rpx vga_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clocking/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.157        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.157        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.582%)  route 1.256ns (68.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.256     6.799    clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.923    clocking/p_0_in
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.608ns (32.609%)  route 1.256ns (67.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.256     6.799    clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.951 r  clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     6.951    clocking/system_clk_tog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  8.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 clocking/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.713%)  route 0.319ns (58.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clocking/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.319     1.893    clocking/I
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.993 r  clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     1.993    clocking/system_clk_tog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_tog_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.860%)  route 0.458ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           0.458     2.046    clocking/system_clk_divider_counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    clocking/p_0_in
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ext_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clocking/ext_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ext_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  ext_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clocking/system_clk_tog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clocking/system_clk_tog_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.483ns  (logic 4.979ns (47.492%)  route 5.505ns (52.508%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/h_count_reg[5]/Q
                         net (fo=22, routed)          1.545     2.063    vga_synchronizer/h_count[5]
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.124     2.187 r  vga_synchronizer/rgb_OBUF[11]_inst_i_14/O
                         net (fo=2, routed)           0.600     2.787    vga_synchronizer/rgb_OBUF[11]_inst_i_14_n_0
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.150     2.937 f  vga_synchronizer/rgb_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.736     3.673    vga_synchronizer/rgb_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.348     4.021 r  vga_synchronizer/rgb_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.658     4.679    vga_synchronizer/rgb_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.118     4.797 r  vga_synchronizer/rgb_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.966     6.763    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    10.483 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.483    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 4.772ns (45.756%)  route 5.658ns (54.244%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/h_count_reg[5]/Q
                         net (fo=22, routed)          1.435     1.953    vga_synchronizer/h_count[5]
    SLICE_X2Y36          LUT4 (Prop_lut4_I1_O)        0.124     2.077 f  vga_synchronizer/rgb_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.674     2.751    vga_synchronizer/rgb_OBUF[7]_inst_i_6_n_0
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.148     2.899 f  vga_synchronizer/rgb_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.659     3.558    vga_synchronizer/rgb_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.328     3.886 r  vga_synchronizer/rgb_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.730     4.616    vga_synchronizer/rgb_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y37          LUT3 (Prop_lut3_I1_O)        0.124     4.740 r  vga_synchronizer/rgb_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.160     6.900    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.430 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.430    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.346ns  (logic 4.985ns (48.179%)  route 5.361ns (51.821%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/h_count_reg[5]/Q
                         net (fo=22, routed)          1.545     2.063    vga_synchronizer/h_count[5]
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.124     2.187 r  vga_synchronizer/rgb_OBUF[11]_inst_i_14/O
                         net (fo=2, routed)           0.600     2.787    vga_synchronizer/rgb_OBUF[11]_inst_i_14_n_0
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.150     2.937 f  vga_synchronizer/rgb_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.736     3.673    vga_synchronizer/rgb_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.348     4.021 r  vga_synchronizer/rgb_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.658     4.679    vga_synchronizer/rgb_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.118     4.797 r  vga_synchronizer/rgb_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.822     6.619    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.727    10.346 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.346    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 4.749ns (46.513%)  route 5.462ns (53.487%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[3]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/v_count_reg[3]/Q
                         net (fo=9, routed)           1.005     1.523    vga_synchronizer/v_count[3]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.124     1.647 f  vga_synchronizer/rgb_OBUF[11]_inst_i_25/O
                         net (fo=1, routed)           0.859     2.506    vga_synchronizer/rgb_OBUF[11]_inst_i_25_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  vga_synchronizer/rgb_OBUF[11]_inst_i_15/O
                         net (fo=7, routed)           0.772     3.402    vga_synchronizer/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.150     3.552 r  vga_synchronizer/rgb_OBUF[10]_inst_i_4/O
                         net (fo=3, routed)           0.990     4.542    vga_synchronizer/rgb_OBUF[10]_inst_i_4_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.328     4.870 r  vga_synchronizer/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.836     6.706    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.211 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.211    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.207ns  (logic 4.763ns (46.669%)  route 5.443ns (53.331%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[3]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/v_count_reg[3]/Q
                         net (fo=9, routed)           1.005     1.523    vga_synchronizer/v_count[3]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.124     1.647 f  vga_synchronizer/rgb_OBUF[11]_inst_i_25/O
                         net (fo=1, routed)           0.859     2.506    vga_synchronizer/rgb_OBUF[11]_inst_i_25_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  vga_synchronizer/rgb_OBUF[11]_inst_i_15/O
                         net (fo=7, routed)           0.976     3.606    vga_synchronizer/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.152     3.758 r  vga_synchronizer/rgb_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.886     4.644    vga_synchronizer/rgb_OBUF[10]_inst_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.326     4.970 r  vga_synchronizer/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.718     6.687    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.207 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.207    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.168ns  (logic 4.747ns (46.691%)  route 5.420ns (53.309%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[3]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/v_count_reg[3]/Q
                         net (fo=9, routed)           1.005     1.523    vga_synchronizer/v_count[3]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.124     1.647 f  vga_synchronizer/rgb_OBUF[11]_inst_i_25/O
                         net (fo=1, routed)           0.859     2.506    vga_synchronizer/rgb_OBUF[11]_inst_i_25_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  vga_synchronizer/rgb_OBUF[11]_inst_i_15/O
                         net (fo=7, routed)           0.976     3.606    vga_synchronizer/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.152     3.758 r  vga_synchronizer/rgb_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.716     4.474    vga_synchronizer/rgb_OBUF[10]_inst_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.326     4.800 r  vga_synchronizer/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.664    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.168 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.168    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.027ns  (logic 4.509ns (44.971%)  route 5.518ns (55.029%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[3]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/v_count_reg[3]/Q
                         net (fo=9, routed)           1.005     1.523    vga_synchronizer/v_count[3]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.124     1.647 f  vga_synchronizer/rgb_OBUF[11]_inst_i_25/O
                         net (fo=1, routed)           0.859     2.506    vga_synchronizer/rgb_OBUF[11]_inst_i_25_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  vga_synchronizer/rgb_OBUF[11]_inst_i_15/O
                         net (fo=7, routed)           0.772     3.402    vga_synchronizer/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.124     3.526 r  vga_synchronizer/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.014     4.540    vga_synchronizer/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I3_O)        0.124     4.664 r  vga_synchronizer/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.868     6.532    rgb_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.027 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.027    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.010ns  (logic 4.766ns (47.608%)  route 5.245ns (52.392%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/h_count_reg[5]/Q
                         net (fo=22, routed)          0.898     1.416    vga_synchronizer/h_count[5]
    SLICE_X5Y37          LUT2 (Prop_lut2_I1_O)        0.150     1.566 r  vga_synchronizer/rgb_OBUF[11]_inst_i_26/O
                         net (fo=2, routed)           0.681     2.247    vga_synchronizer/rgb_OBUF[11]_inst_i_26_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.326     2.573 r  vga_synchronizer/rgb_OBUF[11]_inst_i_16/O
                         net (fo=3, routed)           0.943     3.516    vga_synchronizer/rgb_OBUF[11]_inst_i_16_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.124     3.640 r  vga_synchronizer/rgb_OBUF[11]_inst_i_5/O
                         net (fo=8, routed)           0.860     4.499    vga_synchronizer/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.124     4.623 r  vga_synchronizer/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.863     6.487    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.010 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.010    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 4.535ns (45.359%)  route 5.463ns (54.641%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[3]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_synchronizer/v_count_reg[3]/Q
                         net (fo=9, routed)           1.005     1.523    vga_synchronizer/v_count[3]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.124     1.647 f  vga_synchronizer/rgb_OBUF[11]_inst_i_25/O
                         net (fo=1, routed)           0.859     2.506    vga_synchronizer/rgb_OBUF[11]_inst_i_25_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  vga_synchronizer/rgb_OBUF[11]_inst_i_15/O
                         net (fo=7, routed)           0.772     3.402    vga_synchronizer/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.124     3.526 r  vga_synchronizer/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.015     4.541    vga_synchronizer/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.124     4.665 r  vga_synchronizer/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.811     6.477    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.998 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.998    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.997ns  (logic 4.742ns (47.441%)  route 5.254ns (52.559%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[5]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_synchronizer/h_count_reg[5]/Q
                         net (fo=22, routed)          1.435     1.953    vga_synchronizer/h_count[5]
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.146     2.099 r  vga_synchronizer/rgb_OBUF[11]_inst_i_29/O
                         net (fo=1, routed)           0.452     2.551    vga_synchronizer/rgb_OBUF[11]_inst_i_29_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.328     2.879 r  vga_synchronizer/rgb_OBUF[11]_inst_i_20/O
                         net (fo=1, routed)           0.466     3.345    vga_synchronizer/rgb_OBUF[11]_inst_i_20_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     3.469 r  vga_synchronizer/rgb_OBUF[11]_inst_i_7/O
                         net (fo=2, routed)           0.867     4.336    vga_synchronizer/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.124     4.460 r  vga_synchronizer/rgb_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           2.034     6.494    rgb_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.997 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.997    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[8]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/h_count_reg[8]/Q
                         net (fo=23, routed)          0.131     0.272    vga_synchronizer/h_count[8]
    SLICE_X4Y38          LUT5 (Prop_lut5_I2_O)        0.048     0.320 r  vga_synchronizer/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.320    vga_synchronizer/h_count_0[9]
    SLICE_X4Y38          FDRE                                         r  vga_synchronizer/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.300%)  route 0.157ns (45.700%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[2]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/h_count_reg[2]/Q
                         net (fo=20, routed)          0.157     0.298    vga_synchronizer/h_count[2]
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  vga_synchronizer/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.343    vga_synchronizer/h_count_0[7]
    SLICE_X4Y39          FDRE                                         r  vga_synchronizer/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.246ns (67.782%)  route 0.117ns (32.218%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[1]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_synchronizer/v_count_reg[1]/Q
                         net (fo=10, routed)          0.117     0.265    vga_synchronizer/v_count[1]
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.098     0.363 r  vga_synchronizer/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    vga_synchronizer/v_count[5]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  vga_synchronizer/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[8]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/h_count_reg[8]/Q
                         net (fo=23, routed)          0.191     0.332    vga_synchronizer/h_count[8]
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.042     0.374 r  vga_synchronizer/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.374    vga_synchronizer/h_count_0[8]
    SLICE_X5Y38          FDRE                                         r  vga_synchronizer/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[6]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/h_count_reg[6]/Q
                         net (fo=22, routed)          0.190     0.331    vga_synchronizer/h_count[6]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.376 r  vga_synchronizer/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.376    vga_synchronizer/h_count_0[6]
    SLICE_X3Y36          FDRE                                         r  vga_synchronizer/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE                         0.000     0.000 r  vga_synchronizer/v_count_reg[0]/C
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vga_synchronizer/v_count_reg[0]/Q
                         net (fo=10, routed)          0.172     0.336    vga_synchronizer/v_count[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  vga_synchronizer/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    vga_synchronizer/v_count[0]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  vga_synchronizer/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[0]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/h_count_reg[0]/Q
                         net (fo=11, routed)          0.208     0.349    vga_synchronizer/h_count[0]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.042     0.391 r  vga_synchronizer/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    vga_synchronizer/h_count_0[1]
    SLICE_X4Y39          FDRE                                         r  vga_synchronizer/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[0]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_synchronizer/h_count_reg[0]/Q
                         net (fo=11, routed)          0.208     0.349    vga_synchronizer/h_count[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  vga_synchronizer/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    vga_synchronizer/h_count_0[0]
    SLICE_X4Y39          FDRE                                         r  vga_synchronizer/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.183ns (44.064%)  route 0.232ns (55.936%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[4]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_synchronizer/h_count_reg[4]/Q
                         net (fo=23, routed)          0.232     0.373    vga_synchronizer/h_count[4]
    SLICE_X4Y37          LUT5 (Prop_lut5_I0_O)        0.042     0.415 r  vga_synchronizer/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.415    vga_synchronizer/h_count[4]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  vga_synchronizer/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_synchronizer/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_synchronizer/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.226ns (54.252%)  route 0.191ns (45.748%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  vga_synchronizer/h_count_reg[3]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_synchronizer/h_count_reg[3]/Q
                         net (fo=23, routed)          0.191     0.319    vga_synchronizer/h_count[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.098     0.417 r  vga_synchronizer/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.417    vga_synchronizer/h_count_0[5]
    SLICE_X2Y39          FDRE                                         r  vga_synchronizer/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------





