
// Copyright 2021 University of Manchester
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

`default_nettype none

(* FABulous, BelMap,
    I0_reg=0,
    I1_reg=1,
    I2_reg=2,
    I3_reg=3
*)
module InPass4_frame_config_mux #(
    parameter integer NoConfigBits = 4
) (
    (* FABulous, EXTERNAL *) input [3:0] I,
    output [3:0] O,
    // The "EXTERNAL" keyword will send this signal all the way to top
    // The "SHARED" keyword allows multiple BELs using the same port (e.g. for exporting a clock to the top)
    (* FABulous, EXTERNAL, SHARED_PORT *)
    input UserCLK,
    // All primitive pins that are connected to the switch matrix have to go before the "GLOBAL" label
    (* FABulous, GLOBAL *) input [NoConfigBits - 1 : 0] ConfigBits
    //_____   ______
    //    I----+--->|FLOP|-Q-|1 M |
    //         |             |  U |-------> O
    //         +-------------|0 X |
);
    reg [3:0] Q;

    always @(posedge UserCLK) begin
        Q <= I;
    end

    // ConfigBits ( '0' combinatorial; '1' registered )
    cus_mux21 cus_mux21_inst0 (
        .A0(I[0]),
        .A1(Q[0]),
        .S (ConfigBits[0]),
        .X (O[0])
    );

    cus_mux21 cus_mux21_inst1 (
        .A0(I[1]),
        .A1(Q[1]),
        .S (ConfigBits[1]),
        .X (O[1])
    );

    cus_mux21 cus_mux21_inst2 (
        .A0(I[2]),
        .A1(Q[2]),
        .S (ConfigBits[2]),
        .X (O[2])
    );

    cus_mux21 cus_mux21_inst3 (
        .A0(I[3]),
        .A1(Q[3]),
        .S (ConfigBits[3]),
        .X (O[3])
    );
endmodule
`default_nettype wire
