{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740383457996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740383458008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 14:50:57 2025 " "Processing started: Mon Feb 24 14:50:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740383458008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740383458008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led7seg_4 -c led7seg_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off led7seg_4 -c led7seg_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740383458008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740383458218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740383458218 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "led7seg_4.v(18) " "Verilog HDL warning at led7seg_4.v(18): extended using \"x\" or \"z\"" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740383466170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "led7seg_4.v(47) " "Verilog HDL warning at led7seg_4.v(47): extended using \"x\" or \"z\"" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740383466170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/apps/quartus/user/source_verilog/led7seg_4.v 4 4 " "Found 4 design units, including 4 entities, in source file /apps/quartus/user/source_verilog/led7seg_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740383466170 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_7seg " "Found entity 2: decoder_7seg" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740383466170 ""} { "Info" "ISGN_ENTITY_NAME" "3 led7seg_2 " "Found entity 3: led7seg_2" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740383466170 ""} { "Info" "ISGN_ENTITY_NAME" "4 led7seg_4 " "Found entity 4: led7seg_4" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740383466170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740383466170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led7seg_4 " "Elaborating entity \"led7seg_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740383466235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg_2 led7seg_2:ins0 " "Elaborating entity \"led7seg_2\" for hierarchy \"led7seg_2:ins0\"" {  } { { "../Source_verilog/led7seg_4.v" "ins0" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740383466237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 led7seg_2:ins0\|mux4_1:ins1 " "Elaborating entity \"mux4_1\" for hierarchy \"led7seg_2:ins0\|mux4_1:ins1\"" {  } { { "../Source_verilog/led7seg_4.v" "ins1" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740383466237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg led7seg_2:ins0\|decoder_7seg:ins2 " "Elaborating entity \"decoder_7seg\" for hierarchy \"led7seg_2:ins0\|decoder_7seg:ins2\"" {  } { { "../Source_verilog/led7seg_4.v" "ins2" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740383466252 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins5\|mux4_1:ins1\|y\[0\] " "Converted tri-state buffer \"led7seg_2:ins5\|mux4_1:ins1\|y\[0\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins5\|mux4_1:ins1\|y\[1\] " "Converted tri-state buffer \"led7seg_2:ins5\|mux4_1:ins1\|y\[1\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins5\|mux4_1:ins1\|y\[2\] " "Converted tri-state buffer \"led7seg_2:ins5\|mux4_1:ins1\|y\[2\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins4\|mux4_1:ins1\|y\[0\] " "Converted tri-state buffer \"led7seg_2:ins4\|mux4_1:ins1\|y\[0\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins4\|mux4_1:ins1\|y\[1\] " "Converted tri-state buffer \"led7seg_2:ins4\|mux4_1:ins1\|y\[1\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins4\|mux4_1:ins1\|y\[2\] " "Converted tri-state buffer \"led7seg_2:ins4\|mux4_1:ins1\|y\[2\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins3\|mux4_1:ins1\|y\[0\] " "Converted tri-state buffer \"led7seg_2:ins3\|mux4_1:ins1\|y\[0\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins3\|mux4_1:ins1\|y\[1\] " "Converted tri-state buffer \"led7seg_2:ins3\|mux4_1:ins1\|y\[1\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins3\|mux4_1:ins1\|y\[2\] " "Converted tri-state buffer \"led7seg_2:ins3\|mux4_1:ins1\|y\[2\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins2\|mux4_1:ins1\|y\[0\] " "Converted tri-state buffer \"led7seg_2:ins2\|mux4_1:ins1\|y\[0\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins2\|mux4_1:ins1\|y\[1\] " "Converted tri-state buffer \"led7seg_2:ins2\|mux4_1:ins1\|y\[1\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins2\|mux4_1:ins1\|y\[2\] " "Converted tri-state buffer \"led7seg_2:ins2\|mux4_1:ins1\|y\[2\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins1\|mux4_1:ins1\|y\[0\] " "Converted tri-state buffer \"led7seg_2:ins1\|mux4_1:ins1\|y\[0\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins1\|mux4_1:ins1\|y\[1\] " "Converted tri-state buffer \"led7seg_2:ins1\|mux4_1:ins1\|y\[1\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins1\|mux4_1:ins1\|y\[2\] " "Converted tri-state buffer \"led7seg_2:ins1\|mux4_1:ins1\|y\[2\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins0\|mux4_1:ins1\|y\[0\] " "Converted tri-state buffer \"led7seg_2:ins0\|mux4_1:ins1\|y\[0\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins0\|mux4_1:ins1\|y\[1\] " "Converted tri-state buffer \"led7seg_2:ins0\|mux4_1:ins1\|y\[1\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "led7seg_2:ins0\|mux4_1:ins1\|y\[2\] " "Converted tri-state buffer \"led7seg_2:ins0\|mux4_1:ins1\|y\[2\]\" feeding internal logic into a wire" {  } { { "../Source_verilog/led7seg_4.v" "" { Text "D:/Apps/Quartus/User/Source_verilog/led7seg_4.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1740383466498 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1740383466498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740383466687 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Apps/Quartus/User/led7seg_4/output_files/led7seg_4.map.smsg " "Generated suppressed messages file D:/Apps/Quartus/User/led7seg_4/output_files/led7seg_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740383466969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740383467137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740383467137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740383467347 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740383467347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740383467347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740383467347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740383467363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 14:51:07 2025 " "Processing ended: Mon Feb 24 14:51:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740383467363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740383467363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740383467363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740383467363 ""}
