#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jun 12 00:47:17 2025
# Process ID: 653
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_3/project_3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 7463.223 ; gain = 77.676 ; free physical = 4812 ; free virtual = 8443
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Thu Jun 12 00:48:16 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Thu Jun 12 00:48:16 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7930.785 ; gain = 0.000 ; free physical = 2768 ; free virtual = 6816
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 8209.020 ; gain = 2.969 ; free physical = 2413 ; free virtual = 6461
Restored from archive | CPU: 0.130000 secs | Memory: 2.348587 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 8209.020 ; gain = 2.969 ; free physical = 2413 ; free virtual = 6461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8611.934 ; gain = 0.000 ; free physical = 2046 ; free virtual = 6094
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 79 instances

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 8934.637 ; gain = 1412.363 ; free physical = 1711 ; free virtual = 5762
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 9704.746 ; gain = 698.074 ; free physical = 1197 ; free virtual = 5252
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD1
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD26
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Counter_0
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD1
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.IBUF_HD26
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module xil_defaultlib.IBUF_HD36
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:03:50 ; elapsed = 00:00:43 . Memory (MB): peak = 9706.746 ; gain = 2.000 ; free physical = 1013 ; free virtual = 5242
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:05:38 ; elapsed = 00:01:43 . Memory (MB): peak = 9746.566 ; gain = 2224.293 ; free physical = 831 ; free virtual = 5071
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9801.402 ; gain = 52.836 ; free physical = 838 ; free virtual = 5078
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9818.402 ; gain = 0.000 ; free physical = 686 ; free virtual = 4971
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [/home/hieu/workspace/vhdl_pj_end/project_3/project_3.srcs/constrs_1/new/c.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9874.430 ; gain = 0.000 ; free physical = 623 ; free virtual = 4907
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 79 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 9919.527 ; gain = 101.125 ; free physical = 440 ; free virtual = 4724
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD100
INFO: [VRFC 10-311] analyzing module IBUF_HD101
INFO: [VRFC 10-311] analyzing module IBUF_HD102
INFO: [VRFC 10-311] analyzing module IBUF_HD103
INFO: [VRFC 10-311] analyzing module IBUF_HD104
INFO: [VRFC 10-311] analyzing module IBUF_HD105
INFO: [VRFC 10-311] analyzing module IBUF_HD106
INFO: [VRFC 10-311] analyzing module IBUF_HD107
INFO: [VRFC 10-311] analyzing module IBUF_HD108
INFO: [VRFC 10-311] analyzing module IBUF_HD109
INFO: [VRFC 10-311] analyzing module IBUF_HD110
INFO: [VRFC 10-311] analyzing module IBUF_HD111
INFO: [VRFC 10-311] analyzing module IBUF_HD112
INFO: [VRFC 10-311] analyzing module IBUF_HD113
INFO: [VRFC 10-311] analyzing module IBUF_HD114
INFO: [VRFC 10-311] analyzing module IBUF_HD115
INFO: [VRFC 10-311] analyzing module IBUF_HD116
INFO: [VRFC 10-311] analyzing module IBUF_HD117
INFO: [VRFC 10-311] analyzing module IBUF_HD118
INFO: [VRFC 10-311] analyzing module IBUF_HD119
INFO: [VRFC 10-311] analyzing module IBUF_HD120
INFO: [VRFC 10-311] analyzing module IBUF_HD121
INFO: [VRFC 10-311] analyzing module IBUF_HD122
INFO: [VRFC 10-311] analyzing module IBUF_HD123
INFO: [VRFC 10-311] analyzing module IBUF_HD124
INFO: [VRFC 10-311] analyzing module IBUF_HD125
INFO: [VRFC 10-311] analyzing module IBUF_HD126
INFO: [VRFC 10-311] analyzing module IBUF_HD127
INFO: [VRFC 10-311] analyzing module IBUF_HD128
INFO: [VRFC 10-311] analyzing module IBUF_HD129
INFO: [VRFC 10-311] analyzing module IBUF_HD130
INFO: [VRFC 10-311] analyzing module IBUF_HD131
INFO: [VRFC 10-311] analyzing module IBUF_HD132
INFO: [VRFC 10-311] analyzing module IBUF_HD133
INFO: [VRFC 10-311] analyzing module IBUF_HD134
INFO: [VRFC 10-311] analyzing module IBUF_HD135
INFO: [VRFC 10-311] analyzing module IBUF_HD136
INFO: [VRFC 10-311] analyzing module IBUF_HD137
INFO: [VRFC 10-311] analyzing module IBUF_HD138
INFO: [VRFC 10-311] analyzing module IBUF_HD139
INFO: [VRFC 10-311] analyzing module IBUF_HD140
INFO: [VRFC 10-311] analyzing module IBUF_HD141
INFO: [VRFC 10-311] analyzing module IBUF_HD142
INFO: [VRFC 10-311] analyzing module IBUF_HD143
INFO: [VRFC 10-311] analyzing module IBUF_HD144
INFO: [VRFC 10-311] analyzing module IBUF_HD145
INFO: [VRFC 10-311] analyzing module IBUF_HD146
INFO: [VRFC 10-311] analyzing module IBUF_HD147
INFO: [VRFC 10-311] analyzing module IBUF_HD148
INFO: [VRFC 10-311] analyzing module IBUF_HD149
INFO: [VRFC 10-311] analyzing module IBUF_HD150
INFO: [VRFC 10-311] analyzing module IBUF_HD151
INFO: [VRFC 10-311] analyzing module IBUF_HD152
INFO: [VRFC 10-311] analyzing module IBUF_HD153
INFO: [VRFC 10-311] analyzing module IBUF_HD154
INFO: [VRFC 10-311] analyzing module IBUF_HD155
INFO: [VRFC 10-311] analyzing module IBUF_HD156
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Counter_0
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IBUF_HD100
Compiling module xil_defaultlib.IBUF_HD101
Compiling module xil_defaultlib.IBUF_HD102
Compiling module xil_defaultlib.IBUF_HD103
Compiling module xil_defaultlib.IBUF_HD104
Compiling module xil_defaultlib.IBUF_HD105
Compiling module xil_defaultlib.IBUF_HD106
Compiling module xil_defaultlib.IBUF_HD107
Compiling module xil_defaultlib.IBUF_HD108
Compiling module xil_defaultlib.IBUF_HD109
Compiling module xil_defaultlib.IBUF_HD110
Compiling module xil_defaultlib.IBUF_HD111
Compiling module xil_defaultlib.IBUF_HD112
Compiling module xil_defaultlib.IBUF_HD113
Compiling module xil_defaultlib.IBUF_HD114
Compiling module xil_defaultlib.IBUF_HD115
Compiling module xil_defaultlib.IBUF_HD116
Compiling module xil_defaultlib.IBUF_HD117
Compiling module xil_defaultlib.IBUF_HD118
Compiling module xil_defaultlib.IBUF_HD119
Compiling module xil_defaultlib.IBUF_HD120
Compiling module xil_defaultlib.IBUF_HD121
Compiling module xil_defaultlib.IBUF_HD122
Compiling module xil_defaultlib.IBUF_HD123
Compiling module xil_defaultlib.IBUF_HD124
Compiling module xil_defaultlib.IBUF_HD125
Compiling module xil_defaultlib.IBUF_HD126
Compiling module xil_defaultlib.IBUF_HD127
Compiling module xil_defaultlib.IBUF_HD128
Compiling module xil_defaultlib.IBUF_HD129
Compiling module xil_defaultlib.IBUF_HD130
Compiling module xil_defaultlib.IBUF_HD131
Compiling module xil_defaultlib.IBUF_HD132
Compiling module xil_defaultlib.IBUF_HD133
Compiling module xil_defaultlib.IBUF_HD134
Compiling module xil_defaultlib.IBUF_HD135
Compiling module xil_defaultlib.IBUF_HD136
Compiling module xil_defaultlib.IBUF_HD137
Compiling module xil_defaultlib.IBUF_HD138
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD139
Compiling module xil_defaultlib.IBUF_HD140
Compiling module xil_defaultlib.IBUF_HD141
Compiling module xil_defaultlib.IBUF_HD142
Compiling module xil_defaultlib.IBUF_HD143
Compiling module xil_defaultlib.IBUF_HD144
Compiling module xil_defaultlib.IBUF_HD145
Compiling module xil_defaultlib.IBUF_HD146
Compiling module xil_defaultlib.IBUF_HD147
Compiling module xil_defaultlib.IBUF_HD148
Compiling module xil_defaultlib.IBUF_HD149
Compiling module xil_defaultlib.IBUF_HD150
Compiling module xil_defaultlib.IBUF_HD151
Compiling module xil_defaultlib.IBUF_HD152
Compiling module xil_defaultlib.IBUF_HD153
Compiling module xil_defaultlib.IBUF_HD154
Compiling module xil_defaultlib.IBUF_HD155
Compiling module xil_defaultlib.IBUF_HD156
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/xsim.dir/tb_IntegralImage_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 12 00:56:45 2025...
run_program: Time (s): cpu = 00:03:33 ; elapsed = 00:00:46 . Memory (MB): peak = 9932.402 ; gain = 0.000 ; free physical = 705 ; free virtual = 4753
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_synth -key {Post-Synthesis:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:04:26 ; elapsed = 00:01:08 . Memory (MB): peak = 9956.227 ; gain = 137.824 ; free physical = 585 ; free virtual = 4634
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_2
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9970.180 ; gain = 0.000 ; free physical = 584 ; free virtual = 4619
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_3
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_IntegralImage_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD100
INFO: [VRFC 10-311] analyzing module IBUF_HD101
INFO: [VRFC 10-311] analyzing module IBUF_HD102
INFO: [VRFC 10-311] analyzing module IBUF_HD103
INFO: [VRFC 10-311] analyzing module IBUF_HD104
INFO: [VRFC 10-311] analyzing module IBUF_HD105
INFO: [VRFC 10-311] analyzing module IBUF_HD106
INFO: [VRFC 10-311] analyzing module IBUF_HD107
INFO: [VRFC 10-311] analyzing module IBUF_HD108
INFO: [VRFC 10-311] analyzing module IBUF_HD109
INFO: [VRFC 10-311] analyzing module IBUF_HD110
INFO: [VRFC 10-311] analyzing module IBUF_HD111
INFO: [VRFC 10-311] analyzing module IBUF_HD112
INFO: [VRFC 10-311] analyzing module IBUF_HD113
INFO: [VRFC 10-311] analyzing module IBUF_HD114
INFO: [VRFC 10-311] analyzing module IBUF_HD115
INFO: [VRFC 10-311] analyzing module IBUF_HD116
INFO: [VRFC 10-311] analyzing module IBUF_HD117
INFO: [VRFC 10-311] analyzing module IBUF_HD118
INFO: [VRFC 10-311] analyzing module IBUF_HD119
INFO: [VRFC 10-311] analyzing module IBUF_HD120
INFO: [VRFC 10-311] analyzing module IBUF_HD121
INFO: [VRFC 10-311] analyzing module IBUF_HD122
INFO: [VRFC 10-311] analyzing module IBUF_HD123
INFO: [VRFC 10-311] analyzing module IBUF_HD124
INFO: [VRFC 10-311] analyzing module IBUF_HD125
INFO: [VRFC 10-311] analyzing module IBUF_HD126
INFO: [VRFC 10-311] analyzing module IBUF_HD127
INFO: [VRFC 10-311] analyzing module IBUF_HD128
INFO: [VRFC 10-311] analyzing module IBUF_HD129
INFO: [VRFC 10-311] analyzing module IBUF_HD130
INFO: [VRFC 10-311] analyzing module IBUF_HD131
INFO: [VRFC 10-311] analyzing module IBUF_HD132
INFO: [VRFC 10-311] analyzing module IBUF_HD133
INFO: [VRFC 10-311] analyzing module IBUF_HD134
INFO: [VRFC 10-311] analyzing module IBUF_HD135
INFO: [VRFC 10-311] analyzing module IBUF_HD136
INFO: [VRFC 10-311] analyzing module IBUF_HD137
INFO: [VRFC 10-311] analyzing module IBUF_HD138
INFO: [VRFC 10-311] analyzing module IBUF_HD139
INFO: [VRFC 10-311] analyzing module IBUF_HD140
INFO: [VRFC 10-311] analyzing module IBUF_HD141
INFO: [VRFC 10-311] analyzing module IBUF_HD142
INFO: [VRFC 10-311] analyzing module IBUF_HD143
INFO: [VRFC 10-311] analyzing module IBUF_HD144
INFO: [VRFC 10-311] analyzing module IBUF_HD145
INFO: [VRFC 10-311] analyzing module IBUF_HD146
INFO: [VRFC 10-311] analyzing module IBUF_HD147
INFO: [VRFC 10-311] analyzing module IBUF_HD148
INFO: [VRFC 10-311] analyzing module IBUF_HD149
INFO: [VRFC 10-311] analyzing module IBUF_HD150
INFO: [VRFC 10-311] analyzing module IBUF_HD151
INFO: [VRFC 10-311] analyzing module IBUF_HD152
INFO: [VRFC 10-311] analyzing module IBUF_HD153
INFO: [VRFC 10-311] analyzing module IBUF_HD154
INFO: [VRFC 10-311] analyzing module IBUF_HD155
INFO: [VRFC 10-311] analyzing module IBUF_HD156
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 9970.180 ; gain = 0.000 ; free physical = 624 ; free virtual = 4681
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/synth/timing/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_synth.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Counter_0
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IBUF_HD100
Compiling module xil_defaultlib.IBUF_HD101
Compiling module xil_defaultlib.IBUF_HD102
Compiling module xil_defaultlib.IBUF_HD103
Compiling module xil_defaultlib.IBUF_HD104
Compiling module xil_defaultlib.IBUF_HD105
Compiling module xil_defaultlib.IBUF_HD106
Compiling module xil_defaultlib.IBUF_HD107
Compiling module xil_defaultlib.IBUF_HD108
Compiling module xil_defaultlib.IBUF_HD109
Compiling module xil_defaultlib.IBUF_HD110
Compiling module xil_defaultlib.IBUF_HD111
Compiling module xil_defaultlib.IBUF_HD112
Compiling module xil_defaultlib.IBUF_HD113
Compiling module xil_defaultlib.IBUF_HD114
Compiling module xil_defaultlib.IBUF_HD115
Compiling module xil_defaultlib.IBUF_HD116
Compiling module xil_defaultlib.IBUF_HD117
Compiling module xil_defaultlib.IBUF_HD118
Compiling module xil_defaultlib.IBUF_HD119
Compiling module xil_defaultlib.IBUF_HD120
Compiling module xil_defaultlib.IBUF_HD121
Compiling module xil_defaultlib.IBUF_HD122
Compiling module xil_defaultlib.IBUF_HD123
Compiling module xil_defaultlib.IBUF_HD124
Compiling module xil_defaultlib.IBUF_HD125
Compiling module xil_defaultlib.IBUF_HD126
Compiling module xil_defaultlib.IBUF_HD127
Compiling module xil_defaultlib.IBUF_HD128
Compiling module xil_defaultlib.IBUF_HD129
Compiling module xil_defaultlib.IBUF_HD130
Compiling module xil_defaultlib.IBUF_HD131
Compiling module xil_defaultlib.IBUF_HD132
Compiling module xil_defaultlib.IBUF_HD133
Compiling module xil_defaultlib.IBUF_HD134
Compiling module xil_defaultlib.IBUF_HD135
Compiling module xil_defaultlib.IBUF_HD136
Compiling module xil_defaultlib.IBUF_HD137
Compiling module xil_defaultlib.IBUF_HD138
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD139
Compiling module xil_defaultlib.IBUF_HD140
Compiling module xil_defaultlib.IBUF_HD141
Compiling module xil_defaultlib.IBUF_HD142
Compiling module xil_defaultlib.IBUF_HD143
Compiling module xil_defaultlib.IBUF_HD144
Compiling module xil_defaultlib.IBUF_HD145
Compiling module xil_defaultlib.IBUF_HD146
Compiling module xil_defaultlib.IBUF_HD147
Compiling module xil_defaultlib.IBUF_HD148
Compiling module xil_defaultlib.IBUF_HD149
Compiling module xil_defaultlib.IBUF_HD150
Compiling module xil_defaultlib.IBUF_HD151
Compiling module xil_defaultlib.IBUF_HD152
Compiling module xil_defaultlib.IBUF_HD153
Compiling module xil_defaultlib.IBUF_HD154
Compiling module xil_defaultlib.IBUF_HD155
Compiling module xil_defaultlib.IBUF_HD156
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_synth
run_program: Time (s): cpu = 00:03:37 ; elapsed = 00:00:43 . Memory (MB): peak = 9970.180 ; gain = 0.000 ; free physical = 728 ; free virtual = 4679
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:03:37 ; elapsed = 00:00:43 . Memory (MB): peak = 9970.180 ; gain = 0.000 ; free physical = 728 ; free virtual = 4679
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:04:17 ; elapsed = 00:00:58 . Memory (MB): peak = 9970.180 ; gain = 0.000 ; free physical = 626 ; free virtual = 4576
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6550 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD1
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD26
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Counter_0
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="MIDDLE...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="FIRST"...
Compiling module simprims_ver.RAMB36E2(CASCADE_ORDER_B="LAST",...
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD1
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.IBUF_HD7
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD8
Compiling module xil_defaultlib.IBUF_HD9
Compiling module xil_defaultlib.IBUF_HD10
Compiling module xil_defaultlib.IBUF_HD11
Compiling module xil_defaultlib.IBUF_HD12
Compiling module xil_defaultlib.IBUF_HD13
Compiling module xil_defaultlib.IBUF_HD14
Compiling module xil_defaultlib.IBUF_HD15
Compiling module xil_defaultlib.IBUF_HD16
Compiling module xil_defaultlib.IBUF_HD17
Compiling module xil_defaultlib.IBUF_HD18
Compiling module xil_defaultlib.IBUF_HD19
Compiling module xil_defaultlib.IBUF_HD20
Compiling module xil_defaultlib.IBUF_HD21
Compiling module xil_defaultlib.IBUF_HD22
Compiling module xil_defaultlib.IBUF_HD23
Compiling module xil_defaultlib.IBUF_HD24
Compiling module xil_defaultlib.IBUF_HD25
Compiling module xil_defaultlib.IBUF_HD26
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module xil_defaultlib.IBUF_HD36
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:02:49 ; elapsed = 00:00:34 . Memory (MB): peak = 9981.176 ; gain = 0.000 ; free physical = 734 ; free virtual = 4597
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:03:04 ; elapsed = 00:00:42 . Memory (MB): peak = 9986.176 ; gain = 5.000 ; free physical = 627 ; free virtual = 4491
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/data/verilog/src/unisims/RAMB36E2.v" Line 3598: Timing violation in scope /tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory_reg_bram_25/TChk3598_24312 at time 612083 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9986.176 ; gain = 0.000 ; free physical = 629 ; free virtual = 4475
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 12 01:08:56 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Thu Jun 12 01:08:56 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 12 01:10:31 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Thu Jun 12 01:10:31 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 12 01:12:50 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Thu Jun 12 01:12:50 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 12 01:14:29 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Thu Jun 12 01:14:29 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 12 01:16:36 2025] Launched synth_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/synth_1/runme.log
[Thu Jun 12 01:16:36 2025] Launched impl_1...
Run output will be captured here: /home/hieu/workspace/vhdl_pj_end/project_3/project_3.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [counter_default]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [integralimage_default]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10380.824 ; gain = 3.988 ; free physical = 1148 ; free virtual = 2641
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
