<h1 align="center">
  <span style="color:#581845;">#️⃣ 6-bit ALU Verification with <span style="color:#FF5733;">UVM</span> & <span style="color:#582eff;">SVA</span></span><br>
  <span style="font-weight:normal;font-size:1.5rem;">(Reset Agent Included)</span>
</h1>

<p align="center">
  <em>Comprehensive design & verification of a custom ALU with modern methodologies</em>
</p>

<p align="center">
  <img src="https://img.shields.io/badge/SystemVerilog-581845?style=flat-square&logo=verilog">
  <img src="https://img.shields.io/badge/Verilog-900C3F?style=flat-square&logo=verilog">
  <img src="https://img.shields.io/badge/VHDL-C70039?style=flat-square&logo=verilog">
  <img src="https://img.shields.io/badge/UVM-FF5733?style=flat-square">
  <img src="https://img.shields.io/badge/SVA-582eff?style=flat-square">
  <img src="https://img.shields.io/badge/Cocotb-de0029?style=flat-square">
</p>

---

## <span style="color:#FF5733;">📁 Repository Structure</span>

| Folder            | Description                                          |
|-------------------|------------------------------------------------------|
| <span style="color:#581845;">`/rtl`</span>            | ALU RTL design sources (SystemVerilog)           |
| <span style="color:#FF5733;">`/dv`</span>             | UVM-based testbench & verification environment   |
| <span style="color:#582eff;">`/illustrations`</span>  | Diagrams and documentation assets                |

---

## <span style="color:#C70039;">✨ Features</span>

- <span style="color:#581845;">6-bit Configurable Arithmetic Logic Unit</span>
- <span style="color:#FF5733;">UVM Testbench:</span> Modular and reusable verification environment
- <span style="color:#582eff;">SystemVerilog Assertions (SVA):</span> Property-based and formal checks
- <span style="color:#900C3F;">Dedicated Reset Agent:</span> Isolates and tests reset logic and scenarios
- <span style="color:#C70039;">Constrained Random Stimulus & Functional Coverage</span>
- <span style="color:#de0029;">Illustrations:</span> Block diagrams and waveforms for easier understanding

---

## <span style="color:#581845;">🚀 Getting Started</span>

<details>
<summary><b>Clone the repository</b></summary>

```bash
git clone https://github.com/AbdelrahmanYassien11/6bit-ALU-UVM-SVA-Verification.git
```
</details>

<details>
<summary><b>Explore the folders</b></summary>

- <span style="color:#581845;">RTL design in <code>/rtl</code></span>
- <span style="color:#FF5733;">UVM testbench in <code>/dv</code></span>
- <span style="color:#582eff;">Diagrams in <code>/illustrations</code></span>
</details>

<details>
<summary><b>Run Simulations</b></summary>

- Use your preferred simulator (e.g., QuestaSim, ModelSim, VCS)
- Example (using Makefile if provided):

```bash
cd dv
make run
```
</details>

---

## <span style="color:#FF5733;">📝 Documentation</span>

- **ALU Features & Operations:** See <span style="color:#581845;">`/rtl`</span> and <span style="color:#582eff;">`/illustrations`</span>
- **Verification Plan & Test Strategy:** See <span style="color:#FF5733;">`/dv`</span> and <span style="color:#582eff;">`/illustrations`</span>
- **Reset Agent Details:** <span style="color:#FF5733;">`/dv/agents/reset_agent/`</span> (if present)

---

## <span style="color:#C70039;">🤝 Contributions</span>

Worked on this project alongside my dear friend & colleague **Youssef** – check him out!  
<p align="center">
  <a href="https://github.com/YoussefNasser11/YoussefNasser11" style="color:#FF5733;">https://github.com/YoussefNasser11/YoussefNasser11</a>
</p>

Future contributions, issues, and PRs are welcome! For major changes, please open an issue first to discuss your ideas.

---

## <span style="color:#582eff;">📫 Contact</span>

- GitHub: [AbdelrahmanYassien11](https://github.com/AbdelrahmanYassien11)
- LinkedIn: [Abdelrahman Mohamad Yassien](https://www.linkedin.com/in/abdelrahman-mohamad-yassien)

---

<!-- 
Color Palette Reference:
- SystemVerilog: #581845
- Verilog: #900C3F
- VHDL: #C70039
- UVM: #FF5733
- SVA: #582eff
- Cocotb: #de0029
-->