///*** 1_main ***///
START: main_bb0;

FROM: main_bb0;
v0 := nondet();
v1 := nondet();
var__temp_vx.0 := v0;
var__temp_vres.0 := 0;
vx.0 := var__temp_vx.0;
vres.0 := var__temp_vres.0;
TO: main_bb1;

FROM: main_bb1;
TO: main_bb1_end;

FROM: main_bb1_end;
assume((vx.0 >= v1) && (v1 > 0));
TO: main_bb2;

FROM: main_bb1_end;
assume((vx.0 < v1) || (v1 <= 0));
TO: main_bb3;

FROM: main_bb2;
v4 := vx.0 - v1;
v5 := vres.0 + 1;
var__temp_vx.0 := v4;
var__temp_vres.0 := v5;
vx.0 := var__temp_vx.0;
vres.0 := var__temp_vres.0;
TO: main_bb1;

FROM: main_bb3;
TO: main_bb3_ret;

