{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749934264027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749934264038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 21:51:03 2025 " "Processing started: Sat Jun 14 21:51:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749934264038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934264038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProtoVDG -c ProtoVDG " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProtoVDG -c ProtoVDG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934264038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749934264600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749934264600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdbl.v 1 1 " "Found 1 design units, including 1 entities, in source file counterdbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterDbl " "Found entity 1: counterDbl" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formattiming.v 1 1 " "Found 1 design units, including 1 entities, in source file formattiming.v" { { "Info" "ISGN_ENTITY_NAME" "1 FormatTiming " "Found entity 1: FormatTiming" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formatselect.v 1 1 " "Found 1 design units, including 1 entities, in source file formatselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 FormatSelect " "Found entity 1: FormatSelect" {  } { { "FormatSelect.v" "" { Text "H:/Quartus/ProtoVDG/FormatSelect.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataselectpath.v 1 1 " "Found 1 design units, including 1 entities, in source file dataselectpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataSelectPath " "Found entity 1: DataSelectPath" {  } { { "DataSelectPath.v" "" { Text "H:/Quartus/ProtoVDG/DataSelectPath.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semiswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file semiswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemiSwitch " "Found entity 1: SemiSwitch" {  } { { "SemiSwitch.v" "" { Text "H:/Quartus/ProtoVDG/SemiSwitch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semi4rom.v 1 1 " "Found 1 design units, including 1 entities, in source file semi4rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semi4Rom " "Found entity 1: Semi4Rom" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semi6rom.v 1 1 " "Found 1 design units, including 1 entities, in source file semi6rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semi6Rom " "Found entity 1: Semi6Rom" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protovdg.v 1 1 " "Found 1 design units, including 1 entities, in source file protovdg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProtoVDG " "Found entity 1: ProtoVDG" {  } { { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphaintrom.v 1 1 " "Found 1 design units, including 1 entities, in source file alphaintrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlphaIntRom " "Found entity 1: AlphaIntRom" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphaswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file alphaswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlphaSwitch " "Found entity 1: AlphaSwitch" {  } { { "AlphaSwitch.v" "" { Text "H:/Quartus/ProtoVDG/AlphaSwitch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file rawswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 RawSwitch " "Found entity 1: RawSwitch" {  } { { "RawSwitch.v" "" { Text "H:/Quartus/ProtoVDG/RawSwitch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawshift.v 1 1 " "Found 1 design units, including 1 entities, in source file rawshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 RawShift " "Found entity 1: RawShift" {  } { { "RawShift.v" "" { Text "H:/Quartus/ProtoVDG/RawShift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semishift.v 1 1 " "Found 1 design units, including 1 entities, in source file semishift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemiShift " "Found entity 1: SemiShift" {  } { { "SemiShift.v" "" { Text "H:/Quartus/ProtoVDG/SemiShift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourmap.v 1 1 " "Found 1 design units, including 1 entities, in source file colourmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColourMap " "Found entity 1: ColourMap" {  } { { "ColourMap.v" "" { Text "H:/Quartus/ProtoVDG/ColourMap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourmux.v 1 1 " "Found 1 design units, including 1 entities, in source file colourmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColourMux " "Found entity 1: ColourMux" {  } { { "ColourMux.v" "" { Text "H:/Quartus/ProtoVDG/ColourMux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749934271855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProtoVDG " "Elaborating entity \"ProtoVDG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749934271902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FormatSelect FormatSelect:FrmtSel " "Elaborating entity \"FormatSelect\" for hierarchy \"FormatSelect:FrmtSel\"" {  } { { "ProtoVDG.v" "FrmtSel" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FormatTiming FormatTiming:FmtTiming " "Elaborating entity \"FormatTiming\" for hierarchy \"FormatTiming:FmtTiming\"" {  } { { "ProtoVDG.v" "FmtTiming" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FormatTiming.v(129) " "Verilog HDL assignment warning at FormatTiming.v(129): truncated value with size 32 to match size of target (10)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271936 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FormatTiming.v(130) " "Verilog HDL assignment warning at FormatTiming.v(130): truncated value with size 32 to match size of target (10)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271936 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FormatTiming.v(131) " "Verilog HDL assignment warning at FormatTiming.v(131): truncated value with size 32 to match size of target (10)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271936 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "u_da0 FormatTiming.v(136) " "Verilog HDL Always Construct warning at FormatTiming.v(136): variable \"u_da0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1749934271936 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u_da0 FormatTiming.v(134) " "Verilog HDL Always Construct warning at FormatTiming.v(134): inferring latch(es) for variable \"u_da0\", which holds its previous value in one or more paths through the always construct" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749934271936 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_da0 FormatTiming.v(135) " "Inferred latch for \"u_da0\" at FormatTiming.v(135)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934271937 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FormatTiming:FmtTiming\|counter:lines " "Elaborating entity \"counter\" for hierarchy \"FormatTiming:FmtTiming\|counter:lines\"" {  } { { "FormatTiming.v" "lines" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.v(37) " "Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (9)" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271945 "|ProtoVDG|FormatTiming:FmtTiming|counter:lines"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterDbl FormatTiming:FmtTiming\|counterDbl:cols " "Elaborating entity \"counterDbl\" for hierarchy \"FormatTiming:FmtTiming\|counterDbl:cols\"" {  } { { "FormatTiming.v" "cols" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counterDbl.v(43) " "Verilog HDL assignment warning at counterDbl.v(43): truncated value with size 32 to match size of target (9)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271951 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counterDbl.v(50) " "Verilog HDL assignment warning at counterDbl.v(50): truncated value with size 32 to match size of target (9)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271952 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterDbl FormatTiming:FmtTiming\|counterDbl:pCount " "Elaborating entity \"counterDbl\" for hierarchy \"FormatTiming:FmtTiming\|counterDbl:pCount\"" {  } { { "FormatTiming.v" "pCount" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counterDbl.v(43) " "Verilog HDL assignment warning at counterDbl.v(43): truncated value with size 32 to match size of target (3)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271959 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:pCount"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counterDbl.v(50) " "Verilog HDL assignment warning at counterDbl.v(50): truncated value with size 32 to match size of target (3)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271960 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:pCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FormatTiming:FmtTiming\|counter:clkDiv2 " "Elaborating entity \"counter\" for hierarchy \"FormatTiming:FmtTiming\|counter:clkDiv2\"" {  } { { "FormatTiming.v" "clkDiv2" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(37) " "Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271966 "|ProtoVDG|FormatTiming:FmtTiming|counter:clkDiv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FormatTiming:FmtTiming\|counter:rc " "Elaborating entity \"counter\" for hierarchy \"FormatTiming:FmtTiming\|counter:rc\"" {  } { { "FormatTiming.v" "rc" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(37) " "Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934271971 "|ProtoVDG|FormatTiming:FmtTiming|counter:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataSelectPath DataSelectPath:DataSel " "Elaborating entity \"DataSelectPath\" for hierarchy \"DataSelectPath:DataSel\"" {  } { { "ProtoVDG.v" "DataSel" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemiSwitch SemiSwitch:SemiSw " "Elaborating entity \"SemiSwitch\" for hierarchy \"SemiSwitch:SemiSw\"" {  } { { "ProtoVDG.v" "SemiSw" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Semi4Rom Semi4Rom:S4Rom " "Elaborating entity \"Semi4Rom\" for hierarchy \"Semi4Rom:S4Rom\"" {  } { { "ProtoVDG.v" "S4Rom" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271990 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.data_a 0 Semi4Rom.v(28) " "Net \"semiData.data_a\" at Semi4Rom.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934271992 "|ProtoVDG|Semi4Rom:S4Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.waddr_a 0 Semi4Rom.v(28) " "Net \"semiData.waddr_a\" at Semi4Rom.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934271992 "|ProtoVDG|Semi4Rom:S4Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.we_a 0 Semi4Rom.v(28) " "Net \"semiData.we_a\" at Semi4Rom.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934271992 "|ProtoVDG|Semi4Rom:S4Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Semi6Rom Semi6Rom:S6Rom " "Elaborating entity \"Semi6Rom\" for hierarchy \"Semi6Rom:S6Rom\"" {  } { { "ProtoVDG.v" "S6Rom" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934271999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Semi6Rom.v(38) " "Verilog HDL assignment warning at Semi6Rom.v(38): truncated value with size 32 to match size of target (4)" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934272000 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.data_a 0 Semi6Rom.v(29) " "Net \"semiData.data_a\" at Semi6Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934272001 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.waddr_a 0 Semi6Rom.v(29) " "Net \"semiData.waddr_a\" at Semi6Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934272001 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.we_a 0 Semi6Rom.v(29) " "Net \"semiData.we_a\" at Semi6Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934272001 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlphaIntRom AlphaIntRom:AIRom " "Elaborating entity \"AlphaIntRom\" for hierarchy \"AlphaIntRom:AIRom\"" {  } { { "ProtoVDG.v" "AIRom" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934272007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 AlphaIntRom.v(544) " "Verilog HDL assignment warning at AlphaIntRom.v(544): truncated value with size 11 to match size of target (8)" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749934272049 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphaData.data_a 0 AlphaIntRom.v(27) " "Net \"alphaData.data_a\" at AlphaIntRom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934272051 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphaData.waddr_a 0 AlphaIntRom.v(27) " "Net \"alphaData.waddr_a\" at AlphaIntRom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934272051 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphaData.we_a 0 AlphaIntRom.v(27) " "Net \"alphaData.we_a\" at AlphaIntRom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1749934272051 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlphaSwitch AlphaSwitch:AlphaSw " "Elaborating entity \"AlphaSwitch\" for hierarchy \"AlphaSwitch:AlphaSw\"" {  } { { "ProtoVDG.v" "AlphaSw" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934272058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RawShift RawShift:AlphaSf " "Elaborating entity \"RawShift\" for hierarchy \"RawShift:AlphaSf\"" {  } { { "ProtoVDG.v" "AlphaSf" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934272064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemiShift SemiShift:SemiSf " "Elaborating entity \"SemiShift\" for hierarchy \"SemiShift:SemiSf\"" {  } { { "ProtoVDG.v" "SemiSf" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934272071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourMap ColourMap:AlphaMap " "Elaborating entity \"ColourMap\" for hierarchy \"ColourMap:AlphaMap\"" {  } { { "ProtoVDG.v" "AlphaMap" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934272077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourMux ColourMux:Palette " "Elaborating entity \"ColourMux\" for hierarchy \"ColourMux:Palette\"" {  } { { "ProtoVDG.v" "Palette" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749934272084 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 448 H:/Quartus/ProtoVDG/db/ProtoVDG.ram0_AlphaIntRom_c549b324.hdl.mif " "Memory depth (512) in the design file differs from memory depth (448) in the Memory Initialization File \"H:/Quartus/ProtoVDG/db/ProtoVDG.ram0_AlphaIntRom_c549b324.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749934272217 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[0\] " "No output dependent on input pin \"Data\[0\]\"" {  } { { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749934272713 "|ProtoVDG|Data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[2\] " "No output dependent on input pin \"Data\[2\]\"" {  } { { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749934272713 "|ProtoVDG|Data[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749934272713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749934272713 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749934272713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749934272713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749934272713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Quartus/ProtoVDG/output_files/ProtoVDG.map.smsg " "Generated suppressed messages file H:/Quartus/ProtoVDG/output_files/ProtoVDG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934272784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749934272812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 21:51:12 2025 " "Processing ended: Sat Jun 14 21:51:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749934272812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749934272812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749934272812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749934272812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1749934274433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749934274440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 21:51:13 2025 " "Processing started: Sat Jun 14 21:51:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749934274440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749934274440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProtoVDG -c ProtoVDG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProtoVDG -c ProtoVDG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749934274440 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749934274719 ""}
{ "Info" "0" "" "Project  = ProtoVDG" {  } {  } 0 0 "Project  = ProtoVDG" 0 0 "Fitter" 0 0 1749934274720 ""}
{ "Info" "0" "" "Revision = ProtoVDG" {  } {  } 0 0 "Revision = ProtoVDG" 0 0 "Fitter" 0 0 1749934274720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749934274773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749934274774 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ProtoVDG EPM240T100C3 " "Automatically selected device EPM240T100C3 for design ProtoVDG" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1749934274855 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1749934274936 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749934274945 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "RGB\[6\] PIN_46 " "Can't place node \"RGB\[6\]\" -- illegal location assignment PIN_46" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { RGB[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB\[6\]" } } } } { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Quartus/ProtoVDG/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749934275102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "RGB\[7\] PIN_45 " "Can't place node \"RGB\[7\]\" -- illegal location assignment PIN_45" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { RGB[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB\[7\]" } } } } { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Quartus/ProtoVDG/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749934275103 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Data\[2\] PIN_10 " "Can't place node \"Data\[2\]\" -- illegal location assignment PIN_10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[2\]" } } } } { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Quartus/ProtoVDG/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749934275103 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Data\[3\] PIN_11 " "Can't place node \"Data\[3\]\" -- illegal location assignment PIN_11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[3\]" } } } } { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Quartus/ProtoVDG/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749934275103 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Data\[1\] PIN_9 " "Can't place node \"Data\[1\]\" -- illegal location assignment PIN_9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Quartus/ProtoVDG/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1749934275103 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749934275104 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1749934275177 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 6 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749934275246 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 14 21:51:15 2025 " "Processing ended: Sat Jun 14 21:51:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749934275246 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749934275246 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749934275246 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749934275246 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749934275916 ""}
