<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$1027_INV$1127 <= ((Z_NDS(3) AND Z_NDS(2) AND Z_NDS(1) AND Z_NDS(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NSLAVE AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NCFGOUT AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT I_ACC(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	I_ACC(0) AND I_ZMA));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$1038 <= NOT (((EXP16_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(1) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(1) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND NOT DEBUG(6) AND NOT $OpTx$INV$27 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT $OpTx$INV$27 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP19_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(3) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NREQ(3) AND NOT P_NREQ(1) AND DEBUG(7)_BUFR AND $OpTx$INV$27 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND $OpTx$INV$27 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND NOT P_NREQ(1) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND $OpTx$INV$27 AND $OpTx$$OpTx$FX_DC$1027_INV$1127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(0) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$1027_INV$1127)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$33 <= ((Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT I_ACC(1) AND I_ACC(0) AND I_ZMA));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$40 <= (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$INV$27 <= ((Z_NSLAVE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT I_ACC(1) AND I_ACC(0) AND I_ZMA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(3) AND Z_NDS(2) AND Z_NDS(1) AND Z_NDS(0)));
</td></tr><tr><td>
FTCPE_DEBUG0: FTCPE port map (DEBUG(0),'1',I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_CE(0) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);
</td></tr><tr><td>
FTCPE_DEBUG1: FTCPE port map (DEBUG(1),DEBUG(0),I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_CE(1) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);
</td></tr><tr><td>
FTCPE_DEBUG2: FTCPE port map (DEBUG(2),DEBUG_T(2),I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_T(2) <= (DEBUG(0) AND DEBUG(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_CE(2) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);
</td></tr><tr><td>
FTCPE_DEBUG3: FTCPE port map (DEBUG(3),DEBUG_T(3),I_PCICLK2,DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF,'0',DEBUG_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_T(3) <= (DEBUG(0) AND DEBUG(1) AND DEBUG(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_CE(3) <= (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4);
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(4) <= THE_PCI_ARB/CURRENT_STATE_FSM_FFd1
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG(4) <= THE_PCI_ARB/CURRENT_STATE_FSM_FFd4;
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(5) <= NOT (DEBUG(7)_BUFR
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG(5) <= NOT (((DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1)));
</td></tr><tr><td>
FTCPE_DEBUG6: FTCPE port map (DEBUG(6),DEBUG_T(6),I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_T(6) <= ((DEBUG_11_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(3) AND P_NREQ(2) AND P_NREQ(1) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(2) AND P_NREQ(1) AND NOT P_NREQ(0) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(0) AND DEBUG(7)_BUFR AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(7)_BUFR AND NOT DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(2) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NREQ(2) AND NOT P_NREQ(1) AND NOT P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27));
</td></tr><tr><td>
FTCPE_DEBUG7_BUFR: FTCPE port map (DEBUG(7)_BUFR,DEBUG_T(7)_BUFR,I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DEBUG_T(7)_BUFR <= ((p_nreset_x.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(3) AND NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(1) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(7)_BUFR AND DEBUG(6) AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND P_NREQ(2) AND NOT P_NREQ(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND NOT P_NREQ(1) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(3) AND P_NREQ(1) AND P_NREQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(2) AND P_NREQ(1) AND P_NREQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(7)_BUFR AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(3) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NREQ(3) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NREQ(3) AND NOT P_NREQ(2) AND NOT P_NREQ(1) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(3) AND P_NREQ(1) AND NOT P_NREQ(0) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27));
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(7) <= DEBUG(7)_BUFR;
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(8) <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(9) <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(10) <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(11) <= (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3);
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(12) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(13) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(14) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG(15) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG_12_OBUF/DEBUG_12_OBUF_TRST <= ((NOT Z_NFCS AND NOT Z_NCFGOUT AND NOT cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NFCS AND Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NFCS AND NOT Z_NCFGOUT AND NOT I_ACC(1) AND I_ACC(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	I_ZMA));
</td></tr><tr><td>
</td></tr><tr><td>
DEBUG_3_OBUF/DEBUG_3_OBUF_RSTF <= ((NOT Z_NIORST)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
I_CFLT <= (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_AA(4) AND NOT Z_AA(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Z_AA(2) AND Z_AA(6) AND NOT Z_AA(5) AND Z_NCFGOUT AND NOT Z_AA(7));
</td></tr><tr><td>
</td></tr><tr><td>
I_DAOUT <= ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
I_DATA <= ((Z_DOE AND Z_READ AND NOT Z_NSLAVE AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	I_ACC(1) AND Z_NBERR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT I_ACC(0) AND Z_NBERR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Z_NBERR AND NOT I_ZMA));
</td></tr><tr><td>
</td></tr><tr><td>
I_NINT2 <= ((NOT pci_int_ena_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NINTD AND P_NINTC AND P_NINTB AND P_NINTA));
</td></tr><tr><td>
</td></tr><tr><td>
I_NINT6 <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
I_PCICLK <= NOT I_33M;
</td></tr><tr><td>
</td></tr><tr><td>
I_PCIDL <= (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NTRDY);
</td></tr><tr><td>
</td></tr><tr><td>
I_PCIENA <= NOT (((Z_READ AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)));
</td></tr><tr><td>
</td></tr><tr><td>
I_PLA(0) <= ((I_ACC(1) AND NOT I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(3) AND NOT Z_NDS(2) AND I_ACC(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(3) AND Z_NDS(1) AND NOT Z_NDS(0) AND I_ACC(1)));
</td></tr><tr><td>
</td></tr><tr><td>
I_PLA(1) <= ((Z_NDS(3) AND Z_NDS(2) AND NOT Z_NDS(1) AND I_ACC(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(3) AND Z_NDS(2) AND NOT Z_NDS(0) AND I_ACC(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	I_ACC(0)));
</td></tr><tr><td>
</td></tr><tr><td>
P_CBE_I(0) <= ((NOT Z_READ AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(3) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(3) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_READ AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_READ AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE(0) <= P_CBE_I(0) when P_CBE_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE_OE(0) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
P_CBE_I(1) <= NOT (((NOT Z_NDS(2) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NDS(2) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE(1) <= P_CBE_I(1) when P_CBE_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE_OE(1) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
P_CBE_I(2) <= ((Z_NDS(1) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(1) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND NOT I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND NOT I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND NOT I_ACC(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE(2) <= P_CBE_I(2) when P_CBE_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE_OE(2) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
P_CBE_I(3) <= ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND NOT I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(0) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND NOT I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND NOT I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(0) AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND I_ACC(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(1) AND I_ACC(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE(3) <= P_CBE_I(3) when P_CBE_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_CBE_OE(3) <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
P_CLKOUT(0) <= NOT I_33M;
</td></tr><tr><td>
</td></tr><tr><td>
P_CLKOUT(1) <= NOT I_33M;
</td></tr><tr><td>
</td></tr><tr><td>
P_CLKOUT(2) <= NOT I_33M;
</td></tr><tr><td>
</td></tr><tr><td>
P_CLKOUT(3) <= NOT I_33M;
</td></tr><tr><td>
</td></tr><tr><td>
P_NFRAME_I <= NOT ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_NFRAME <= P_NFRAME_I when P_NFRAME_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_NFRAME_OE <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
P_NGNT(0) <= NOT ((NOT DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));
</td></tr><tr><td>
</td></tr><tr><td>
P_NGNT(1) <= NOT ((NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));
</td></tr><tr><td>
</td></tr><tr><td>
P_NGNT(2) <= NOT ((DEBUG(7)_BUFR AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));
</td></tr><tr><td>
</td></tr><tr><td>
P_NGNT(3) <= NOT ((DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4));
</td></tr><tr><td>
</td></tr><tr><td>
P_NIRDY_I <= NOT ((THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_NIRDY <= P_NIRDY_I when P_NIRDY_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_NIRDY_OE <= NOT ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
P_NLOCK <= '1';
</td></tr><tr><td>
FDCPE_P_NRESET: FDCPE port map (P_NRESET,Z_ADA(31).PIN,P_NRESET_C,'0',NOT Z_NIORST,P_NRESET_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_NRESET_C <= (Z_DOE AND NOT Z_READ AND NOT Z_NSLAVE AND NOT Z_NDS(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_NRESET_CE <= (NOT Z_NCFGOUT AND NOT I_ACC(1) AND I_ACC(0) AND I_ZMA);
</td></tr><tr><td>
</td></tr><tr><td>
P_PAR_I <= dat_p
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_PAR_I <= cbe_p;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_PAR <= P_PAR_I when P_PAR_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P_PAR_OE <= p_par_ena;
</td></tr><tr><td>
FDCPE_THE_PCI_ARB/CURRENT_STATE_FSM_FFd1: FDCPE port map (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1,THE_PCI_ARB/CURRENT_STATE_FSM_FFd1_D,I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;THE_PCI_ARB/CURRENT_STATE_FSM_FFd1_D <= ((EXP20_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_DC$1038)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND P_NIRDY.PIN AND P_NFRAME.PIN AND NOT $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(2) AND NOT P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(3) AND P_NREQ(2) AND P_NREQ(1) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(2) AND P_NREQ(1) AND NOT P_NREQ(0) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(2) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DEBUG(6) AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND P_NIRDY.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NFRAME.PIN AND $OpTx$INV$27 AND NOT $OpTx$FX_DC$1038)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(3) AND P_NREQ(2) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(1) AND P_NREQ(0) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT P_NREQ(3) AND NOT P_NREQ(2) AND P_NREQ(0) AND DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DEBUG(0) AND DEBUG(1) AND DEBUG(2) AND DEBUG(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NREQ(2) AND NOT P_NREQ(1) AND NOT P_NREQ(0) AND NOT DEBUG(7)_BUFR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27));
</td></tr><tr><td>
FDCPE_THE_PCI_ARB/CURRENT_STATE_FSM_FFd4: FDCPE port map (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4,THE_PCI_ARB/CURRENT_STATE_FSM_FFd4_D,I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;THE_PCI_ARB/CURRENT_STATE_FSM_FFd4_D <= ((EXP27_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND P_NREQ(2) AND P_NREQ(1) AND P_NREQ(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND P_NIRDY.PIN AND P_NFRAME.PIN AND NOT $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(3) AND P_NREQ(0) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(0) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(0) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038 AND NOT $OpTx$FX_DC$40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NREQ(2) AND P_NREQ(1) AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(2) AND NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(2) AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038 AND NOT $OpTx$FX_DC$40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DEBUG(0) AND NOT P_NREQ(3) AND DEBUG(7)_BUFR AND NOT DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_NREQ(1) AND NOT DEBUG(7)_BUFR AND DEBUG(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND $OpTx$INV$27 AND $OpTx$FX_DC$1038 AND NOT $OpTx$FX_DC$40)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT $OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT P_NIRDY.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT P_NFRAME.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$INV$27)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND $OpTx$INV$27 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$1038));
</td></tr><tr><td>
FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1_D,I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1_D <= ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND P_NIRDY.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NFRAME.PIN));
</td></tr><tr><td>
FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2_D,I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2_D <= ((NOT Z_READ AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NSTOP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT P_NTRDY)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3_D,I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3_D <= ((NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(2) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(0) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cbp_x(0).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(2) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(1) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(1) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND P_NIRDY.PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NFRAME.PIN AND cycend_x AND NOT I_ZMA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(0) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND I_ACC(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT P_NSTOP AND P_NTRDY)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(1) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_NSLAVE AND NOT Z_NDS(0) AND NOT Z_NCFGOUT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_ARB/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT I_ACC(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P_NIRDY.PIN AND P_NFRAME.PIN AND cycend_x));
</td></tr><tr><td>
FDCPE_THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4: FDCPE port map (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4,THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4_D,I_PCICLK2,NOT Z_NIORST,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4_D <= ((NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND THE_PCI_ARB/CURRENT_STATE_FSM_FFd4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NIRDY.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NFRAME.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND NOT P_NTRDY)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT I_ACC(1) AND I_ACC(0) AND I_ZMA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NDS(3) AND Z_NDS(2) AND Z_NDS(1) AND Z_NDS(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/toc_ctr_x(0) AND THE_PCI_SEQ/toc_ctr_x(1) AND P_NSTOP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NSLAVE AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_NCFGOUT AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NSTOP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT P_NTRDY)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT cycend_x));
</td></tr><tr><td>
FDCPE_THE_PCI_SEQ/toc_ctr_x0: FDCPE port map (THE_PCI_SEQ/toc_ctr_x(0),THE_PCI_SEQ/toc_ctr_x(1),I_PCICLK2,THE_PCI_SEQ/toc_ctr_x(0)/THE_PCI_SEQ/toc_ctr_x(0)_RSTF,'0');
</td></tr><tr><td>
</td></tr><tr><td>
THE_PCI_SEQ/toc_ctr_x(0)/THE_PCI_SEQ/toc_ctr_x(0)_RSTF <= ((NOT P_NDEVSEL)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1));
</td></tr><tr><td>
FDCPE_THE_PCI_SEQ/toc_ctr_x1: FDCPE port map (THE_PCI_SEQ/toc_ctr_x(1),NOT THE_PCI_SEQ/toc_ctr_x(0),I_PCICLK2,THE_PCI_SEQ/toc_ctr_x(0)/THE_PCI_SEQ/toc_ctr_x(0)_RSTF,'0');
</td></tr><tr><td>
</td></tr><tr><td>
Z_ADA_I(28) <= NOT (((NOT Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_AA(4) AND NOT Z_AA(3) AND Z_AA(2) AND NOT Z_AA(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Z_AA(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_AA(4) AND NOT Z_AA(2) AND NOT I_ZLA AND NOT Z_AA(6) AND NOT Z_AA(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_AA(4) AND Z_AA(3) AND Z_AA(2) AND I_ZLA AND NOT Z_AA(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Z_AA(5))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA(28) <= Z_ADA_I(28) when Z_ADA_OE(28) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA_OE(28) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$33);
</td></tr><tr><td>
</td></tr><tr><td>
Z_ADA_I(29) <= ((Z_AA(3) AND I_ZLA AND Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_AA(4) AND NOT Z_AA(2) AND NOT I_ZLA AND Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_NINTD AND P_NINTC AND P_NINTB AND P_NINTA AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_AA(6) AND Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_AA(5) AND Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_AA(4) AND Z_AA(3) AND Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_AA(4) AND Z_AA(2) AND Z_NCFGOUT));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA(29) <= Z_ADA_I(29) when Z_ADA_OE(29) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA_OE(29) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$33);
</td></tr><tr><td>
</td></tr><tr><td>
Z_ADA_I(30) <= NOT (((NOT pci_int_ena_x AND NOT Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_AA(4) AND NOT Z_AA(3) AND NOT I_ZLA AND NOT Z_AA(6) AND NOT Z_AA(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Z_AA(4) AND NOT Z_AA(3) AND NOT Z_AA(2) AND I_ZLA AND NOT Z_AA(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Z_AA(5) AND Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_AA(4) AND Z_AA(3) AND Z_AA(2) AND I_ZLA AND NOT Z_AA(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Z_AA(5) AND Z_NCFGOUT)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA(30) <= Z_ADA_I(30) when Z_ADA_OE(30) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA_OE(30) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$33);
</td></tr><tr><td>
</td></tr><tr><td>
Z_ADA_I(31) <= NOT (((NOT P_NRESET AND NOT Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_AA(3) AND I_ZLA AND NOT Z_AA(6) AND NOT Z_AA(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Z_NCFGOUT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Z_AA(4) AND NOT Z_AA(3) AND Z_AA(2) AND NOT Z_AA(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Z_AA(5) AND Z_NCFGOUT)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA(31) <= Z_ADA_I(31) when Z_ADA_OE(31) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_ADA_OE(31) <= (Z_DOE AND Z_READ AND NOT Z_NSLAVE AND Z_NBERR AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$33);
</td></tr><tr><td>
FDCPE_Z_NCFGOUT: FDCPE port map (Z_NCFGOUT,ncfg_x,Z_NFCS,'0',NOT Z_NIORST);
</td></tr><tr><td>
</td></tr><tr><td>
Z_NDTACK_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_NDTACK <= Z_NDTACK_I when Z_NDTACK_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z_NDTACK_OE <= DEBUG_12_OBUF/DEBUG_12_OBUF_TRST;
</td></tr><tr><td>
FDCPE_cbe_p: FDCPE port map (cbe_p,cbe_p_D,I_PCICLK2,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cbe_p_D <= P_CBE(3).PIN
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cbe_p_D <= ((P_CBE(1).PIN AND P_CBE(0).PIN AND NOT P_CBE(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (P_CBE(1).PIN AND NOT P_CBE(0).PIN AND P_CBE(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_CBE(1).PIN AND P_CBE(0).PIN AND P_CBE(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT P_CBE(1).PIN AND NOT P_CBE(0).PIN AND NOT P_CBE(2).PIN));
</td></tr><tr><td>
FDCPE_cycend_x: FDCPE port map (cycend_x,'0',cycend_x_C,'0',Z_NSLAVE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cycend_x_C <= (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2);
</td></tr><tr><td>
FDCPE_dat_p: FDCPE port map (dat_p,dat_p_D,NOT I_PCICLK2,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dat_p_D <= I_DATPAR(0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dat_p_D <= I_DATPAR(1);
</td></tr><tr><td>
FDCPE_ncfg_x: FDCPE port map (ncfg_x,'0',ncfg_x_C,'0',NOT Z_NIORST);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ncfg_x_C <= (NOT Z_NSLAVE AND NOT Z_NDS(3) AND NOT Z_AA(4) AND NOT Z_AA(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Z_AA(2) AND Z_AA(6) AND NOT Z_AA(5) AND Z_NCFGOUT AND NOT Z_AA(7));
</td></tr><tr><td>
FDCPE_p_par_ena: FDCPE port map (p_par_ena,p_par_ena_D,I_PCICLK2,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;p_par_ena_D <= ((Z_READ AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd3 AND NOT THE_PCI_SEQ/CURRENT_STATE_FSM_FFd2));
</td></tr><tr><td>
FDCPE_pci_int_ena_x: FDCPE port map (pci_int_ena_x,Z_ADA(30).PIN,pci_int_ena_x_C,NOT Z_NIORST,'0',pci_int_ena_x_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pci_int_ena_x_C <= (Z_DOE AND NOT Z_READ AND NOT Z_NSLAVE AND NOT Z_NDS(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pci_int_ena_x_CE <= (NOT Z_NCFGOUT AND NOT I_ACC(1) AND I_ACC(0) AND I_ZMA);
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
