---
layout: archive
title: "Yunhao Zhou's CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---
{% include base_path %}

[Click to get PDF](https://yyh-sjtu.github.io/files/Resume_of_Yunhao_Zhou.pdf "Click to get PDF")

Education
======
* M.S. in SJTU, 2022-2025
* B.S. in HUST, 2022

Research & Work experience
======
* 2024: Research Intern
  * Institution: National Center of Technology Innovation for EDA
  * Duties: Verilog representation learning in CDFG domain based on GNN, LLM based Verilog generation
  * Supervisor: [Qiang Xu](https://www.cse.cuhk.edu.hk/people/faculty/qiang-xu/))
* 2023-2024: Research Assistant
  * Institution: Institute of Computing Technology, Chinese Academy of Sciences
  * Duties: LLM-based verilog generation, LLM for Electronic System Design Automation, ML-based logic synthesis
  * Supervisor: [Ying Wang](https://wangying-ict.github.io/ "Ying Wang")

* 2024: Software Intern
  * Institution: Nvidia Corporation
  * Duties: Internal software development for VLSI physical design
  * Manager: Jiayun Zhou

* 2023: Software Intern
  * Institution: X-EPIC Corporation
  * Duties: Software development for formal verification
  * Manager: Jun Liu
  
Skills
======
* Programing Language: C/C++, Python, TCL
* Opensource system: ABC, Gem5
* IC design: Verilog, Cadence virtuoso, Quartus
* Development platform: linux

Publications
======
  <ul>{% for post in site.publications reversed %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
