{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606139316389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606139316398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 22:48:36 2020 " "Processing started: Mon Nov 23 22:48:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606139316398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139316398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_D8M_DDR3 -c DE10_Nano_D8M_DDR3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_D8M_DDR3 -c DE10_Nano_D8M_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139316398 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139320846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606139320910 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139331435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:56 Progress: Loading OV5642_1080P/soc_system.qsys " "2020.11.23.22:48:56 Progress: Loading OV5642_1080P/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139336028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:56 Progress: Reading input file " "2020.11.23.22:48:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139336809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:56 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2020.11.23.22:48:56 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139336895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Parameterizing module TERASIC_CAMERA_0 " "2020.11.23.22:48:58 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\] " "2020.11.23.22:48:58 Progress: Adding alt_vip_cl_vfb_0 \[alt_vip_cl_vfb 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Parameterizing module alt_vip_cl_vfb_0 " "2020.11.23.22:48:58 Progress: Parameterizing module alt_vip_cl_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2020.11.23.22:48:58 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Parameterizing module alt_vip_itc_0 " "2020.11.23.22:48:58 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Adding clk_50 \[clock_source 18.1\] " "2020.11.23.22:48:58 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Parameterizing module clk_50 " "2020.11.23.22:48:58 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:58 Progress: Adding hps_ddr3 \[terasic_hps_ddr3 1.0\] " "2020.11.23.22:48:58 Progress: Adding hps_ddr3 \[terasic_hps_ddr3 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139338507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Reading input file " "2020.11.23.22:48:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\] " "2020.11.23.22:48:59 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339066 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Address_span_extender_0: Used altera_address_span_extender 18.1 (instead of 16.0) " "Address_span_extender_0: Used altera_address_span_extender 18.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Parameterizing module address_span_extender_0 " "2020.11.23.22:48:59 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Adding clk_50 \[clock_source 16.0\] " "2020.11.23.22:48:59 Progress: Adding clk_50 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339752 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 18.1 (instead of 16.0) " "Clk_50: Used clock_source 18.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Parameterizing module clk_50 " "2020.11.23.22:48:59 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Adding clock_bridge_0 \[altera_clock_bridge 16.0\] " "2020.11.23.22:48:59 Progress: Adding clock_bridge_0 \[altera_clock_bridge 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339753 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 16.0) " "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Parameterizing module clock_bridge_0 " "2020.11.23.22:48:59 Progress: Parameterizing module clock_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:48:59 Progress: Adding hps \[altera_hps 16.0\] " "2020.11.23.22:48:59 Progress: Adding hps \[altera_hps 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139339773 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps: Used altera_hps 18.1 (instead of 16.0) " "Hps: Used altera_hps 18.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139341195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:01 Progress: Parameterizing module hps " "2020.11.23.22:49:01 Progress: Parameterizing module hps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139341195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:01 Progress: Adding hps_reset_manager_0 \[hps_reset_manager 1.0\] " "2020.11.23.22:49:01 Progress: Adding hps_reset_manager_0 \[hps_reset_manager 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139341230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:01 Progress: Parameterizing module hps_reset_manager_0 " "2020.11.23.22:49:01 Progress: Parameterizing module hps_reset_manager_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139341271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:01 Progress: Building connections " "2020.11.23.22:49:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139341272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:01 Progress: Parameterizing connections " "2020.11.23.22:49:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139341304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:01 Progress: Validating " "2020.11.23.22:49:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139341305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:11 Progress: Done reading input file " "2020.11.23.22:49:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139351322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Parameterizing module hps_ddr3 " "2020.11.23.22:49:14 Progress: Parameterizing module hps_ddr3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Adding pll_0 \[altera_pll 18.1\] " "2020.11.23.22:49:14 Progress: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Parameterizing module pll_0 " "2020.11.23.22:49:14 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Adding pll_1 \[altera_pll 18.1\] " "2020.11.23.22:49:14 Progress: Adding pll_1 \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Parameterizing module pll_1 " "2020.11.23.22:49:14 Progress: Parameterizing module pll_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Building connections " "2020.11.23.22:49:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Parameterizing connections " "2020.11.23.22:49:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:14 Progress: Validating " "2020.11.23.22:49:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139354566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.23.22:49:18 Progress: Done reading input file " "2020.11.23.22:49:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139358168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 18228 kB (0x00000000 to 0x011cd000) " "Soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 18228 kB (0x00000000 to 0x011cd000)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139364189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_ddr3.hps: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps_ddr3.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139364189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_ddr3.hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_ddr3.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139364189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139364192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_0: Able to implement PLL with user settings " "Soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139364193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pll_1: The legal reference clock frequency is 50.0 MHz..700.0 MHz " "Soc_system.pll_1: The legal reference clock frequency is 50.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139364193 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.pll_1: Able to implement PLL - Actual settings differ from Requested settings " "Soc_system.pll_1: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139364193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139365738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"soc_system\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"soc_system\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139381310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_vfb_0: \"soc_system\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\" " "Alt_vip_cl_vfb_0: \"soc_system\" instantiated alt_vip_cl_vfb \"alt_vip_cl_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139383144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139386580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139389455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139389455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_ddr3: \"soc_system\" instantiated terasic_hps_ddr3 \"hps_ddr3\" " "Hps_ddr3: \"soc_system\" instantiated terasic_hps_ddr3 \"hps_ddr3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139393470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"soc_system\" instantiated altera_pll \"pll_0\" " "Pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139393551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_1: \"soc_system\" instantiated altera_pll \"pll_1\" " "Pll_1: \"soc_system\" instantiated altera_pll \"pll_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139393614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139395855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139396851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139396857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\" " "Video_in: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_input_bridge \"video_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\" " "Wr_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_wr_ctrl \"wr_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\" " "Pkt_trans_wr: \"alt_vip_cl_vfb_0\" instantiated alt_vip_packet_transfer \"pkt_trans_wr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\" " "Rd_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_rd_ctrl \"rd_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_out: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_output_bridge \"video_out\" " "Video_out: \"alt_vip_cl_vfb_0\" instantiated alt_vip_video_output_bridge \"video_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\" " "Sync_ctrl: \"alt_vip_cl_vfb_0\" instantiated alt_vip_vfb_sync_ctrl \"sync_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0: \"hps_ddr3\" instantiated altera_address_span_extender \"address_span_extender_0\" " "Address_span_extender_0: \"hps_ddr3\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: \"Running  for module: hps\" " "Hps: \"Running  for module: hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139397802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: HPS Main PLL counter settings: n = 0  m = 63 " "Hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139398347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139398744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: \"hps_ddr3\" instantiated altera_hps \"hps\" " "Hps: \"hps_ddr3\" instantiated altera_hps \"hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139401321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_reset_manager_0: \"hps_ddr3\" instantiated hps_reset_manager \"hps_reset_manager_0\" " "Hps_reset_manager_0: \"hps_ddr3\" instantiated hps_reset_manager \"hps_reset_manager_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139401322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps_ddr3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps_ddr3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_vfb_0_mem_master_rd_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_cl_vfb_0_mem_master_rd_translator\" " "Alt_vip_cl_vfb_0_mem_master_rd_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_ddr3_hps_f2h_sdram0_data_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"hps_ddr3_hps_f2h_sdram0_data_translator\" " "Hps_ddr3_hps_f2h_sdram0_data_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"hps_ddr3_hps_f2h_sdram0_data_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_cl_vfb_0_mem_master_rd_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_cl_vfb_0_mem_master_rd_agent\" " "Alt_vip_cl_vfb_0_mem_master_rd_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_ddr3_hps_f2h_sdram0_data_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"hps_ddr3_hps_f2h_sdram0_data_agent\" " "Hps_ddr3_hps_f2h_sdram0_data_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"hps_ddr3_hps_f2h_sdram0_data_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo\" " "Hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139403996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\" " "Vid_front: \"video_in\" instantiated alt_vip_video_input_bridge_resp \"vid_front\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\" " "Vid_back: \"video_in\" instantiated alt_vip_video_input_bridge_cmd \"vid_back\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139404917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_f2h_sdram0_data_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_f2h_sdram0_data_burst_adapter\" " "Hps_f2h_sdram0_data_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_f2h_sdram0_data_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139405853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139430424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 43 modules, 151 files " "Soc_system: Done \"soc_system\" with 43 modules, 151 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139430439 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139432550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5642/buffer.v 2 2 " "Found 2 design units, including 2 entities, in source file ov5642/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_iobuf_in_i2i " "Found entity 1: buffer_iobuf_in_i2i" {  } { { "ov5642/buffer.v" "" { Text "D:/Desktop/OV5642_1080P/ov5642/buffer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437753 ""} { "Info" "ISGN_ENTITY_NAME" "2 buffer " "Found entity 2: buffer" {  } { { "ov5642/buffer.v" "" { Text "D:/Desktop/OV5642_1080P/ov5642/buffer.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_camera/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_camera/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "ip/TERASIC_CAMERA/add4.v" "" { Text "D:/Desktop/OV5642_1080P/ip/TERASIC_CAMERA/add4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_camera/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_camera/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "ip/TERASIC_CAMERA/add2.v" "" { Text "D:/Desktop/OV5642_1080P/ip/TERASIC_CAMERA/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/i2c_hdmi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "hdmi/I2C_HDMI_Config.v" "" { Text "D:/Desktop/OV5642_1080P/hdmi/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "hdmi/I2C_Controller.v" "" { Text "D:/Desktop/OV5642_1080P/hdmi/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi/hdmi_i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi/hdmi_i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_I2C_WRITE_WDATA " "Found entity 1: HDMI_I2C_WRITE_WDATA" {  } { { "hdmi/HDMI_I2C_WRITE_WDATA.v" "" { Text "D:/Desktop/OV5642_1080P/hdmi/HDMI_I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5642/i2c_ov5642_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5642/i2c_ov5642_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5642_WRITE_WDATA " "Found entity 1: I2C_OV5642_WRITE_WDATA" {  } { { "ov5642/I2C_OV5642_WRITE_WDATA.v" "" { Text "D:/Desktop/OV5642_1080P/ov5642/I2C_OV5642_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5642/i2c_ov5642_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5642/i2c_ov5642_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5642_Controller " "Found entity 1: I2C_OV5642_Controller" {  } { { "ov5642/I2C_OV5642_Controller.v" "" { Text "D:/Desktop/OV5642_1080P/ov5642/I2C_OV5642_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov5642/i2c_ov5642_config.v 1 1 " "Found 1 design units, including 1 entities, in source file ov5642/i2c_ov5642_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV5642_Config " "Found entity 1: I2C_OV5642_Config" {  } { { "ov5642/I2C_OV5642_Config.v" "" { Text "D:/Desktop/OV5642_1080P/ov5642/I2C_OV5642_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detection/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detection/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "edge_detection/edge_detection.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/edge_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/tb_edge_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/tb_edge_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_edge_detection " "Found entity 1: tb_edge_detection" {  } { { "testbench/tb_edge_detection.sv" "" { Text "D:/Desktop/OV5642_1080P/testbench/tb_edge_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detection/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detection/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "edge_detection/shift_register.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/shift_register.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detection/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detection/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/soc_system/submodules/bayer2rgb.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer2rgb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/soc_system/submodules/bayer_linebuffer.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer_linebuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/soc_system/submodules/camera_bayer.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/camera_bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/soc_system/submodules/camera_rgb.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/camera_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/soc_system/submodules/add4.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/add4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_is2vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_is2vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_is2vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_is2vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606139437962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139437963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_sync_compare.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139437994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139437994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139438016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139438016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_sync.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606139438048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_to_binary.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/soc_system/submodules/altera_address_span_extender.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "db/ip/soc_system/submodules/altera_edge_detector.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438223 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438256 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438256 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438256 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438256 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139438273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139438391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/avg2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/avg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg2 " "Found entity 1: avg2" {  } { { "db/ip/soc_system/submodules/avg2.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/avg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system)" {  } { { "db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "db/ip/soc_system/submodules/hps_reset.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_reset_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_reset_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset_manager " "Found entity 1: hps_reset_manager" {  } { { "db/ip/soc_system/submodules/hps_reset_manager.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset_manager.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_clock_crossing_bridge_grey " "Found entity 1: alt_vip_common_clock_crossing_bridge_grey" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_dc_mixed_widths_fifo " "Found entity 1: alt_vip_common_dc_mixed_widths_fifo" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139438991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139438991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_delay " "Found entity 1: alt_vip_common_delay" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139439911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139439911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/soc_system/submodules/rgb_fifo.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/rgb_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_vfb_0 " "Found entity 1: soc_system_alt_vip_cl_vfb_0" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_vfb_0_video_in " "Found entity 1: soc_system_alt_vip_cl_vfb_0_video_in" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3 " "Found entity 1: soc_system_hps_ddr3" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_hps " "Found entity 1: soc_system_hps_ddr3_hps" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_hps_fpga_interfaces " "Found entity 1: soc_system_hps_ddr3_hps_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_hps_hps_io " "Found entity 1: soc_system_hps_ddr3_hps_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_hps_hps_io_border " "Found entity 1: soc_system_hps_ddr3_hps_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_mm_interconnect_0 " "Found entity 1: soc_system_hps_ddr3_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_hps_ddr3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_hps_ddr3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_hps_ddr3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_hps_ddr3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440157 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_hps_ddr3_mm_interconnect_0_router " "Found entity 2: soc_system_hps_ddr3_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_hps_ddr3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_hps_ddr3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_hps_ddr3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_hps_ddr3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440175 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_hps_ddr3_mm_interconnect_0_router_001 " "Found entity 2: soc_system_hps_ddr3_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_ddr3_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440276 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139440278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440287 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "db/ip/soc_system/submodules/soc_system_pll_0.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_1 " "Found entity 1: soc_system_pll_1" {  } { { "db/ip/soc_system/submodules/soc_system_pll_1.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer " "Found entity 1: alt_vip_packet_transfer" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_pack_proc " "Found entity 1: alt_vip_packet_transfer_pack_proc" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_read_proc " "Found entity 1: alt_vip_packet_transfer_read_proc" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram " "Found entity 1: alt_vip_packet_transfer_twofold_ram" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram_reversed " "Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139440979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139440979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_write_proc " "Found entity 1: alt_vip_packet_transfer_write_proc" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139441214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139441214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_rd_ctrl " "Found entity 1: alt_vip_vfb_rd_ctrl" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139441340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139441340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_sync_ctrl " "Found entity 1: alt_vip_vfb_sync_ctrl" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139441557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139441557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_wr_ctrl " "Found entity 1: alt_vip_vfb_wr_ctrl" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139441721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139441721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139441806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139441806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139441926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139441926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139442043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139442043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "db/ip/soc_system/submodules/altera_edge_detector.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139442043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139442043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OV5642_VSYNC ov5642_vsync de10_nano_d8m_ddr3.v(86) " "Verilog HDL Declaration information at de10_nano_d8m_ddr3.v(86): object \"OV5642_VSYNC\" differs only in case from object \"ov5642_vsync\" in the same scope" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139443096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OV5642_PCLK ov5642_pclk de10_nano_d8m_ddr3.v(88) " "Verilog HDL Declaration information at de10_nano_d8m_ddr3.v(88): object \"OV5642_PCLK\" differs only in case from object \"ov5642_pclk\" in the same scope" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139443096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OV5642_DATA ov5642_data de10_nano_d8m_ddr3.v(90) " "Verilog HDL Declaration information at de10_nano_d8m_ddr3.v(90): object \"OV5642_DATA\" differs only in case from object \"ov5642_data\" in the same scope" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606139443096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_nano_d8m_ddr3.v 1 1 " "Using design file de10_nano_d8m_ddr3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Nano_D8M_DDR3 " "Found entity 1: DE10_Nano_D8M_DDR3" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139443103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606139443103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Nano_D8M_DDR3 " "Elaborating entity \"DE10_Nano_D8M_DDR3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606139443114 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA de10_nano_d8m_ddr3.v(49) " "Output port \"HPS_ENET_TX_DATA\" at de10_nano_d8m_ddr3.v(49) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6\] de10_nano_d8m_ddr3.v(78) " "Output port \"LED\[6\]\" at de10_nano_d8m_ddr3.v(78) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK de10_nano_d8m_ddr3.v(42) " "Output port \"HPS_ENET_GTX_CLK\" at de10_nano_d8m_ddr3.v(42) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC de10_nano_d8m_ddr3.v(44) " "Output port \"HPS_ENET_MDC\" at de10_nano_d8m_ddr3.v(44) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN de10_nano_d8m_ddr3.v(50) " "Output port \"HPS_ENET_TX_EN\" at de10_nano_d8m_ddr3.v(50) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK de10_nano_d8m_ddr3.v(62) " "Output port \"HPS_SPIM_CLK\" at de10_nano_d8m_ddr3.v(62) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI de10_nano_d8m_ddr3.v(64) " "Output port \"HPS_SPIM_MOSI\" at de10_nano_d8m_ddr3.v(64) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP de10_nano_d8m_ddr3.v(72) " "Output port \"HPS_USB_STP\" at de10_nano_d8m_ddr3.v(72) has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139443117 "|DE10_Nano_D8M_DDR3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "de10_nano_d8m_ddr3.v" "u0" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA soc_system:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "db/ip/soc_system/soc_system.v" "terasic_camera_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 terasic_camera.v(291) " "Verilog HDL assignment warning at terasic_camera.v(291): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139443205 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 terasic_camera.v(322) " "Verilog HDL assignment warning at terasic_camera.v(322): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139443206 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 terasic_camera.v(323) " "Verilog HDL assignment warning at terasic_camera.v(323): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139443206 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "terasic_camera.v(330) " "Verilog HDL Case Statement warning at terasic_camera.v(330): incomplete case statement has no default case item" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 330 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606139443207 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data terasic_camera.v(328) " "Verilog HDL Always Construct warning at terasic_camera.v(328): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606139443207 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[0\] terasic_camera.v(328) " "Inferred latch for \"control_data\[0\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[1\] terasic_camera.v(328) " "Inferred latch for \"control_data\[1\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[2\] terasic_camera.v(328) " "Inferred latch for \"control_data\[2\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[3\] terasic_camera.v(328) " "Inferred latch for \"control_data\[3\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] terasic_camera.v(328) " "Inferred latch for \"control_data\[4\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] terasic_camera.v(328) " "Inferred latch for \"control_data\[5\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] terasic_camera.v(328) " "Inferred latch for \"control_data\[6\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] terasic_camera.v(328) " "Inferred latch for \"control_data\[7\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443210 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[8\] terasic_camera.v(328) " "Inferred latch for \"control_data\[8\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[9\] terasic_camera.v(328) " "Inferred latch for \"control_data\[9\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[10\] terasic_camera.v(328) " "Inferred latch for \"control_data\[10\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[11\] terasic_camera.v(328) " "Inferred latch for \"control_data\[11\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] terasic_camera.v(328) " "Inferred latch for \"control_data\[12\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] terasic_camera.v(328) " "Inferred latch for \"control_data\[13\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] terasic_camera.v(328) " "Inferred latch for \"control_data\[14\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] terasic_camera.v(328) " "Inferred latch for \"control_data\[15\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[16\] terasic_camera.v(328) " "Inferred latch for \"control_data\[16\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[17\] terasic_camera.v(328) " "Inferred latch for \"control_data\[17\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[18\] terasic_camera.v(328) " "Inferred latch for \"control_data\[18\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[19\] terasic_camera.v(328) " "Inferred latch for \"control_data\[19\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] terasic_camera.v(328) " "Inferred latch for \"control_data\[20\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] terasic_camera.v(328) " "Inferred latch for \"control_data\[21\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443211 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] terasic_camera.v(328) " "Inferred latch for \"control_data\[22\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443212 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] terasic_camera.v(328) " "Inferred latch for \"control_data\[23\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443212 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[24\] terasic_camera.v(328) " "Inferred latch for \"control_data\[24\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443212 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[25\] terasic_camera.v(328) " "Inferred latch for \"control_data\[25\]\" at terasic_camera.v(328)" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443212 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "CAMERA_RGB_inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "db/ip/soc_system/submodules/camera_rgb.v" "CAMERA_Bayer_inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/camera_rgb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(62) " "Verilog HDL assignment warning at camera_bayer.v(62): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/soc_system/submodules/camera_bayer.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/camera_bayer.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139443263 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(91) " "Verilog HDL assignment warning at camera_bayer.v(91): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/soc_system/submodules/camera_bayer.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/camera_bayer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139443264 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "db/ip/soc_system/submodules/camera_rgb.v" "Bayer2RGB_inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/camera_rgb.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 bayer2rgb.v(176) " "Verilog HDL assignment warning at bayer2rgb.v(176): truncated value with size 14 to match size of target (12)" {  } { { "db/ip/soc_system/submodules/bayer2rgb.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer2rgb.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139443290 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 bayer2rgb.v(297) " "Verilog HDL assignment warning at bayer2rgb.v(297): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/soc_system/submodules/bayer2rgb.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer2rgb.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139443291 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "db/ip/soc_system/submodules/bayer2rgb.v" "Bayer_LineBuffer_Inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer2rgb.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/soc_system/submodules/bayer_linebuffer.v" "ALTSHIFT_TAPS_component" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer_linebuffer.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/soc_system/submodules/bayer_linebuffer.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer_linebuffer.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139443532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M20K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139443532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139443532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139443532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1920 " "Parameter \"tap_distance\" = \"1920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139443532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139443532 ""}  } { { "db/ip/soc_system/submodules/bayer_linebuffer.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer_linebuffer.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139443532 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/shift_taps_te61.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/shift_taps_te61.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_te61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_te61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_te61 " "Found entity 1: shift_taps_te61" {  } { { "db/shift_taps_te61.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/shift_taps_te61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139443600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_te61 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated " "Elaborating entity \"shift_taps_te61\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qij1 " "Found entity 1: altsyncram_qij1" {  } { { "db/altsyncram_qij1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_qij1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139443692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qij1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|altsyncram_qij1:altsyncram2 " "Elaborating entity \"altsyncram_qij1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|altsyncram_qij1:altsyncram2\"" {  } { { "db/shift_taps_te61.tdf" "altsyncram2" { Text "D:/Desktop/OV5642_1080P/db/shift_taps_te61.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8of " "Found entity 1: cntr_8of" {  } { { "db/cntr_8of.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cntr_8of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139443787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8of soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|cntr_8of:cntr1 " "Elaborating entity \"cntr_8of\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|cntr_8of:cntr1\"" {  } { { "db/shift_taps_te61.tdf" "cntr1" { Text "D:/Desktop/OV5642_1080P/db/shift_taps_te61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139443872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|cntr_8of:cntr1\|cmpr_qac:cmpr6 " "Elaborating entity \"cmpr_qac\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|cntr_8of:cntr1\|cmpr_qac:cmpr6\"" {  } { { "db/cntr_8of.tdf" "cmpr6" { Text "D:/Desktop/OV5642_1080P/db/cntr_8of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u7h " "Found entity 1: cntr_u7h" {  } { { "db/cntr_u7h.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cntr_u7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139443963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139443963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u7h soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|cntr_u7h:cntr3 " "Elaborating entity \"cntr_u7h\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_te61:auto_generated\|cntr_u7h:cntr3\"" {  } { { "db/shift_taps_te61.tdf" "cntr3" { Text "D:/Desktop/OV5642_1080P/db/shift_taps_te61.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139443972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "db/ip/soc_system/submodules/bayer2rgb.v" "add4_avg1" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer2rgb.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/soc_system/submodules/add4.v" "parallel_add_component" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/add4.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/soc_system/submodules/add4.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/add4.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444129 ""}  } { { "db/ip/soc_system/submodules/add4.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/add4.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139444129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/par_add_tne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139444195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139444195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "db/ip/soc_system/submodules/bayer2rgb.v" "add2_avg3" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/bayer2rgb.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "ip/TERASIC_CAMERA/add2.v" "parallel_add_component" { Text "D:/Desktop/OV5642_1080P/ip/TERASIC_CAMERA/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "ip/TERASIC_CAMERA/add2.v" "" { Text "D:/Desktop/OV5642_1080P/ip/TERASIC_CAMERA/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444319 ""}  } { { "ip/TERASIC_CAMERA/add2.v" "" { Text "D:/Desktop/OV5642_1080P/ip/TERASIC_CAMERA/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139444319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/par_add_qne.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139444386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139444386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "rgb_fifo_inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/soc_system/submodules/rgb_fifo.v" "dcfifo_component" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/rgb_fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/soc_system/submodules/rgb_fifo.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/rgb_fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139444906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139444906 ""}  } { { "db/ip/soc_system/submodules/rgb_fifo.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/rgb_fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139444906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h9q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h9q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h9q1 " "Found entity 1: dcfifo_h9q1" {  } { { "db/dcfifo_h9q1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139444995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139444995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h9q1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated " "Elaborating entity \"dcfifo_h9q1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_h9q1.tdf" "rdptr_g1p" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_h9q1.tdf" "wrptr_g1p" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_l1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_h9q1.tdf" "fifo_ram" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_h9q1.tdf" "rs_dgwp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_h9q1.tdf" "ws_dgrp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_h9q1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139445843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139445843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_h9q1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139445855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139446021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139446021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_h9q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_h9q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_vfb_0 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0 " "Elaborating entity \"soc_system_alt_vip_cl_vfb_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\"" {  } { { "db/ip/soc_system/soc_system.v" "alt_vip_cl_vfb_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_vfb_0_video_in soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in " "Elaborating entity \"soc_system_alt_vip_cl_vfb_0_video_in\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "video_in" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "vid_front" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "vid_back" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139446918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "cmd_input" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_wr_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl " "Elaborating entity \"alt_vip_vfb_wr_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "wr_ctrl" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_resp_input" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_cmd_encoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "sync_resp_encoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "din_decoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "prioritze_bwdth.dout_encoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139447956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "pkt_trans_wr" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139448044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" "cmd_input" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139448264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_write_proc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_write_proc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" "WRITE_BLOCK.write_proc_instance" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139448343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "biram" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139448684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "ram_inst0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139448894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139448921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000010000000000 " "Parameter \"numwords_a\" = \"00000000000000000000010000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 00000000000000000000001000000000 " "Parameter \"numwords_b\" = \"00000000000000000000001000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 00000000000000000000000000001001 " "Parameter \"widthad_b\" = \"00000000000000000000000000001001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139448921 ""}  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139448921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5u1 " "Found entity 1: altsyncram_i5u1" {  } { { "db/altsyncram_i5u1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_i5u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139449022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139449022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5u1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\|altsyncram_i5u1:auto_generated " "Elaborating entity \"altsyncram_i5u1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\|altsyncram_i5u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|alt_vip_common_delay:start_seg_std_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|alt_vip_common_delay:start_seg_std_delay_line\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "start_seg_std_delay_line" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2 " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line_2" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_target_addr" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_addr" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_valid_bits" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "unload_req_crosser" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_clock_crossing_bridge_grey soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser " "Elaborating entity \"alt_vip_common_clock_crossing_bridge_grey\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "mem_ctr_crosser" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_rd_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl " "Elaborating entity \"alt_vip_vfb_rd_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "rd_ctrl" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139449846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "pt_cmd_encoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "prioritze_bwdth.din_decoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "dout_encoder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "video_out" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139450917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "pkt_trans_rd" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139451010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_read_proc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_read_proc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" "READ_BLOCK.read_proc_instance" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139451227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram_reversed soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram_reversed\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "biram_reversed" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139451612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "ram_inst0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139451737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139451756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000001000000000 " "Parameter \"numwords_a\" = \"00000000000000000000001000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 00000000000000000000010000000000 " "Parameter \"numwords_b\" = \"00000000000000000000010000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 00000000000000000000000000001001 " "Parameter \"widthad_a\" = \"00000000000000000000000000001001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139451757 ""}  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139451757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqq1 " "Found entity 1: altsyncram_uqq1" {  } { { "db/altsyncram_uqq1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_uqq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139451846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139451846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqq1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_uqq1:auto_generated " "Elaborating entity \"altsyncram_uqq1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_uqq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139451857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "control_signal_delay_line" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_cid_delay_line" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_did_delay_line" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_msg_queue" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139452563 ""}  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139452563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tcd1 " "Found entity 1: scfifo_tcd1" {  } { { "db/scfifo_tcd1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/scfifo_tcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139452641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139452641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tcd1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated " "Elaborating entity \"scfifo_tcd1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f471 " "Found entity 1: a_dpfifo_f471" {  } { { "db/a_dpfifo_f471.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_f471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139452694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139452694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f471 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo " "Elaborating entity \"a_dpfifo_f471\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\"" {  } { { "db/scfifo_tcd1.tdf" "dpfifo" { Text "D:/Desktop/OV5642_1080P/db/scfifo_tcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_aaf " "Found entity 1: a_fefifo_aaf" {  } { { "db/a_fefifo_aaf.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_fefifo_aaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139452748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139452748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_aaf soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_aaf:fifo_state " "Elaborating entity \"a_fefifo_aaf\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_aaf:fifo_state\"" {  } { { "db/a_dpfifo_f471.tdf" "fifo_state" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_f471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cntr_qg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139452843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139452843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw " "Elaborating entity \"cntr_qg7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw\"" {  } { { "db/a_fefifo_aaf.tdf" "count_usedw" { Text "D:/Desktop/OV5642_1080P/db/a_fefifo_aaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_0ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139452945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139452945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram\"" {  } { { "db/a_dpfifo_f471.tdf" "FIFOram" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_f471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139452963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139453047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139453047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_egb:rd_ptr_count " "Elaborating entity \"cntr_egb\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_egb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f471.tdf" "rd_ptr_count" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_f471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_queue" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 3 " "Parameter \"almost_full_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139453373 ""}  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139453373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vcd1 " "Found entity 1: scfifo_vcd1" {  } { { "db/scfifo_vcd1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/scfifo_vcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139453448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139453448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vcd1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated " "Elaborating entity \"scfifo_vcd1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g471 " "Found entity 1: a_dpfifo_g471" {  } { { "db/a_dpfifo_g471.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_g471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139453502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139453502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g471 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo " "Elaborating entity \"a_dpfifo_g471\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\"" {  } { { "db/scfifo_vcd1.tdf" "dpfifo" { Text "D:/Desktop/OV5642_1080P/db/scfifo_vcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_daf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_daf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_daf " "Found entity 1: a_fefifo_daf" {  } { { "db/a_fefifo_daf.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_fefifo_daf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139453557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139453557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_daf soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|a_fefifo_daf:fifo_state " "Elaborating entity \"a_fefifo_daf\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|a_fefifo_daf:fifo_state\"" {  } { { "db/a_dpfifo_g471.tdf" "fifo_state" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_g471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139453655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139453655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw " "Elaborating entity \"cntr_rg7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw\"" {  } { { "db/a_fefifo_daf.tdf" "count_usedw" { Text "D:/Desktop/OV5642_1080P/db/a_fefifo_daf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ns1 " "Found entity 1: altsyncram_1ns1" {  } { { "db/altsyncram_1ns1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_1ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139453751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139453751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ns1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|altsyncram_1ns1:FIFOram " "Elaborating entity \"altsyncram_1ns1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|altsyncram_1ns1:FIFOram\"" {  } { { "db/a_dpfifo_g471.tdf" "FIFOram" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_g471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139453845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139453845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|cntr_fgb:rd_ptr_count " "Elaborating entity \"cntr_fgb\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_g471:dpfifo\|cntr_fgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_g471.tdf" "rd_ptr_count" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_g471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_dc_mixed_widths_fifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue " "Elaborating entity \"alt_vip_common_dc_mixed_widths_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "load_msg_queue" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139453968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "input_fifo" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139454321 ""}  } { { "db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139454321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bha2 " "Found entity 1: dcfifo_bha2" {  } { { "db/dcfifo_bha2.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bha2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated " "Elaborating entity \"dcfifo_bha2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_a9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_a9b " "Found entity 1: a_gray2bin_a9b" {  } { { "db/a_gray2bin_a9b.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_gray2bin_a9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_a9b soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_a9b\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g_gray2bin" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9u6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9u6 " "Found entity 1: a_graycounter_9u6" {  } { { "db/a_graycounter_9u6.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_graycounter_9u6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9u6 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p " "Elaborating entity \"a_graycounter_9u6\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g1p" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5cc " "Found entity 1: a_graycounter_5cc" {  } { { "db/a_graycounter_5cc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_graycounter_5cc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5cc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p " "Elaborating entity \"a_graycounter_5cc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "wrptr_g1p" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2d1 " "Found entity 1: altsyncram_e2d1" {  } { { "db/altsyncram_e2d1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_e2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2d1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram " "Elaborating entity \"altsyncram_e2d1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram\"" {  } { { "db/dcfifo_bha2.tdf" "fifo_ram" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_bha2.tdf" "rdaclr" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ad9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ad9 " "Found entity 1: dffpipe_ad9" {  } { { "db/dffpipe_ad9.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_ad9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ad9 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp " "Elaborating entity \"dffpipe_ad9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_brp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139454933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qnl " "Found entity 1: alt_synch_pipe_qnl" {  } { { "db/alt_synch_pipe_qnl.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_qnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139454994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139454994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qnl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qnl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_dgwp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139455008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_bd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139455058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139455058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_qnl.tdf" "dffpipe9" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_qnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139455076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/cmpr_ru5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139455232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139455232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp " "Elaborating entity \"cmpr_ru5\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp\"" {  } { { "db/dcfifo_bha2.tdf" "rdempty_eq_comp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_bha2.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139455244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_sync_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl " "Elaborating entity \"alt_vip_vfb_sync_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl\"" {  } { { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "sync_ctrl" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139455445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606139455615 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606139455615 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606139455615 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606139455615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "db/ip/soc_system/soc_system.v" "alt_vip_itc_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139455915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_is2vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_is2vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606139455936 "|DE10_Nano_D8M_DDR3|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "enable_resync_sync" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139455985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "mode_change_trigger_sync" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "control" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "mode_banks" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" "u_calculate_mode" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "h_counter" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "v_counter" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "genlock_enable_sync" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "input_fifo" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7684 " "Parameter \"lpm_numwords\" = \"7684\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139456522 ""}  } { { "db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139456522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dqq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dqq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dqq1 " "Found entity 1: dcfifo_dqq1" {  } { { "db/dcfifo_dqq1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139456608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139456608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dqq1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated " "Elaborating entity \"dcfifo_dqq1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sab " "Found entity 1: a_gray2bin_sab" {  } { { "db/a_gray2bin_sab.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_gray2bin_sab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139456667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139456667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sab soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|a_gray2bin_sab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sab\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|a_gray2bin_sab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_dqq1.tdf" "rdptr_g_gray2bin" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rv6 " "Found entity 1: a_graycounter_rv6" {  } { { "db/a_graycounter_rv6.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_graycounter_rv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139456792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139456792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rv6 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|a_graycounter_rv6:rdptr_g1p " "Elaborating entity \"a_graycounter_rv6\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|a_graycounter_rv6:rdptr_g1p\"" {  } { { "db/dcfifo_dqq1.tdf" "rdptr_g1p" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ndc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ndc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ndc " "Found entity 1: a_graycounter_ndc" {  } { { "db/a_graycounter_ndc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_graycounter_ndc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139456886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139456886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ndc soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|a_graycounter_ndc:wrptr_g1p " "Elaborating entity \"a_graycounter_ndc\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|a_graycounter_ndc:wrptr_g1p\"" {  } { { "db/dcfifo_dqq1.tdf" "wrptr_g1p" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8d1 " "Found entity 1: altsyncram_u8d1" {  } { { "db/altsyncram_u8d1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_u8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139456977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139456977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8d1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|altsyncram_u8d1:fifo_ram " "Elaborating entity \"altsyncram_u8d1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|altsyncram_u8d1:fifo_ram\"" {  } { { "db/dcfifo_dqq1.tdf" "fifo_ram" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139456990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139457057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139457057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|dffpipe_ue9:rs_brp " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|dffpipe_ue9:rs_brp\"" {  } { { "db/dcfifo_dqq1.tdf" "rs_brp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139457128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139457128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_dqq1.tdf" "rs_dgwp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139457182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139457182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ve9:dffpipe13 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ve9:dffpipe13\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe13" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139457276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139457276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_dqq1.tdf" "ws_dgrp" { Text "D:/Desktop/OV5642_1080P/db/dcfifo_dqq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139457343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139457343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_0f9:dffpipe16 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_dqq1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_0f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe16" { Text "D:/Desktop/OV5642_1080P/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" "statemachine" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3 " "Elaborating entity \"soc_system_hps_ddr3\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\"" {  } { { "db/ip/soc_system/soc_system.v" "hps_ddr3" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_address_span_extender:address_span_extender_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3.v" "address_span_extender_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_hps soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps " "Elaborating entity \"soc_system_hps_ddr3_hps\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3.v" "hps" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_hps_fpga_interfaces soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_ddr3_hps_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v" "fpga_interfaces" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_hps_hps_io soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io " "Elaborating entity \"soc_system_hps_ddr3_hps_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v" "hps_io" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_hps_hps_io_border soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border " "Elaborating entity \"soc_system_hps_ddr3_hps_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v" "border" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606139457952 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139457953 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139457973 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139457974 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458026 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1606139458029 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139458030 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606139458036 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139458036 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606139458131 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606139458131 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458153 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139458161 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139458161 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139458161 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606139458161 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139458638 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139458638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139458719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139458719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139458842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459081 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1606139459082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139459136 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139459137 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139459137 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139459137 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139459137 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139459137 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset_manager soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0 " "Elaborating entity \"hps_reset_manager\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3.v" "hps_reset_manager_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\"" {  } { { "db/ip/soc_system/submodules/hps_reset_manager.v" "hps_reset_inst" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset_manager.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "db/ip/soc_system/submodules/hps_reset.v" "altsource_probe_component" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "db/ip/soc_system/submodules/hps_reset.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139459651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139459651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139459651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139459651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139459651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139459651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139459651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 2 " "Parameter \"source_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139459651 ""}  } { { "db/ip/soc_system/submodules/hps_reset.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139459651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_cold_reset\"" {  } { { "db/ip/soc_system/submodules/hps_reset_manager.v" "pulse_cold_reset" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset_manager.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\"" {  } { { "db/ip/soc_system/submodules/hps_reset_manager.v" "pulse_warm_reset" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset_manager.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3.v" "mm_interconnect_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139460900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "address_span_extender_0_expanded_master_translator" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "hps_f2h_sdram0_data_translator" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "address_span_extender_0_expanded_master_agent" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent_rsp_fifo" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0_router soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "router" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router:router\|soc_system_hps_ddr3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router:router\|soc_system_hps_ddr3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0_router_001 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "router_001" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001\|soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001\|soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "hps_f2h_sdram0_data_burst_adapter" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 13 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139461726 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "cmd_demux" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "cmd_mux" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139461997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_ddr3_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_hps_ddr3_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_hps_ddr3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "rsp_mux" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_ddr3.v" "rst_controller" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "db/ip/soc_system/soc_system.v" "pll_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462320 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606139462338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_0.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 160.000000 MHz " "Parameter \"output_clock_frequency0\" = \"160.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462360 ""}  } { { "db/ip/soc_system/submodules/soc_system_pll_0.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139462360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_1 soc_system:u0\|soc_system_pll_1:pll_1 " "Elaborating entity \"soc_system_pll_1\" for hierarchy \"soc_system:u0\|soc_system_pll_1:pll_1\"" {  } { { "db/ip/soc_system/soc_system.v" "pll_1" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_1.v" "altera_pll_i" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462398 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606139462418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_system/submodules/soc_system_pll_1.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.499994 MHz " "Parameter \"output_clock_frequency0\" = \"148.499994 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 23.951611 MHz " "Parameter \"output_clock_frequency1\" = \"23.951611 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139462453 ""}  } { { "db/ip/soc_system/submodules/soc_system_pll_1.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_pll_1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139462453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_translator" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_wr_translator" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_ddr3_hps_f2h_sdram0_data_translator" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_agent" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_wr_agent" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_ddr3_hps_f2h_sdram0_data_agent" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139462937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5642_Config I2C_OV5642_Config:I2C_OV5642_Config_u0 " "Elaborating entity \"I2C_OV5642_Config\" for hierarchy \"I2C_OV5642_Config:I2C_OV5642_Config_u0\"" {  } { { "de10_nano_d8m_ddr3.v" "I2C_OV5642_Config_u0" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463523 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "I2C_OV5642_Config.v(124) " "Verilog HDL Case Statement warning at I2C_OV5642_Config.v(124): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ov5642/I2C_OV5642_Config.v" "" { Text "D:/Desktop/OV5642_1080P/ov5642/I2C_OV5642_Config.v" 124 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1606139463526 "|DE10_Nano_D8M_DDR3|I2C_OV5642_Config:I2C_OV5642_Config_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5642_Controller I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0 " "Elaborating entity \"I2C_OV5642_Controller\" for hierarchy \"I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0\"" {  } { { "ov5642/I2C_OV5642_Config.v" "u0" { Text "D:/Desktop/OV5642_1080P/ov5642/I2C_OV5642_Config.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV5642_WRITE_WDATA I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0\|I2C_OV5642_WRITE_WDATA:wrd " "Elaborating entity \"I2C_OV5642_WRITE_WDATA\" for hierarchy \"I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0\|I2C_OV5642_WRITE_WDATA:wrd\"" {  } { { "ov5642/I2C_OV5642_Controller.v" "wrd" { Text "D:/Desktop/OV5642_1080P/ov5642/I2C_OV5642_Controller.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "de10_nano_d8m_ddr3.v" "u_I2C_HDMI_Config" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "hdmi/I2C_HDMI_Config.v" "u0" { Text "D:/Desktop/OV5642_1080P/hdmi/I2C_HDMI_Config.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_I2C_WRITE_WDATA I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd " "Elaborating entity \"HDMI_I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\"" {  } { { "hdmi/I2C_Controller.v" "wrd" { Text "D:/Desktop/OV5642_1080P/hdmi/I2C_Controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection edge_detection:edge_detection_u0 " "Elaborating entity \"edge_detection\" for hierarchy \"edge_detection:edge_detection_u0\"" {  } { { "de10_nano_d8m_ddr3.v" "edge_detection_u0" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 edge_detection.v(32) " "Verilog HDL assignment warning at edge_detection.v(32): truncated value with size 32 to match size of target (12)" {  } { { "edge_detection/edge_detection.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/edge_detection.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606139463744 "|DE10_Nano_D8M_DDR3|edge_detection:edge_detection_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt edge_detection:edge_detection_u0\|sqrt:sqrt_u0 " "Elaborating entity \"sqrt\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\"" {  } { { "edge_detection/edge_detection.v" "sqrt_u0" { Text "D:/Desktop/OV5642_1080P/edge_detection/edge_detection.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "edge_detection/sqrt.v" "ALTSQRT_component" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139463893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139463894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 12 " "Parameter \"q_port_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139463894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 13 " "Parameter \"r_port_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139463894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139463894 ""}  } { { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139463894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_djc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_djc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_djc " "Found entity 1: add_sub_djc" {  } { { "db/add_sub_djc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_djc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139464153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139464153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_djc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_djc:auto_generated " "Elaborating entity \"add_sub_djc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_djc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cjc " "Found entity 1: add_sub_cjc" {  } { { "db/add_sub_cjc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_cjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139464333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139464333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cjc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_cjc:auto_generated " "Elaborating entity \"add_sub_cjc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_cjc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bjc " "Found entity 1: add_sub_bjc" {  } { { "db/add_sub_bjc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_bjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139464518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139464518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bjc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_bjc:auto_generated " "Elaborating entity \"add_sub_bjc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_bjc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ajc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ajc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ajc " "Found entity 1: add_sub_ajc" {  } { { "db/add_sub_ajc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_ajc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139464694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139464694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ajc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_ajc:auto_generated " "Elaborating entity \"add_sub_ajc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_ajc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464761 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9jc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9jc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9jc " "Found entity 1: add_sub_9jc" {  } { { "db/add_sub_9jc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_9jc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139464861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139464861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9jc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_9jc:auto_generated " "Elaborating entity \"add_sub_9jc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_9jc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139464944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1ic " "Found entity 1: add_sub_1ic" {  } { { "db/add_sub_1ic.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_1ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139465024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139465024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1ic edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_1ic:auto_generated " "Elaborating entity \"add_sub_1ic\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_1ic:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0ic " "Found entity 1: add_sub_0ic" {  } { { "db/add_sub_0ic.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_0ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139465212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139465212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0ic edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_0ic:auto_generated " "Elaborating entity \"add_sub_0ic\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_0ic:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vhc " "Found entity 1: add_sub_vhc" {  } { { "db/add_sub_vhc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_vhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139465399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139465399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vhc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_vhc:auto_generated " "Elaborating entity \"add_sub_vhc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_vhc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465476 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uhc " "Found entity 1: add_sub_uhc" {  } { { "db/add_sub_uhc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_uhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139465587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139465587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uhc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_uhc:auto_generated " "Elaborating entity \"add_sub_uhc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_uhc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_thc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_thc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_thc " "Found entity 1: add_sub_thc" {  } { { "db/add_sub_thc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_thc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139465755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139465755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_thc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_thc:auto_generated " "Elaborating entity \"add_sub_thc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_thc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_shc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_shc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_shc " "Found entity 1: add_sub_shc" {  } { { "db/add_sub_shc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_shc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139465914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139465914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_shc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_shc:auto_generated " "Elaborating entity \"add_sub_shc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_shc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139465999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qhc " "Found entity 1: add_sub_qhc" {  } { { "db/add_sub_qhc.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/add_sub_qhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139466102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139466102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qhc edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_qhc:auto_generated " "Elaborating entity \"add_sub_qhc\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_qhc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139466998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"edge_detection:edge_detection_u0\|sqrt:sqrt_u0\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "edge_detection/sqrt.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register edge_detection:edge_detection_u0\|shift_register:shift_register_u0 " "Elaborating entity \"shift_register\" for hierarchy \"edge_detection:edge_detection_u0\|shift_register:shift_register_u0\"" {  } { { "edge_detection/edge_detection.v" "shift_register_u0" { Text "D:/Desktop/OV5642_1080P/edge_detection/edge_detection.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "edge_detection/shift_register.v" "ALTSHIFT_TAPS_component" { Text "D:/Desktop/OV5642_1080P/edge_detection/shift_register.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "edge_detection/shift_register.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/shift_register.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139467291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139467291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139467291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139467291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1920 " "Parameter \"tap_distance\" = \"1920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139467291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139467291 ""}  } { { "edge_detection/shift_register.v" "" { Text "D:/Desktop/OV5642_1080P/edge_detection/shift_register.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606139467291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pl61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pl61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pl61 " "Found entity 1: shift_taps_pl61" {  } { { "db/shift_taps_pl61.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/shift_taps_pl61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139467361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139467361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_pl61 edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pl61:auto_generated " "Elaborating entity \"shift_taps_pl61\" for hierarchy \"edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pl61:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pmj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmj1 " "Found entity 1: altsyncram_pmj1" {  } { { "db/altsyncram_pmj1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_pmj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139467482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139467482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pmj1 edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pl61:auto_generated\|altsyncram_pmj1:altsyncram2 " "Elaborating entity \"altsyncram_pmj1\" for hierarchy \"edge_detection:edge_detection_u0\|shift_register:shift_register_u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pl61:auto_generated\|altsyncram_pmj1:altsyncram2\"" {  } { { "db/shift_taps_pl61.tdf" "altsyncram2" { Text "D:/Desktop/OV5642_1080P/db/shift_taps_pl61.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_iobuf_in_i2i buffer_iobuf_in_i2i:buffer_u0 " "Elaborating entity \"buffer_iobuf_in_i2i\" for hierarchy \"buffer_iobuf_in_i2i:buffer_u0\"" {  } { { "de10_nano_d8m_ddr3.v" "buffer_u0" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139467590 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "db/ip/soc_system/submodules/hps_reset.v" "altsource_probe_component" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1606139469841 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606139471544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.23.22:51:16 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2020.11.23.22:51:16 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139476505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139479642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139479810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139483208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139483366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139483531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139483714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139483720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139483721 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606139484392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139484654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139484654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139484761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139484761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139484783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139484783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139484862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139484862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/OV5642_1080P/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139484963 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Desktop/OV5642_1080P/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139484963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139484963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606139485046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139485046 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_tcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/altsyncram_0ns1.tdf" 39 2 0 } } { "db/a_dpfifo_f471.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/a_dpfifo_f471.tdf" 43 2 0 } } { "db/scfifo_tcd1.tdf" "" { Text "D:/Desktop/OV5642_1080P/db/scfifo_tcd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } } { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } } { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } } { "db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v" 735 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/soc_system.v" 169 0 0 } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 182 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139487107 "|DE10_Nano_D8M_DDR3|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1606139487107 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1606139487107 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "240 " "Ignored 240 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "12 " "Ignored 12 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1606139487578 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1606139487578 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1606139487578 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1606139495976 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1606139495976 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-FRAME_BUFFER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FRAME_BUFFER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1606139496056 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1606139496056 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1606139496056 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1606139496056 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1606139496056 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1606139496056 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1606139496057 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "56 " "56 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606139496073 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606139496348 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1606139496348 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606139496348 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1606139496348 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[11\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[24\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[11\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[24\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[16\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[24\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[16\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[24\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[17\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[24\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[17\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[24\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[3\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[25\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[3\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[25\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[2\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[25\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[2\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[25\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[0\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[1\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[0\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[1\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[8\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[19\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[8\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[19\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[9\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[19\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[9\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[19\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[10\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[19\] " "Duplicate LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[10\]\" merged with LATCH primitive \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[19\]\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 328 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606139496379 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606139496379 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139500895 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606139500895 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|HPS_USB_STP"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606139500897 "|DE10_Nano_D8M_DDR3|LED[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606139500897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139501546 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "237 " "237 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606139504592 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|in_send_data " "Logic cell \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|in_send_data\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "in_send_data" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|in_send_control " "Logic cell \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|in_send_control\"" {  } { { "db/ip/soc_system/submodules/terasic_camera.v" "in_send_control" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/terasic_camera.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[9\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[3\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[4\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[5\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[6\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[7\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[8\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[0\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[1\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\]\"" {  } { { "db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[2\]" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139504628 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1606139504628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_ddr3_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_ddr3_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139505238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139506023 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/OV5642_1080P/output_files/DE10_Nano_D8M_DDR3.map.smsg " "Generated suppressed messages file D:/Desktop/OV5642_1080P/output_files/DE10_Nano_D8M_DDR3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139507756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "30 0 4 0 0 " "Adding 30 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606139515400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606139515400 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606139515857 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1606139515857 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606139515868 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1606139515868 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606139515881 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1606139515881 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606139515897 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1606139515897 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|HPS_USB_NXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606139516692 "|DE10_Nano_D8M_DDR3|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606139516692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8599 " "Implemented 8599 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606139516720 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606139516720 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606139516720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7472 " "Implemented 7472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606139516720 ""} { "Info" "ICUT_CUT_TM_RAMS" "283 " "Implemented 283 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606139516720 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1606139516720 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1606139516720 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606139516720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606139516720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5277 " "Peak virtual memory: 5277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606139516912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 22:51:56 2020 " "Processing ended: Mon Nov 23 22:51:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606139516912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:20 " "Elapsed time: 00:03:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606139516912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:02 " "Total CPU time (on all processors): 00:05:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606139516912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139516912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 169 s " "Quartus Prime Flow was successful. 0 errors, 169 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606139517637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606139518382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606139518389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 22:51:57 2020 " "Processing started: Mon Nov 23 22:51:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606139518389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606139518389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Nano_D8M_DDR3 -c DE10_Nano_D8M_DDR3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Nano_D8M_DDR3 -c DE10_Nano_D8M_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606139518389 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606139518584 ""}
{ "Info" "0" "" "Project  = DE10_Nano_D8M_DDR3" {  } {  } 0 0 "Project  = DE10_Nano_D8M_DDR3" 0 0 "Fitter" 0 0 1606139518585 ""}
{ "Info" "0" "" "Revision = DE10_Nano_D8M_DDR3" {  } {  } 0 0 "Revision = DE10_Nano_D8M_DDR3" 0 0 "Fitter" 0 0 1606139518585 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1606139519024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606139519041 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Nano_D8M_DDR3 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10_Nano_D8M_DDR3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606139519147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606139519198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606139519198 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606139519306 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1606139519306 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606139519320 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606139519348 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1606139519348 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606139519369 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1606139520210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606139520264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606139528008 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606139528470 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 189 " "No exact pin location assignment(s) for 111 pins of 189 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606139529083 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1606139529109 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1606139529109 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606139554170 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 15 global CLKCTRL_G14 " "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 435 global CLKCTRL_G7 " "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 435 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G8 " "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2850 global CLKCTRL_G2 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2850 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1106 global CLKCTRL_G15 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1106 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606139559079 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0 403 global CLKCTRL_G4 " "buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0 with 403 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606139559079 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK3_50~inputCLKENA0 49 global CLKCTRL_G13 " "FPGA_CLK3_50~inputCLKENA0 with 49 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 19 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK2_50~inputCLKENA0 16 global CLKCTRL_G6 " "FPGA_CLK2_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606139559079 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606139559079 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad OV5642_PCLK PIN_AF22 " "Refclk input I/O pad OV5642_PCLK is placed onto PIN_AF22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606139559080 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606139559080 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1606139559080 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606139559081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606139565250 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dqq1 " "Entity dcfifo_dqq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h9q1 " "Entity dcfifo_h9q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606139565263 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606139565263 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139565402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565514 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139565524 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139565563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565579 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565579 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565580 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565580 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565581 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565582 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565582 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565583 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565585 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565586 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565586 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565587 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565588 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565588 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565589 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565590 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565590 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565591 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565592 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565592 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565593 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565594 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565595 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565595 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565595 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565596 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565597 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565597 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565598 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565599 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565600 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565601 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565601 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565602 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565603 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565603 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565604 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565605 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565605 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565606 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565606 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139565607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139565607 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139565607 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139565613 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139565640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606139565646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566277 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566279 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566279 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139566289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566300 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566300 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139566314 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139566343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566345 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566346 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566347 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566348 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566349 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566350 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566352 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566352 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566353 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566354 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566354 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566355 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566357 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566358 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566359 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566359 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566361 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566361 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566363 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566364 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566368 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566369 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566370 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566371 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566372 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566373 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566373 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566374 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566375 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566376 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566378 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566378 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566379 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566380 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566381 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566382 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566382 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/ov5642_1080p/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc " "Reading SDC File: 'd:/desktop/ov5642_1080p/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139566389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 1 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566390 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566390 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 3 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566391 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566392 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 5 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566392 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566392 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 7 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566392 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 8 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566393 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566393 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 10 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566393 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566394 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 12 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(12): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566394 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 13 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(13): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566394 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 14 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(14): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566395 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(15): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566395 ""}  } { { "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/OV5642_1080P/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566395 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Nano_D8M_DDR3.SDC " "Reading SDC File: 'DE10_Nano_D8M_DDR3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606139566401 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1606139566402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Nano_D8M_DDR3.sdc 22 MIPI_PIXEL_CLK port " "Ignored filter at DE10_Nano_D8M_DDR3.sdc(22): MIPI_PIXEL_CLK could not be matched with a port" {  } { { "D:/Desktop/OV5642_1080P/DE10_Nano_D8M_DDR3.sdc" "" { Text "D:/Desktop/OV5642_1080P/DE10_Nano_D8M_DDR3.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606139566403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Nano_D8M_DDR3.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Nano_D8M_DDR3.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.0 MHz\" -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\] " "create_clock -period \"100.0 MHz\" -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\]" {  } { { "D:/Desktop/OV5642_1080P/DE10_Nano_D8M_DDR3.sdc" "" { Text "D:/Desktop/OV5642_1080P/DE10_Nano_D8M_DDR3.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606139566403 ""}  } { { "D:/Desktop/OV5642_1080P/DE10_Nano_D8M_DDR3.sdc" "" { Text "D:/Desktop/OV5642_1080P/DE10_Nano_D8M_DDR3.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606139566403 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 7607 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 7607 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606139566409 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606139566409 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606139566409 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606139566409 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606139566409 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606139566409 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1606139566409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606139566410 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\] " "Node: soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[1\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\] " "Latch soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[1\] is being clocked by soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606139566454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606139566454 "|DE10_Nano_D8M_DDR3|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_index[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV5642_PCLK " "Node: OV5642_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25~porta_memory_reg OV5642_PCLK " "Register soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25~porta_memory_reg is being clocked by OV5642_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606139566454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606139566454 "|DE10_Nano_D8M_DDR3|OV5642_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK " "Node: I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0\|I2C_OV5642_WRITE_WDATA:wrd\|BYTE\[1\] I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK " "Register I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0\|I2C_OV5642_WRITE_WDATA:wrd\|BYTE\[1\] is being clocked by I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606139566454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606139566454 "|DE10_Nano_D8M_DDR3|I2C_OV5642_Config:I2C_OV5642_Config_u0|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|A\[8\] I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|A\[8\] is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606139566454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606139566454 "|DE10_Nano_D8M_DDR3|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606139566476 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606139566476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606139566705 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1606139566705 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "MIPI_PIXEL_CLK_ext " "Virtual clock MIPI_PIXEL_CLK_ext is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1606139566719 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606139566722 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1606139566722 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606139566726 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.730 HDMI_TX_CLK_ext " "   6.730 HDMI_TX_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MIPI_PIXEL_CLK_ext " "  10.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.346 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.346 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.730 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.730 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.729 u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  41.729 u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606139566726 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606139566726 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606139567205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606139567205 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606139567208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606139567222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606139567260 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606139567288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606139567289 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606139567303 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139568205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606139569588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Block RAM " "Packed 128 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606139569607 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "104 DSP block " "Packed 104 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606139569607 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606139569607 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "26 " "Created 26 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1606139569607 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606139569607 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1606139570148 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139571790 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606139573229 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3254 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3254 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606139583914 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606139583923 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 74 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 74 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606139586222 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606139586222 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606139589225 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606139589232 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 103 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 103 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606139592348 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139595008 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:26 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:26" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1606139596266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606139597481 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606139597550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606139597550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606139597572 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139600804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606139602106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606139602129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606139602129 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_I2C_SCL " "Node \"CAMERA_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_I2C_SDA " "Node \"CAMERA_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_PWDN_n " "Node \"CAMERA_PWDN_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_PWDN_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_192MHZ " "Node \"CLK_192MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_192MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_CS_n " "Node \"MIPI_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SCL " "Node \"MIPI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SDA " "Node \"MIPI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MCLK " "Node \"MIPI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_CLK " "Node \"MIPI_PIXEL_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[0\] " "Node \"MIPI_PIXEL_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[1\] " "Node \"MIPI_PIXEL_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[2\] " "Node \"MIPI_PIXEL_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[3\] " "Node \"MIPI_PIXEL_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[4\] " "Node \"MIPI_PIXEL_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[5\] " "Node \"MIPI_PIXEL_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[6\] " "Node \"MIPI_PIXEL_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[7\] " "Node \"MIPI_PIXEL_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[8\] " "Node \"MIPI_PIXEL_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[9\] " "Node \"MIPI_PIXEL_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_HS " "Node \"MIPI_PIXEL_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_VS " "Node \"MIPI_PIXEL_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_REFCLK " "Node \"MIPI_REFCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_REFCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_RESET_n " "Node \"MIPI_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OV5642_HREF_TEST " "Node \"OV5642_HREF_TEST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV5642_HREF_TEST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OV5642_VSYNC_TEST " "Node \"OV5642_VSYNC_TEST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV5642_VSYNC_TEST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606139603470 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606139603470 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:16 " "Fitter preparation operations ending: elapsed time is 00:01:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606139603472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606139610611 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139612904 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606139614785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606139629928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606139643823 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606139665925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606139665925 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139673349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606139674701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y58 X44_Y69 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69" {  } { { "loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69"} { { 12 { 0 ""} 33 58 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606139697256 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606139697256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606139712351 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.76 " "Total time spent on timing analysis during the Fitter is 21.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606139722690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606139723121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606139728664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606139728671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606139736785 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606139737806 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606139759895 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606139761065 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606139761188 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606139761188 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "de10_nano_d8m_ddr3.v" "" { Text "D:/Desktop/OV5642_1080P/de10_nano_d8m_ddr3.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/OV5642_1080P/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606139761193 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1606139761193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/OV5642_1080P/output_files/DE10_Nano_D8M_DDR3.fit.smsg " "Generated suppressed messages file D:/Desktop/OV5642_1080P/output_files/DE10_Nano_D8M_DDR3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606139762051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 267 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7704 " "Peak virtual memory: 7704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606139767485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 22:56:07 2020 " "Processing ended: Mon Nov 23 22:56:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606139767485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:10 " "Elapsed time: 00:04:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606139767485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:37 " "Total CPU time (on all processors): 00:07:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606139767485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606139767485 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 436 s " "Quartus Prime Flow was successful. 0 errors, 436 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606139768696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606139769089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606139769095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 22:56:08 2020 " "Processing started: Mon Nov 23 22:56:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606139769095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606139769095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Nano_D8M_DDR3 -c DE10_Nano_D8M_DDR3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Nano_D8M_DDR3 -c DE10_Nano_D8M_DDR3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606139769096 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606139781599 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1606139781677 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1606139782188 ""}
{ "Warning" "" "" "File D:/Desktop/OV5642_1080P/output_files/DE10_Nano_D8M_DDR3_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "" 0 0 "Assembler" 0 -1 1606139782544 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "D:/Desktop/OV5642_1080P/output_files/DE10_Nano_D8M_DDR3_time_limited.sof 6AF7 00EE " "SRAM Object File D:/Desktop/OV5642_1080P/output_files/DE10_Nano_D8M_DDR3_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x6AF7, Product: 0x00EE" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1606139782544 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1606139783387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606139783599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 22:56:23 2020 " "Processing ended: Mon Nov 23 22:56:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606139783599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606139783599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606139783599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606139783599 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 438 s " "Quartus Prime Flow was successful. 0 errors, 438 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606139784201 ""}
