`timescale 1ns/1ps
// AXI4-Lite interface — plain (no clocking blocks; Verilator doesn't support
// clocking blocks inside modports, so drivers/monitors use @(posedge clk) directly)
interface axi4_if (input logic clk, input logic rst_n);
    logic [31:0] awaddr;
    logic        awvalid;
    logic        awready;
    logic [31:0] wdata;
    logic  [3:0] wstrb;
    logic        wvalid;
    logic        wready;
    logic  [1:0] bresp;
    logic        bvalid;
    logic        bready;
    logic [31:0] araddr;
    logic        arvalid;
    logic        arready;
    logic [31:0] rdata;
    logic  [1:0] rresp;
    logic        rvalid;
    logic        rready;
endinterface
