<?xml version="1.0" encoding="utf-8"?>
<CoCoSimTrace model_file="/home/hamza/Documents/coco_team/regression-test/simulink/unit_test/not_valid_models/logic_test.mdl"><!--This file has been generated by the CoCoSim tool-->
   <Node block_name="logic_test" node_name="logic_test">
      <InputList>
         <Input variable="In1_1_1">
            <block_name>logic_test/In1</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In4_1_1">
            <block_name>logic_test/In4</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In5_1_1">
            <block_name>logic_test/In5</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In6_1_1">
            <block_name>logic_test/In6</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In6_1_2">
            <block_name>logic_test/In6</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In7_1_1">
            <block_name>logic_test/In7</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In7_1_2">
            <block_name>logic_test/In7</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In7_1_3">
            <block_name>logic_test/In7</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In7_1_4">
            <block_name>logic_test/In7</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In7_1_5">
            <block_name>logic_test/In7</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In7_1_6">
            <block_name>logic_test/In7</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In8_1_1">
            <block_name>logic_test/In8</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In8_1_2">
            <block_name>logic_test/In8</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In9_1_1">
            <block_name>logic_test/In9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In9_1_2">
            <block_name>logic_test/In9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In10_1_1">
            <block_name>logic_test/In10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In10_1_2">
            <block_name>logic_test/In10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In10_1_3">
            <block_name>logic_test/In10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In10_1_4">
            <block_name>logic_test/In10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In10_1_5">
            <block_name>logic_test/In10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In10_1_6">
            <block_name>logic_test/In10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In11_1_1">
            <block_name>logic_test/In11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In11_1_2">
            <block_name>logic_test/In11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In11_1_3">
            <block_name>logic_test/In11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In11_1_4">
            <block_name>logic_test/In11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In11_1_5">
            <block_name>logic_test/In11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In11_1_6">
            <block_name>logic_test/In11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In12_1_1">
            <block_name>logic_test/In12</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In12_1_2">
            <block_name>logic_test/In12</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In13_1_1">
            <block_name>logic_test/In13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In13_1_2">
            <block_name>logic_test/In13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In14_1_1">
            <block_name>logic_test/In14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In14_1_2">
            <block_name>logic_test/In14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In14_1_3">
            <block_name>logic_test/In14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In14_1_4">
            <block_name>logic_test/In14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In14_1_5">
            <block_name>logic_test/In14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In14_1_6">
            <block_name>logic_test/In14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In15_1_1">
            <block_name>logic_test/In15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In15_1_2">
            <block_name>logic_test/In15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In15_1_3">
            <block_name>logic_test/In15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In15_1_4">
            <block_name>logic_test/In15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In15_1_5">
            <block_name>logic_test/In15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In15_1_6">
            <block_name>logic_test/In15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In16_1_1">
            <block_name>logic_test/In16</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In16_1_2">
            <block_name>logic_test/In16</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In17_1_1">
            <block_name>logic_test/In17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In17_1_2">
            <block_name>logic_test/In17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In18_1_1">
            <block_name>logic_test/In18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In18_1_2">
            <block_name>logic_test/In18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In18_1_3">
            <block_name>logic_test/In18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In18_1_4">
            <block_name>logic_test/In18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In18_1_5">
            <block_name>logic_test/In18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In18_1_6">
            <block_name>logic_test/In18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In19_1_1">
            <block_name>logic_test/In19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In19_1_2">
            <block_name>logic_test/In19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In19_1_3">
            <block_name>logic_test/In19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In19_1_4">
            <block_name>logic_test/In19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In19_1_5">
            <block_name>logic_test/In19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In19_1_6">
            <block_name>logic_test/In19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In20_1_1">
            <block_name>logic_test/In20</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In20_1_2">
            <block_name>logic_test/In20</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In21_1_1">
            <block_name>logic_test/In21</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In21_1_2">
            <block_name>logic_test/In21</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In22_1_1">
            <block_name>logic_test/In22</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In22_1_2">
            <block_name>logic_test/In22</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In22_1_3">
            <block_name>logic_test/In22</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In22_1_4">
            <block_name>logic_test/In22</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In22_1_5">
            <block_name>logic_test/In22</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In22_1_6">
            <block_name>logic_test/In22</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In23_1_1">
            <block_name>logic_test/In23</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In23_1_2">
            <block_name>logic_test/In23</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In23_1_3">
            <block_name>logic_test/In23</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In23_1_4">
            <block_name>logic_test/In23</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In23_1_5">
            <block_name>logic_test/In23</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In23_1_6">
            <block_name>logic_test/In23</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In24_1_1">
            <block_name>logic_test/In24</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In24_1_2">
            <block_name>logic_test/In24</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In25_1_1">
            <block_name>logic_test/In25</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In25_1_2">
            <block_name>logic_test/In25</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In26_1_1">
            <block_name>logic_test/In26</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In26_1_2">
            <block_name>logic_test/In26</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In26_1_3">
            <block_name>logic_test/In26</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In26_1_4">
            <block_name>logic_test/In26</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In26_1_5">
            <block_name>logic_test/In26</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In26_1_6">
            <block_name>logic_test/In26</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In27_1_1">
            <block_name>logic_test/In27</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In27_1_2">
            <block_name>logic_test/In27</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In27_1_3">
            <block_name>logic_test/In27</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In27_1_4">
            <block_name>logic_test/In27</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
         <Input variable="In27_1_5">
            <block_name>logic_test/In27</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Input>
         <Input variable="In27_1_6">
            <block_name>logic_test/In27</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Input>
         <Input variable="In2_1_1">
            <block_name>logic_test/In2</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In2_1_2">
            <block_name>logic_test/In2</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In3_1_1">
            <block_name>logic_test/In3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Input>
         <Input variable="In3_1_2">
            <block_name>logic_test/In3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Input>
         <Input variable="In3_1_3">
            <block_name>logic_test/In3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Input>
         <Input variable="In3_1_4">
            <block_name>logic_test/In3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Input>
      </InputList>
      <OutputList>
         <Output variable="Out1_1_1">
            <block_name>logic_test/Out1</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out7_2_1">
            <block_name>logic_test/Out7</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out8_3_1">
            <block_name>logic_test/Out8</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out9_4_1">
            <block_name>logic_test/Out9</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out9_4_2">
            <block_name>logic_test/Out9</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out10_5_1">
            <block_name>logic_test/Out10</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out10_5_2">
            <block_name>logic_test/Out10</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out10_5_3">
            <block_name>logic_test/Out10</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out10_5_4">
            <block_name>logic_test/Out10</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out10_5_5">
            <block_name>logic_test/Out10</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>5</dimension>
         </Output>
         <Output variable="Out10_5_6">
            <block_name>logic_test/Out10</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>6</dimension>
         </Output>
         <Output variable="Out11_6_1">
            <block_name>logic_test/Out11</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out11_6_2">
            <block_name>logic_test/Out11</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out12_7_1">
            <block_name>logic_test/Out12</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out12_7_2">
            <block_name>logic_test/Out12</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out12_7_3">
            <block_name>logic_test/Out12</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out12_7_4">
            <block_name>logic_test/Out12</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out12_7_5">
            <block_name>logic_test/Out12</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>5</dimension>
         </Output>
         <Output variable="Out12_7_6">
            <block_name>logic_test/Out12</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>6</dimension>
         </Output>
         <Output variable="Out13_8_1">
            <block_name>logic_test/Out13</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out13_8_2">
            <block_name>logic_test/Out13</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out14_9_1">
            <block_name>logic_test/Out14</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out14_9_2">
            <block_name>logic_test/Out14</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out14_9_3">
            <block_name>logic_test/Out14</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out14_9_4">
            <block_name>logic_test/Out14</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out14_9_5">
            <block_name>logic_test/Out14</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>5</dimension>
         </Output>
         <Output variable="Out14_9_6">
            <block_name>logic_test/Out14</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>6</dimension>
         </Output>
         <Output variable="Out15_10_1">
            <block_name>logic_test/Out15</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out15_10_2">
            <block_name>logic_test/Out15</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out16_11_1">
            <block_name>logic_test/Out16</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out16_11_2">
            <block_name>logic_test/Out16</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out16_11_3">
            <block_name>logic_test/Out16</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out16_11_4">
            <block_name>logic_test/Out16</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out16_11_5">
            <block_name>logic_test/Out16</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>5</dimension>
         </Output>
         <Output variable="Out16_11_6">
            <block_name>logic_test/Out16</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>6</dimension>
         </Output>
         <Output variable="Out17_12_1">
            <block_name>logic_test/Out17</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out17_12_2">
            <block_name>logic_test/Out17</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out18_13_1">
            <block_name>logic_test/Out18</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out18_13_2">
            <block_name>logic_test/Out18</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out18_13_3">
            <block_name>logic_test/Out18</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out18_13_4">
            <block_name>logic_test/Out18</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out18_13_5">
            <block_name>logic_test/Out18</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>5</dimension>
         </Output>
         <Output variable="Out18_13_6">
            <block_name>logic_test/Out18</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>6</dimension>
         </Output>
         <Output variable="Out19_14_1">
            <block_name>logic_test/Out19</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out19_14_2">
            <block_name>logic_test/Out19</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out20_15_1">
            <block_name>logic_test/Out20</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out20_15_2">
            <block_name>logic_test/Out20</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out20_15_3">
            <block_name>logic_test/Out20</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out20_15_4">
            <block_name>logic_test/Out20</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out20_15_5">
            <block_name>logic_test/Out20</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>5</dimension>
         </Output>
         <Output variable="Out20_15_6">
            <block_name>logic_test/Out20</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>6</dimension>
         </Output>
         <Output variable="Out2_16_1">
            <block_name>logic_test/Out2</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out2_16_2">
            <block_name>logic_test/Out2</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out3_17_1">
            <block_name>logic_test/Out3</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out3_17_2">
            <block_name>logic_test/Out3</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out4_18_1">
            <block_name>logic_test/Out4</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out4_18_2">
            <block_name>logic_test/Out4</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out4_18_3">
            <block_name>logic_test/Out4</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out4_18_4">
            <block_name>logic_test/Out4</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out5_19_1">
            <block_name>logic_test/Out5</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out5_19_2">
            <block_name>logic_test/Out5</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out6_20_1">
            <block_name>logic_test/Out6</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out6_20_2">
            <block_name>logic_test/Out6</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out6_20_3">
            <block_name>logic_test/Out6</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out6_20_4">
            <block_name>logic_test/Out6</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
         <Output variable="Out21_21_1">
            <block_name>logic_test/Out21</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>1</dimension>
         </Output>
         <Output variable="Out21_21_2">
            <block_name>logic_test/Out21</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>2</dimension>
         </Output>
         <Output variable="Out21_21_3">
            <block_name>logic_test/Out21</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>3</dimension>
         </Output>
         <Output variable="Out21_21_4">
            <block_name>logic_test/Out21</block_name>
            <in_port_nb>1</in_port_nb>
            <dimension>4</dimension>
         </Output>
      </OutputList>
      <VarList>
         <Variable variable="LogicalOperator_1_1">
            <block_name>logic_test/Logical
Operator</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator1_1_1">
            <block_name>logic_test/Logical
Operator1</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator1_1_2">
            <block_name>logic_test/Logical
Operator1</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator10_1_1">
            <block_name>logic_test/Logical
Operator10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator10_1_2">
            <block_name>logic_test/Logical
Operator10</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator11_1_1">
            <block_name>logic_test/Logical
Operator11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator11_1_2">
            <block_name>logic_test/Logical
Operator11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator11_1_3">
            <block_name>logic_test/Logical
Operator11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator11_1_4">
            <block_name>logic_test/Logical
Operator11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator11_1_5">
            <block_name>logic_test/Logical
Operator11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Variable>
         <Variable variable="LogicalOperator11_1_6">
            <block_name>logic_test/Logical
Operator11</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Variable>
         <Variable variable="LogicalOperator12_1_1">
            <block_name>logic_test/Logical
Operator12</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator12_1_2">
            <block_name>logic_test/Logical
Operator12</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator13_1_1">
            <block_name>logic_test/Logical
Operator13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator13_1_2">
            <block_name>logic_test/Logical
Operator13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator13_1_3">
            <block_name>logic_test/Logical
Operator13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator13_1_4">
            <block_name>logic_test/Logical
Operator13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator13_1_5">
            <block_name>logic_test/Logical
Operator13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Variable>
         <Variable variable="LogicalOperator13_1_6">
            <block_name>logic_test/Logical
Operator13</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Variable>
         <Variable variable="LogicalOperator14_1_1">
            <block_name>logic_test/Logical
Operator14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator14_1_2">
            <block_name>logic_test/Logical
Operator14</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator15_1_1">
            <block_name>logic_test/Logical
Operator15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator15_1_2">
            <block_name>logic_test/Logical
Operator15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator15_1_3">
            <block_name>logic_test/Logical
Operator15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator15_1_4">
            <block_name>logic_test/Logical
Operator15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator15_1_5">
            <block_name>logic_test/Logical
Operator15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Variable>
         <Variable variable="LogicalOperator15_1_6">
            <block_name>logic_test/Logical
Operator15</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Variable>
         <Variable variable="LogicalOperator16_1_1">
            <block_name>logic_test/Logical
Operator16</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator16_1_2">
            <block_name>logic_test/Logical
Operator16</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator17_1_1">
            <block_name>logic_test/Logical
Operator17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator17_1_2">
            <block_name>logic_test/Logical
Operator17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator17_1_3">
            <block_name>logic_test/Logical
Operator17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator17_1_4">
            <block_name>logic_test/Logical
Operator17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator17_1_5">
            <block_name>logic_test/Logical
Operator17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Variable>
         <Variable variable="LogicalOperator17_1_6">
            <block_name>logic_test/Logical
Operator17</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Variable>
         <Variable variable="LogicalOperator18_1_1">
            <block_name>logic_test/Logical
Operator18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator18_1_2">
            <block_name>logic_test/Logical
Operator18</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator19_1_1">
            <block_name>logic_test/Logical
Operator19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator19_1_2">
            <block_name>logic_test/Logical
Operator19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator19_1_3">
            <block_name>logic_test/Logical
Operator19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator19_1_4">
            <block_name>logic_test/Logical
Operator19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator19_1_5">
            <block_name>logic_test/Logical
Operator19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Variable>
         <Variable variable="LogicalOperator19_1_6">
            <block_name>logic_test/Logical
Operator19</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Variable>
         <Variable variable="LogicalOperator2_1_1">
            <block_name>logic_test/Logical
Operator2</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator2_1_2">
            <block_name>logic_test/Logical
Operator2</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator20_1_1">
            <block_name>logic_test/Logical
Operator20</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator20_1_2">
            <block_name>logic_test/Logical
Operator20</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator20_1_3">
            <block_name>logic_test/Logical
Operator20</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator20_1_4">
            <block_name>logic_test/Logical
Operator20</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator3_1_1">
            <block_name>logic_test/Logical
Operator3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator3_1_2">
            <block_name>logic_test/Logical
Operator3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator3_1_3">
            <block_name>logic_test/Logical
Operator3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator3_1_4">
            <block_name>logic_test/Logical
Operator3</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator4_1_1">
            <block_name>logic_test/Logical
Operator4</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator4_1_2">
            <block_name>logic_test/Logical
Operator4</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator5_1_1">
            <block_name>logic_test/Logical
Operator5</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator5_1_2">
            <block_name>logic_test/Logical
Operator5</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator5_1_3">
            <block_name>logic_test/Logical
Operator5</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator5_1_4">
            <block_name>logic_test/Logical
Operator5</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator6_1_1">
            <block_name>logic_test/Logical
Operator6</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator7_1_1">
            <block_name>logic_test/Logical
Operator7</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator8_1_1">
            <block_name>logic_test/Logical
Operator8</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator8_1_2">
            <block_name>logic_test/Logical
Operator8</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator9_1_1">
            <block_name>logic_test/Logical
Operator9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>1</dimension>
         </Variable>
         <Variable variable="LogicalOperator9_1_2">
            <block_name>logic_test/Logical
Operator9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>2</dimension>
         </Variable>
         <Variable variable="LogicalOperator9_1_3">
            <block_name>logic_test/Logical
Operator9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>3</dimension>
         </Variable>
         <Variable variable="LogicalOperator9_1_4">
            <block_name>logic_test/Logical
Operator9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>4</dimension>
         </Variable>
         <Variable variable="LogicalOperator9_1_5">
            <block_name>logic_test/Logical
Operator9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>5</dimension>
         </Variable>
         <Variable variable="LogicalOperator9_1_6">
            <block_name>logic_test/Logical
Operator9</block_name>
            <out_port_nb>1</out_port_nb>
            <dimension>6</dimension>
         </Variable>
      </VarList>
   </Node>
</CoCoSimTrace>