<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="Xst" num="0" delta="new" >Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL
</msg>

<msg type="error" file="HDLCompiler" num="31" delta="new" >"D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 163: &lt;<arg fmt="%s" index="1">Read_Hit_Loop</arg>&gt; is already declared.
</msg>

<msg type="error" file="HDLCompiler" num="31" delta="new" >"D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 172: &lt;<arg fmt="%s" index="1">Update_Access_Loop</arg>&gt; is already declared.
</msg>

<msg type="error" file="HDLCompiler" num="598" delta="new" >"D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Cache\cache\cache.v" Line 33: Module &lt;<arg fmt="%s" index="1">cache</arg>&gt; ignored due to previous errors.
</msg>

</messages>

