From a3741f137ace08f7338ae57d83363c22e6abda2f Mon Sep 17 00:00:00 2001
From: Bhaskar Upadhaya <Bhaskar.Upadhaya@nxp.com>
Date: Thu, 9 Feb 2017 14:00:59 +0530
Subject: [PATCH 457/508] ls1012aqds:pfe Assign proper mdio mux value in 1G
 and 2.5G PFE mode

1G and 2.5G have different mdio mux value, so they need to be
assigned properly for proper PFE interface detection.

Signed-off-by: Bhaskar Upadhaya <Bhaskar.Upadhaya@nxp.com>
[Original patch taken from SDK-V2.0-1703]
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/staging/fsl_ppfe/pfe_eth.c |   34 ++++++++++++++++++++++++----------
 1 files changed, 24 insertions(+), 10 deletions(-)

diff --git a/drivers/staging/fsl_ppfe/pfe_eth.c b/drivers/staging/fsl_ppfe/pfe_eth.c
index d191755..9650789 100644
--- a/drivers/staging/fsl_ppfe/pfe_eth.c
+++ b/drivers/staging/fsl_ppfe/pfe_eth.c
@@ -1113,11 +1113,18 @@ static int pfe_eth_mdio_write(struct mii_bus *bus, int mii_id, int regnum, u16 v
 	struct pfe_eth_priv_s *priv = (struct pfe_eth_priv_s *)bus->priv;
 
 	/*FIXME Dirty hack to configure mux */
-	if(priv->mdio_muxval) {
-		if(mii_id == 0x1)
-			pfe_eth_mdio_mux(0x2);
-		else
-			pfe_eth_mdio_mux(0x3);
+	if (priv->mdio_muxval) {
+		if (regnum & MII_ADDR_C45) {
+			if (mii_id == 0x1)
+				pfe_eth_mdio_mux(0x2);
+			else
+				pfe_eth_mdio_mux(0x3);
+		} else {
+			if (mii_id == 0x1)
+				pfe_eth_mdio_mux(0x1);
+			else
+				pfe_eth_mdio_mux(0x2);
+		}
 	}
 
 	if (regnum & MII_ADDR_C45) {
@@ -1153,11 +1160,18 @@ static int pfe_eth_mdio_read(struct mii_bus *bus, int mii_id, int regnum)
 	u16 value = 0;
 
 	/*FIXME Dirty hack to configure mux */
-	if(priv->mdio_muxval){
-		if(mii_id == 0x1)
-			pfe_eth_mdio_mux(0x2);
-		else
-			pfe_eth_mdio_mux(0x3);
+	if (priv->mdio_muxval) {
+		if (regnum & MII_ADDR_C45) {
+			if (mii_id == 0x1)
+				pfe_eth_mdio_mux(0x2);
+			else
+				pfe_eth_mdio_mux(0x3);
+		} else {
+			if (mii_id == 0x1)
+				pfe_eth_mdio_mux(0x1);
+			else
+				pfe_eth_mdio_mux(0x2);
+		}
 	}
 
 	if (regnum & MII_ADDR_C45) {
-- 
1.7.5.4

