ana p_a_in a p_b_in b p_c_in c p_d_in d h p_h_out i p_i_out
V p_a_in 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
V p_b_in 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
V p_c_in 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
V p_d_in 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
clock Vdd 1
R
