==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 206 ; free virtual = 9473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 206 ; free virtual = 9473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 201 ; free virtual = 9469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:6723) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:6754) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:6756) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 193 ; free virtual = 9453
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:6723) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:6754) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:6756) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6757:3) in function 'operator_double_div4'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 152 ; free virtual = 9414
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 144 ; free virtual = 9406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div4/in' to 'operator_double_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.92 seconds; current allocated memory: 167.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 167.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 167.659 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 163 ; free virtual = 9426
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div4.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:29 ; elapsed = 00:08:25 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1762 ; free virtual = 9189
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:29 ; elapsed = 00:08:25 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1762 ; free virtual = 9189
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:30 ; elapsed = 00:08:26 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1787 ; free virtual = 9221
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:6723) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:6754) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:6756) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:30 ; elapsed = 00:08:26 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 1774 ; free virtual = 9209
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:6723) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:6754) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:6756) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6757:3) in function 'operator_double_div4'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:30 ; elapsed = 00:08:26 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1727 ; free virtual = 9166
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:30 ; elapsed = 00:08:26 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1719 ; free virtual = 9157
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div4/in' to 'operator_double_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 244.63 seconds; current allocated memory: 220.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 220.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.789 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:31 ; elapsed = 00:08:27 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1727 ; free virtual = 9174
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:43 ; elapsed = 00:04:05 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2100 ; free virtual = 10176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:43 ; elapsed = 00:04:05 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2100 ; free virtual = 10176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:44 ; elapsed = 00:04:06 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2099 ; free virtual = 10177
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:291) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:44 ; elapsed = 00:04:07 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2087 ; free virtual = 10166
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:291) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:297:3) in function 'operator_double_div4'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:04:07 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2055 ; free virtual = 10136
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:04:07 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2051 ; free virtual = 10133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div4/in' to 'operator_double_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:287) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 229.53 seconds; current allocated memory: 154.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 154.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div4_lshr_52ns_2ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div4_shl_55ns_2ns_55_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 155.265 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:45 ; elapsed = 00:04:07 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2048 ; free virtual = 10131
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:59 ; elapsed = 00:03:51 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2457 ; free virtual = 10178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:59 ; elapsed = 00:03:51 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2457 ; free virtual = 10178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:00 ; elapsed = 00:03:52 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2456 ; free virtual = 10180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:291) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:00 ; elapsed = 00:03:52 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2446 ; free virtual = 10171
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:291) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:297:3) in function 'operator_double_div4'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:00 ; elapsed = 00:03:52 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2415 ; free virtual = 10142
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:00 ; elapsed = 00:03:52 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2412 ; free virtual = 10139
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div4/in' to 'operator_double_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 215.57 seconds; current allocated memory: 154.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 154.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 154.658 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:03:53 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2409 ; free virtual = 10137
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:46 ; elapsed = 00:07:53 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2140 ; free virtual = 10029
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:46 ; elapsed = 00:07:53 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2140 ; free virtual = 10029
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:47 ; elapsed = 00:07:54 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2142 ; free virtual = 10027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:291) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:47 ; elapsed = 00:07:55 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2126 ; free virtual = 10012
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:262) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:291) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:297:3) in function 'operator_double_div4'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:47 ; elapsed = 00:07:55 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2094 ; free virtual = 9982
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:47 ; elapsed = 00:07:55 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2091 ; free virtual = 9978
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div4/in' to 'operator_double_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:287) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 232.35 seconds; current allocated memory: 198.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 198.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div4_lshr_52ns_2ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div4_shl_55ns_2ns_55_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 199.243 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:48 ; elapsed = 00:07:56 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2090 ; free virtual = 9976
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:43 ; elapsed = 00:08:21 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2132 ; free virtual = 9833
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:43 ; elapsed = 00:08:21 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2132 ; free virtual = 9833
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:43 ; elapsed = 00:08:22 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2132 ; free virtual = 9832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:330) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:44 ; elapsed = 00:08:22 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2126 ; free virtual = 9828
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div4' (test.cpp:296) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div1' into 'operator_double_div4' (test.cpp:325) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div4' (test.cpp:330) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:331:3) in function 'operator_double_div4'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:44 ; elapsed = 00:08:22 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2096 ; free virtual = 9800
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:44 ; elapsed = 00:08:23 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2093 ; free virtual = 9797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div4/in' to 'operator_double_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:321) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 254.29 seconds; current allocated memory: 198.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 198.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div4_lshr_52ns_2ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div4_shl_55ns_2ns_55_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.186 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:44 ; elapsed = 00:08:23 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2096 ; free virtual = 9796
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
