// Seed: 2694304213
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  uwire id_4
);
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd57
) (
    input wor id_0,
    input wire id_1,
    input wire _id_2,
    input wire _id_3,
    output tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wor id_8
    , id_15,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13
);
  logic [id_2 : id_3] id_16;
  ;
  if (-1'b0) assign id_4 = 1'b0;
  wire id_17;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_12,
      id_13,
      id_9
  );
  assign modCall_1.id_4 = 0;
  assign id_5 = id_1;
  parameter id_18 = 1;
  logic id_19;
endmodule
