// Seed: 2133069219
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    input wand id_8,
    output tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    output tri id_16,
    output wor id_17
);
  id_19(
      .id_0(1 ? id_12 : id_14), .id_1(id_10)
  );
  assign id_16 = id_11;
  id_20(
      .id_0(1'h0), .id_1(id_3)
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  tri0  id_4
    , id_9,
    inout  wor   id_5,
    input  wor   id_6,
    output uwire id_7
);
  module_0(
      id_3,
      id_1,
      id_5,
      id_0,
      id_5,
      id_5,
      id_5,
      id_2,
      id_3,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_2,
      id_7
  ); id_10(
      .id_0(1'b0), .id_1(id_6 - id_0)
  );
endmodule
