<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu55.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu55.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu55.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu55.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu55.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu55.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu55.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu55.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu55.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu55_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu55_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu55_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="data_ram.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="datamen_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="decoder_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="file_write.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="mux32x32_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="myreg_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="regfile_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="wfb_tb.fdo"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1381571898" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1381571897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383198286" xil_pn:in_ck="2164108328395631829" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1383198286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="add.v"/>
      <outfile xil_pn:name="add1.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="barrelshifter32.v"/>
      <outfile xil_pn:name="bshifter32_carry.v"/>
      <outfile xil_pn:name="cla_16.v"/>
      <outfile xil_pn:name="cla_2.v"/>
      <outfile xil_pn:name="cla_32.v"/>
      <outfile xil_pn:name="cla_4.v"/>
      <outfile xil_pn:name="cla_8.v"/>
      <outfile xil_pn:name="cpu55.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="cu.v"/>
      <outfile xil_pn:name="cu_tb.v"/>
      <outfile xil_pn:name="data_ram.v"/>
      <outfile xil_pn:name="datamen_tb.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="decoder_tb.v"/>
      <outfile xil_pn:name="dffe.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="file_write.v"/>
      <outfile xil_pn:name="file_write_regfiles.v"/>
      <outfile xil_pn:name="g_p.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux32x32.v"/>
      <outfile xil_pn:name="mux32x32_tb.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="myreg_tb.v"/>
      <outfile xil_pn:name="pipe_exe.v"/>
      <outfile xil_pn:name="pipe_id.v"/>
      <outfile xil_pn:name="pipe_if.v"/>
      <outfile xil_pn:name="pipe_mem.v"/>
      <outfile xil_pn:name="pipe_wb.v"/>
      <outfile xil_pn:name="ram.v"/>
      <outfile xil_pn:name="reg.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfile_tb.v"/>
      <outfile xil_pn:name="slt.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="top_cla_32.v"/>
      <outfile xil_pn:name="wfb_selector.v"/>
      <outfile xil_pn:name="wfb_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1383194799" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5112759021028577068" xil_pn:start_ts="1383194799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383194799" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4067276306017668974" xil_pn:start_ts="1383194799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383031950" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8519585307071186194" xil_pn:start_ts="1383031950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383198287" xil_pn:in_ck="2164108328395631829" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1383198286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="add.v"/>
      <outfile xil_pn:name="add1.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="barrelshifter32.v"/>
      <outfile xil_pn:name="bshifter32_carry.v"/>
      <outfile xil_pn:name="cla_16.v"/>
      <outfile xil_pn:name="cla_2.v"/>
      <outfile xil_pn:name="cla_32.v"/>
      <outfile xil_pn:name="cla_4.v"/>
      <outfile xil_pn:name="cla_8.v"/>
      <outfile xil_pn:name="cpu55.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="cu.v"/>
      <outfile xil_pn:name="cu_tb.v"/>
      <outfile xil_pn:name="data_ram.v"/>
      <outfile xil_pn:name="datamen_tb.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="decoder_tb.v"/>
      <outfile xil_pn:name="dffe.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="file_write.v"/>
      <outfile xil_pn:name="file_write_regfiles.v"/>
      <outfile xil_pn:name="g_p.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux32x32.v"/>
      <outfile xil_pn:name="mux32x32_tb.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="myreg_tb.v"/>
      <outfile xil_pn:name="pipe_exe.v"/>
      <outfile xil_pn:name="pipe_id.v"/>
      <outfile xil_pn:name="pipe_if.v"/>
      <outfile xil_pn:name="pipe_mem.v"/>
      <outfile xil_pn:name="pipe_wb.v"/>
      <outfile xil_pn:name="ram.v"/>
      <outfile xil_pn:name="reg.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="regfile_tb.v"/>
      <outfile xil_pn:name="slt.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="top_cla_32.v"/>
      <outfile xil_pn:name="wfb_selector.v"/>
      <outfile xil_pn:name="wfb_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1383199152" xil_pn:in_ck="2164108328395631829" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7530423458543079232" xil_pn:start_ts="1383199150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1383120283" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1383120282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383120283" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1481316606561920153" xil_pn:start_ts="1383120283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383120283" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8519585307071186194" xil_pn:start_ts="1383120283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383120283" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1383120283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383120283" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3858900179505097897" xil_pn:start_ts="1383120283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383120283" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1383120283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383120283" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1774553036055204580" xil_pn:start_ts="1383120283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383121469" xil_pn:in_ck="-2297410686787574924" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3434174867407085409" xil_pn:start_ts="1383121395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cpu55.lso"/>
      <outfile xil_pn:name="cpu55.ngc"/>
      <outfile xil_pn:name="cpu55.ngr"/>
      <outfile xil_pn:name="cpu55.prj"/>
      <outfile xil_pn:name="cpu55.stx"/>
      <outfile xil_pn:name="cpu55.syr"/>
      <outfile xil_pn:name="cpu55.xst"/>
      <outfile xil_pn:name="cpu55_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
