<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2000</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2000">6. HPCA 2000:
Toulouse, France</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2000">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2000">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2000">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2000">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p>


<ul>
</ul>




<h2>System Architecture Tradeoffs</h2>
 

<ul>
<li id="BarrosoGNV00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barroso:Luiz_Andr=eacute=">Luiz Andr&#233; Barroso</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gharachorloo:Kourosh">Kourosh Gharachorloo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nowatzyk:Andreas">Andreas Nowatzyk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Verghese:Ben">Ben Verghese</a>:<br /><b>Impact of Chip-Level Integration on Performance of OLTP Workloads.</b> 3-14<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824334"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BarrosoGNV00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BarrosoGNV00.xml">XML</a></small></small></li>
<li id="TorrellasYN00"><a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Liuxi">Liuxi Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nguyen:Anthony=Trung">Anthony-Trung Nguyen</a>:<br /><b>Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration.</b> 15-25<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824335"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TorrellasYN00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TorrellasYN00.xml">XML</a></small></small></li>
<li id="FigueiredoF00"><a href="http://dblp.dagstuhl.de/pers/hc/f/Figueiredo:Renato_J=_O=">Renato J. O. Figueiredo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fortes:Jos=eacute=_A=_B=">Jos&#233; A. B. Fortes</a>:<br /><b>Impact of Heterogeneity on DSM Performance.</b> 26-35<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.2000.824336"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FigueiredoF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FigueiredoF00.xml">XML</a></small></small></li>
</ul>



<h2>Memory and Cache</h2>
 

<ul>
<li id="MathewMCD00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mathew:Binu_K=">Binu K. Mathew</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKee:Sally_A=">Sally A. McKee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:Al">Al Davis</a>:<br /><b>Design of a Parallel Vector Access Unit for SDRAM Memory Systems.</b> 39-48<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824337"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MathewMCD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MathewMCD00.xml">XML</a></small></small></li>
<li id="WongB00"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wong:Wayne_A=">Wayne A. Wong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baer:Jean=Loup">Jean-Loup Baer</a>:<br /><b>Modified LRU Policies for Improving Second-Level Cache Behavior.</b> 49-60<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824338"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WongB00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WongB00.xml">XML</a></small></small></li>
<li id="JourdanRAEYR00"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jourdan:St=eacute=phan">St&#233;phan Jourdan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rappoport:Lihu">Lihu Rappoport</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Almog:Yoav">Yoav Almog</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoaz:Adi">Adi Yoaz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ronen:Ronny">Ronny Ronen</a>:<br /><b>eXtended Block Cache.</b> 61-70<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824339"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JourdanRAEYR00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JourdanRAEYR00.xml">XML</a></small></small></li>
</ul>



<h2>Networks</h2>
 

<ul>
<li id="PehD00"><a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Flit-Reservation Flow Control.</b> 73-84<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824340"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PehD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PehD00.xml">XML</a></small></small></li>
<li id="CasadoBQSD00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Casado:Rafael">Rafael Casado</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Berm=uacute=dez:Aurelio">Aurelio Berm&#250;dez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Quiles:Francisco_J=">Francisco J. Quiles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/S=aacute=nchez:Jos=eacute=_L=">Jos&#233; L. S&#225;nchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks.</b> 85-96<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824341"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CasadoBQSD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CasadoBQSD00.xml">XML</a></small></small></li>
<li id="YumVDS00"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yum:Ki_Hwan">Ki Hwan Yum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vaidya:Aniruddha_S=">Aniruddha S. Vaidya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>:<br /><b>Investigating QoS Support for Traffic Mixes with the MediaWorm Router.</b> 97-106<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824342"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YumVDS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YumVDS00.xml">XML</a></small></small></li>
</ul>



<h2>Multithreading and Microarchitecture</h2>
 

<ul>
<li id="BurnsG00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Burns:James">James Burns</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gaudiot:Jean=Luc">Jean-Luc Gaudiot</a>:<br /><b>Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight?</b> 109-120<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824343"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BurnsG00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BurnsG00.xml">XML</a></small></small></li>
<li id="MowryR00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramkissoon:Sherwyn_R=">Sherwyn R. Ramkissoon</a>:<br /><b>Software-Controlled Multithreading Using Informing Memory Operations.</b> 121-132<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.2000.824344"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MowryR00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MowryR00.xml">XML</a></small></small></li>
<li id="CanalPG00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Canal:Ramon">Ramon Canal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Parcerisa:Joan=Manuel">Joan-Manuel Parcerisa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Dynamic Cluster Assignment Mechanisms.</b> 133-142<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824345"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CanalPG00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CanalPG00.xml">XML</a></small></small></li>
</ul>



<h2>Shared Memory</h2>
 

<ul>
<li id="NandaNMJ00"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nanda:Ashwini_K=">Ashwini K. Nanda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nguyen:Anthony=Trung">Anthony-Trung Nguyen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Michael:Maged_M=">Maged M. Michael</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Joseph:Douglas_J=">Douglas J. Joseph</a>:<br /><b>High-Throughput Coherence Controllers.</b> 145-155<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824346"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NandaNMJ00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NandaNMJ00.xml">XML</a></small></small></li>
<li id="KaxirasY00"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kaxiras:Stefanos">Stefanos Kaxiras</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Young:Cliff">Cliff Young</a>:<br /><b>Coherence Communication Prediction in Shared-Memory Multiprocessors.</b> 156-167<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824347"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KaxirasY00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KaxirasY00.xml">XML</a></small></small></li>
<li id="RajwarKG00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/K=auml=gi:Alain">Alain K&#228;gi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goodman:James_R=">James R. Goodman</a>:<br /><b>Improving the Throughput of Synchronization by Insertion of Delays.</b> 168-179<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824348"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RajwarKG00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RajwarKG00.xml">XML</a></small></small></li>
</ul>



<h2>Software Techniques</h2>
 

<ul>
<li id="JimenezLF00"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Marta">Marta Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Llaber=iacute=a:Jos=eacute=_M=">Jos&#233; M. Llaber&#237;a</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fern=aacute=ndez:Agustin">Agustin Fern&#225;ndez</a>:<br /><b>On the Performance of Hand vs. Automatically Optimized Numerical Codes.</b> 183-194<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824349"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JimenezLF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JimenezLF00.xml">XML</a></small></small></li>
<li id="ChatterjeeS00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chatterjee:Siddhartha">Siddhartha Chatterjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sen:Sandeep">Sandeep Sen</a>:<br /><b>Cache-Efficient Matrix Transposition.</b> 195-205<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824350"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChatterjeeS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChatterjeeS00.xml">XML</a></small></small></li>
<li id="KarlssonDS00"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karlsson:Magnus">Magnus Karlsson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dahlgren:Fredrik">Fredrik Dahlgren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>A Prefetching Technique for Irregular Accesses to Linked Data Structures.</b> 206-217<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824351"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KarlssonDS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KarlssonDS00.xml">XML</a></small></small></li>
<li id="LefurgyPM00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lefurgy:Charles">Charles Lefurgy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Piccininni:Eva">Eva Piccininni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Reducing Code Size with Run-Time Decompression.</b> 218-228<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.2000.824352"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LefurgyPM00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LefurgyPM00.xml">XML</a></small></small></li>
</ul>



<h2>Prediction I</h2>
 

<ul>
<li id="LeeWY00"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Sang_Jeong">Sang Jeong Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Yuan">Yuan Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>:<br /><b>Decoupled Value Prediction on Trace Processors.</b> 231-240<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824353"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LeeWY00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LeeWY00.xml">XML</a></small></small></li>
<li id="HaungsSF00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Haungs:Michael">Michael Haungs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sallee:Phil">Phil Sallee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>:<br /><b>Branch Transition Rate: A New Metric for Improved Branch Classification Analysis.</b> 241-250<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824354"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HaungsSF00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HaungsSF00.xml">XML</a></small></small></li>
<li id="PatilE00"><a href="http://dblp.dagstuhl.de/pers/hc/p/Patil:Harish">Harish Patil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing.</b> 251-262<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824355"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PatilE00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PatilE00.xml">XML</a></small></small></li>
</ul>



<h2>Parallel Systems</h2>
 

<ul>
<li id="StetsDKRS00"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stets:Robert">Robert Stets</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kontothanassis:Leonidas_I=">Leonidas I. Kontothanassis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rencuzogullari:Umit">Umit Rencuzogullari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing.</b> 265-276<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824356"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/StetsDKRS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/StetsDKRS00.xml">XML</a></small></small></li>
<li id="BehrPS00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Behr:Peter_M=">Peter M. Behr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pletner:S=">S. Pletner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sodan:Angela_C=">Angela C. Sodan</a>:<br /><b>PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620.</b> 277-286<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824357"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BehrPS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BehrPS00.xml">XML</a></small></small></li>
<li id="HosomiKNH00"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hosomi:Takeo">Takeo Hosomi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kanoh:Yasushi">Yasushi Kanoh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakamura:Masaaki">Masaaki Nakamura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hirose:Tetsuya">Tetsuya Hirose</a>:<br /><b>A DSM Architecture for a Parallel Computer Cenju-4.</b> 287-298<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824358"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HosomiKNH00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HosomiKNH00.xml">XML</a></small></small></li>
</ul>



<h2>Prediction II</h2>
 

<ul>
<li id="MoshovosS00"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors.</b> 301-312<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.2000.824359"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MoshovosS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MoshovosS00.xml">XML</a></small></small></li>
<li id="NeefsVB00"><a href="http://dblp.dagstuhl.de/pers/hc/n/Neefs:Henk">Henk Neefs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vandierendonck:Hans">Hans Vandierendonck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bosschere:Koenraad_De">Koenraad De Bosschere</a>:<br /><b>A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks.</b> 313-324<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824360"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NeefsVB00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NeefsVB00.xml">XML</a></small></small></li>
<li id="RamirezLV00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Larriba=Pey:Josep=Lluis">Josep-Lluis Larriba-Pey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Trace Cache Redundancy: Red &#38; Blue Traces.</b> 325-333<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824361"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RamirezLV00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RamirezLV00.xml">XML</a></small></small></li>
</ul>



<h2>Parallel Systems Performance</h2>
 

<ul>
<li id="UysalAS00"><a href="http://dblp.dagstuhl.de/pers/hc/u/Uysal:Mustafa">Mustafa Uysal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Acharya:Anurag">Anurag Acharya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Saltz:Joel_H=">Joel H. Saltz</a>:<br /><b>Evaluation of Active Disks for Decision Support Databases.</b> 337-348<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824363"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/UysalAS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/UysalAS00.xml">XML</a></small></small></li>
<li id="CappelloRE00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cappello:Franck">Franck Cappello</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Richard:Olivier">Olivier Richard</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Etiemble:Daniel">Daniel Etiemble</a>:<br /><b>Investigating the Performance of Two Programming Models for Clusters of SMP PCs.</b> 349-359<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824364"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CappelloRE00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CappelloRE00.xml">XML</a></small></small></li>
<li id="BoschSSRH00"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bosch:Robert">Robert Bosch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stolte:Chris">Chris Stolte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stoll:Gordon">Gordon Stoll</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosenblum:Mendel">Mendel Rosenblum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hanrahan:Pat">Pat Hanrahan</a>:<br /><b>Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study.</b> 360-371<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824365"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BoschSSRH00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BoschSSRH00.xml">XML</a></small></small></li>
</ul>



<h2>Novel Architecture Issues</h2>
 

<ul>
<li id="RixnerDKMKO00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rixner:Scott">Scott Rixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khailany:Brucek">Brucek Khailany</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mattson:Peter_R=">Peter R. Mattson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kapasi:Ujval_J=">Ujval J. Kapasi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Owens:John_D=">John D. Owens</a>:<br /><b>Register Organization for Media Processing.</b> 375-386<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824366"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RixnerDKMKO00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RixnerDKMKO00.xml">XML</a></small></small></li>
<li id="RadhakrishnanVJS00"><a href="http://dblp.dagstuhl.de/pers/hc/r/Radhakrishnan:Ramesh">Ramesh Radhakrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>:<br /><b>Architectural Issues in Java Runtime Systems.</b> 387-398<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824367"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RadhakrishnanVJS00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RadhakrishnanVJS00.xml">XML</a></small></small></li>
<li id="VartanianBD00"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vartanian:Alexis">Alexis Vartanian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/B=eacute=chennec:Jean=Luc">Jean-Luc B&#233;chennec</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Drach=Temam:Nathalie">Nathalie Drach-Temam</a>:<br /><b>The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches.</b> 399-408<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824368"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/VartanianBD00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/VartanianBD00.xml">XML</a></small></small></li>
<li id="ChiuehP00"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chiueh:Tzi=cker">Tzi-cker Chiueh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pradhan:Prashant">Prashant Pradhan</a>:<br /><b>Cache Memory Design for Network Processors.</b> 409-418<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2000.824369"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChiuehP00.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChiuehP00.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
