
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolbp_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401400 <.init>:
  401400:	stp	x29, x30, [sp, #-16]!
  401404:	mov	x29, sp
  401408:	bl	4019f4 <sqrt@plt+0x264>
  40140c:	ldp	x29, x30, [sp], #16
  401410:	ret

Disassembly of section .plt:

0000000000401420 <_Znam@plt-0x20>:
  401420:	stp	x16, x30, [sp, #-16]!
  401424:	adrp	x16, 424000 <_ZdlPvm@@Base+0x148c4>
  401428:	ldr	x17, [x16, #4088]
  40142c:	add	x16, x16, #0xff8
  401430:	br	x17
  401434:	nop
  401438:	nop
  40143c:	nop

0000000000401440 <_Znam@plt>:
  401440:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16]
  401448:	add	x16, x16, #0x0
  40144c:	br	x17

0000000000401450 <fputs@plt>:
  401450:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #8]
  401458:	add	x16, x16, #0x8
  40145c:	br	x17

0000000000401460 <memcpy@plt>:
  401460:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #16]
  401468:	add	x16, x16, #0x10
  40146c:	br	x17

0000000000401470 <fread@plt>:
  401470:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #24]
  401478:	add	x16, x16, #0x18
  40147c:	br	x17

0000000000401480 <ungetc@plt>:
  401480:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #32]
  401488:	add	x16, x16, #0x20
  40148c:	br	x17

0000000000401490 <_ZSt9terminatev@plt>:
  401490:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #40]
  401498:	add	x16, x16, #0x28
  40149c:	br	x17

00000000004014a0 <strlen@plt>:
  4014a0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #48]
  4014a8:	add	x16, x16, #0x30
  4014ac:	br	x17

00000000004014b0 <fprintf@plt>:
  4014b0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #56]
  4014b8:	add	x16, x16, #0x38
  4014bc:	br	x17

00000000004014c0 <perror@plt>:
  4014c0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #64]
  4014c8:	add	x16, x16, #0x40
  4014cc:	br	x17

00000000004014d0 <__cxa_begin_catch@plt>:
  4014d0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #72]
  4014d8:	add	x16, x16, #0x48
  4014dc:	br	x17

00000000004014e0 <putc@plt>:
  4014e0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #80]
  4014e8:	add	x16, x16, #0x50
  4014ec:	br	x17

00000000004014f0 <fclose@plt>:
  4014f0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #88]
  4014f8:	add	x16, x16, #0x58
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #96]
  401508:	add	x16, x16, #0x60
  40150c:	br	x17

0000000000401510 <free@plt>:
  401510:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #104]
  401518:	add	x16, x16, #0x68
  40151c:	br	x17

0000000000401520 <memset@plt>:
  401520:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #112]
  401528:	add	x16, x16, #0x70
  40152c:	br	x17

0000000000401530 <strchr@plt>:
  401530:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #120]
  401538:	add	x16, x16, #0x78
  40153c:	br	x17

0000000000401540 <_exit@plt>:
  401540:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #128]
  401548:	add	x16, x16, #0x80
  40154c:	br	x17

0000000000401550 <strcpy@plt>:
  401550:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #136]
  401558:	add	x16, x16, #0x88
  40155c:	br	x17

0000000000401560 <strtok@plt>:
  401560:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #144]
  401568:	add	x16, x16, #0x90
  40156c:	br	x17

0000000000401570 <sprintf@plt>:
  401570:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #152]
  401578:	add	x16, x16, #0x98
  40157c:	br	x17

0000000000401580 <__libc_start_main@plt>:
  401580:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #160]
  401588:	add	x16, x16, #0xa0
  40158c:	br	x17

0000000000401590 <getc@plt>:
  401590:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #168]
  401598:	add	x16, x16, #0xa8
  40159c:	br	x17

00000000004015a0 <strncmp@plt>:
  4015a0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #176]
  4015a8:	add	x16, x16, #0xb0
  4015ac:	br	x17

00000000004015b0 <strncpy@plt>:
  4015b0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #184]
  4015b8:	add	x16, x16, #0xb8
  4015bc:	br	x17

00000000004015c0 <fputc@plt>:
  4015c0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #192]
  4015c8:	add	x16, x16, #0xc0
  4015cc:	br	x17

00000000004015d0 <fgets_unlocked@plt>:
  4015d0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #200]
  4015d8:	add	x16, x16, #0xc8
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #208]
  4015e8:	add	x16, x16, #0xd0
  4015ec:	br	x17

00000000004015f0 <__isoc99_sscanf@plt>:
  4015f0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #216]
  4015f8:	add	x16, x16, #0xd8
  4015fc:	br	x17

0000000000401600 <__cxa_atexit@plt>:
  401600:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #224]
  401608:	add	x16, x16, #0xe0
  40160c:	br	x17

0000000000401610 <fflush@plt>:
  401610:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #232]
  401618:	add	x16, x16, #0xe8
  40161c:	br	x17

0000000000401620 <tmpfile@plt>:
  401620:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #240]
  401628:	add	x16, x16, #0xf0
  40162c:	br	x17

0000000000401630 <rewind@plt>:
  401630:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #248]
  401638:	add	x16, x16, #0xf8
  40163c:	br	x17

0000000000401640 <_ZdaPv@plt>:
  401640:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #256]
  401648:	add	x16, x16, #0x100
  40164c:	br	x17

0000000000401650 <__errno_location@plt>:
  401650:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #264]
  401658:	add	x16, x16, #0x108
  40165c:	br	x17

0000000000401660 <wcwidth@plt>:
  401660:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #272]
  401668:	add	x16, x16, #0x110
  40166c:	br	x17

0000000000401670 <fopen@plt>:
  401670:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #280]
  401678:	add	x16, x16, #0x118
  40167c:	br	x17

0000000000401680 <strcmp@plt>:
  401680:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #288]
  401688:	add	x16, x16, #0x120
  40168c:	br	x17

0000000000401690 <write@plt>:
  401690:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #296]
  401698:	add	x16, x16, #0x128
  40169c:	br	x17

00000000004016a0 <malloc@plt>:
  4016a0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #304]
  4016a8:	add	x16, x16, #0x130
  4016ac:	br	x17

00000000004016b0 <abort@plt>:
  4016b0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #312]
  4016b8:	add	x16, x16, #0x138
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #320]
  4016c8:	add	x16, x16, #0x140
  4016cc:	br	x17

00000000004016d0 <strcasecmp@plt>:
  4016d0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #328]
  4016d8:	add	x16, x16, #0x148
  4016dc:	br	x17

00000000004016e0 <__gxx_personality_v0@plt>:
  4016e0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #336]
  4016e8:	add	x16, x16, #0x150
  4016ec:	br	x17

00000000004016f0 <tan@plt>:
  4016f0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #344]
  4016f8:	add	x16, x16, #0x158
  4016fc:	br	x17

0000000000401700 <exit@plt>:
  401700:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #352]
  401708:	add	x16, x16, #0x160
  40170c:	br	x17

0000000000401710 <fwrite@plt>:
  401710:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #360]
  401718:	add	x16, x16, #0x168
  40171c:	br	x17

0000000000401720 <_Unwind_Resume@plt>:
  401720:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #368]
  401728:	add	x16, x16, #0x170
  40172c:	br	x17

0000000000401730 <ferror@plt>:
  401730:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #376]
  401738:	add	x16, x16, #0x178
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #384]
  401748:	add	x16, x16, #0x180
  40174c:	br	x17

0000000000401750 <__cxa_pure_virtual@plt>:
  401750:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #392]
  401758:	add	x16, x16, #0x188
  40175c:	br	x17

0000000000401760 <strcat@plt>:
  401760:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #400]
  401768:	add	x16, x16, #0x190
  40176c:	br	x17

0000000000401770 <printf@plt>:
  401770:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #408]
  401778:	add	x16, x16, #0x198
  40177c:	br	x17

0000000000401780 <vfprintf@plt>:
  401780:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #416]
  401788:	add	x16, x16, #0x1a0
  40178c:	br	x17

0000000000401790 <sqrt@plt>:
  401790:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #424]
  401798:	add	x16, x16, #0x1a8
  40179c:	br	x17

Disassembly of section .text:

00000000004017a0 <_Znwm@@Base-0xdeec>:
  4017a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017a4:	add	x0, x0, #0x210
  4017a8:	b	40f748 <_ZdlPvm@@Base+0xc>
  4017ac:	stp	x29, x30, [sp, #-16]!
  4017b0:	mov	x29, sp
  4017b4:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017b8:	add	x0, x0, #0x398
  4017bc:	bl	4096dc <sqrt@plt+0x7f4c>
  4017c0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  4017c4:	ldr	x8, [x8, #1048]
  4017c8:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017cc:	add	x9, x9, #0x3a0
  4017d0:	str	wzr, [x9]
  4017d4:	str	x8, [x9, #32]
  4017d8:	ldp	x29, x30, [sp], #16
  4017dc:	ret
  4017e0:	b	4096dc <sqrt@plt+0x7f4c>
  4017e4:	stp	x29, x30, [sp, #-16]!
  4017e8:	mov	x29, sp
  4017ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017f0:	add	x0, x0, #0xee0
  4017f4:	bl	4096dc <sqrt@plt+0x7f4c>
  4017f8:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017fc:	add	x0, x0, #0xee1
  401800:	ldp	x29, x30, [sp], #16
  401804:	b	40f748 <_ZdlPvm@@Base+0xc>
  401808:	stp	x29, x30, [sp, #-32]!
  40180c:	str	x19, [sp, #16]
  401810:	mov	x29, sp
  401814:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401818:	add	x19, x19, #0xee8
  40181c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  401820:	adrp	x2, 412000 <_ZdlPvm@@Base+0x28c4>
  401824:	add	x1, x1, #0x2c
  401828:	add	x2, x2, #0x3c
  40182c:	mov	x0, x19
  401830:	mov	w3, wzr
  401834:	mov	w4, wzr
  401838:	bl	40fbdc <_ZdlPvm@@Base+0x4a0>
  40183c:	mov	x1, x19
  401840:	ldr	x19, [sp, #16]
  401844:	adrp	x0, 40f000 <sqrt@plt+0xd870>
  401848:	adrp	x2, 425000 <_Znam@GLIBCXX_3.4>
  40184c:	add	x0, x0, #0xd88
  401850:	add	x2, x2, #0x1b8
  401854:	ldp	x29, x30, [sp], #32
  401858:	b	401600 <__cxa_atexit@plt>
  40185c:	stp	x29, x30, [sp, #-48]!
  401860:	str	x21, [sp, #16]
  401864:	stp	x20, x19, [sp, #32]
  401868:	mov	x29, sp
  40186c:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401870:	add	x19, x19, #0xf98
  401874:	mov	w8, #0x11                  	// #17
  401878:	mov	w0, #0x110                 	// #272
  40187c:	str	w8, [x19, #8]
  401880:	bl	401440 <_Znam@plt>
  401884:	movi	v0.2d, #0x0
  401888:	str	x0, [x19]
  40188c:	stp	q0, q0, [x0]
  401890:	stp	q0, q0, [x0, #32]
  401894:	stp	q0, q0, [x0, #64]
  401898:	stp	q0, q0, [x0, #96]
  40189c:	stp	q0, q0, [x0, #128]
  4018a0:	stp	q0, q0, [x0, #160]
  4018a4:	stp	q0, q0, [x0, #192]
  4018a8:	stp	q0, q0, [x0, #224]
  4018ac:	str	q0, [x0, #256]
  4018b0:	adrp	x0, 40e000 <sqrt@plt+0xc870>
  4018b4:	adrp	x2, 425000 <_Znam@GLIBCXX_3.4>
  4018b8:	add	x0, x0, #0xc0
  4018bc:	add	x2, x2, #0x1b8
  4018c0:	mov	x1, x19
  4018c4:	str	wzr, [x19, #12]
  4018c8:	bl	401600 <__cxa_atexit@plt>
  4018cc:	adrp	x21, 425000 <_Znam@GLIBCXX_3.4>
  4018d0:	mov	x20, #0xffffffffffffe500    	// #-6912
  4018d4:	add	x21, x21, #0x5d8
  4018d8:	mov	w0, #0x8                   	// #8
  4018dc:	bl	401440 <_Znam@plt>
  4018e0:	add	x8, x21, x20
  4018e4:	ldr	x9, [x8, #6920]
  4018e8:	ldr	x1, [x8, #6912]
  4018ec:	mov	x2, x0
  4018f0:	str	x9, [x0]
  4018f4:	mov	x0, x19
  4018f8:	bl	40e12c <sqrt@plt+0xc99c>
  4018fc:	adds	x20, x20, #0x10
  401900:	b.ne	4018d8 <sqrt@plt+0x148>  // b.any
  401904:	ldp	x20, x19, [sp, #32]
  401908:	ldr	x21, [sp, #16]
  40190c:	ldp	x29, x30, [sp], #48
  401910:	ret
  401914:	stp	x29, x30, [sp, #-32]!
  401918:	str	x19, [sp, #16]
  40191c:	mov	x29, sp
  401920:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401924:	add	x19, x19, #0xfd8
  401928:	mov	x0, x19
  40192c:	bl	40f020 <sqrt@plt+0xd890>
  401930:	mov	x1, x19
  401934:	ldr	x19, [sp, #16]
  401938:	adrp	x0, 40f000 <sqrt@plt+0xd870>
  40193c:	adrp	x2, 425000 <_Znam@GLIBCXX_3.4>
  401940:	add	x0, x0, #0x194
  401944:	add	x2, x2, #0x1b8
  401948:	ldp	x29, x30, [sp], #32
  40194c:	b	401600 <__cxa_atexit@plt>
  401950:	b	40f748 <_ZdlPvm@@Base+0xc>
  401954:	stp	x29, x30, [sp, #-16]!
  401958:	mov	x29, sp
  40195c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1e00>
  401960:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  401964:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  401968:	add	x0, x0, #0x410
  40196c:	add	x1, x1, #0xd3b
  401970:	mov	w2, wzr
  401974:	str	xzr, [x8, #1032]
  401978:	bl	4102bc <_ZdlPvm@@Base+0xb80>
  40197c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1e00>
  401980:	adrp	x1, 413000 <_ZdlPvm@@Base+0x38c4>
  401984:	add	x0, x0, #0x418
  401988:	add	x1, x1, #0x48
  40198c:	mov	w2, wzr
  401990:	ldp	x29, x30, [sp], #16
  401994:	b	4102bc <_ZdlPvm@@Base+0xb80>
  401998:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40199c:	add	x0, x0, #0x420
  4019a0:	b	4096dc <sqrt@plt+0x7f4c>
  4019a4:	mov	x29, #0x0                   	// #0
  4019a8:	mov	x30, #0x0                   	// #0
  4019ac:	mov	x5, x0
  4019b0:	ldr	x1, [sp]
  4019b4:	add	x2, sp, #0x8
  4019b8:	mov	x6, sp
  4019bc:	movz	x0, #0x0, lsl #48
  4019c0:	movk	x0, #0x0, lsl #32
  4019c4:	movk	x0, #0x40, lsl #16
  4019c8:	movk	x0, #0x3b40
  4019cc:	movz	x3, #0x0, lsl #48
  4019d0:	movk	x3, #0x0, lsl #32
  4019d4:	movk	x3, #0x41, lsl #16
  4019d8:	movk	x3, #0x730
  4019dc:	movz	x4, #0x0, lsl #48
  4019e0:	movk	x4, #0x0, lsl #32
  4019e4:	movk	x4, #0x41, lsl #16
  4019e8:	movk	x4, #0x7b0
  4019ec:	bl	401580 <__libc_start_main@plt>
  4019f0:	bl	4016b0 <abort@plt>
  4019f4:	adrp	x0, 424000 <_ZdlPvm@@Base+0x148c4>
  4019f8:	ldr	x0, [x0, #4064]
  4019fc:	cbz	x0, 401a04 <sqrt@plt+0x274>
  401a00:	b	401740 <__gmon_start__@plt>
  401a04:	ret
  401a08:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a0c:	add	x0, x0, #0x1f0
  401a10:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a14:	add	x1, x1, #0x1f0
  401a18:	cmp	x1, x0
  401a1c:	b.eq	401a34 <sqrt@plt+0x2a4>  // b.none
  401a20:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  401a24:	ldr	x1, [x1, #2008]
  401a28:	cbz	x1, 401a34 <sqrt@plt+0x2a4>
  401a2c:	mov	x16, x1
  401a30:	br	x16
  401a34:	ret
  401a38:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a3c:	add	x0, x0, #0x1f0
  401a40:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a44:	add	x1, x1, #0x1f0
  401a48:	sub	x1, x1, x0
  401a4c:	lsr	x2, x1, #63
  401a50:	add	x1, x2, x1, asr #3
  401a54:	cmp	xzr, x1, asr #1
  401a58:	asr	x1, x1, #1
  401a5c:	b.eq	401a74 <sqrt@plt+0x2e4>  // b.none
  401a60:	adrp	x2, 410000 <_ZdlPvm@@Base+0x8c4>
  401a64:	ldr	x2, [x2, #2016]
  401a68:	cbz	x2, 401a74 <sqrt@plt+0x2e4>
  401a6c:	mov	x16, x2
  401a70:	br	x16
  401a74:	ret
  401a78:	stp	x29, x30, [sp, #-32]!
  401a7c:	mov	x29, sp
  401a80:	str	x19, [sp, #16]
  401a84:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a88:	ldrb	w0, [x19, #520]
  401a8c:	cbnz	w0, 401a9c <sqrt@plt+0x30c>
  401a90:	bl	401a08 <sqrt@plt+0x278>
  401a94:	mov	w0, #0x1                   	// #1
  401a98:	strb	w0, [x19, #520]
  401a9c:	ldr	x19, [sp, #16]
  401aa0:	ldp	x29, x30, [sp], #32
  401aa4:	ret
  401aa8:	b	401a38 <sqrt@plt+0x2a8>
  401aac:	stp	x29, x30, [sp, #-32]!
  401ab0:	str	x19, [sp, #16]
  401ab4:	mov	x29, sp
  401ab8:	mov	x19, x0
  401abc:	bl	40a0f8 <sqrt@plt+0x8968>
  401ac0:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  401ac4:	add	x8, x8, #0x8b8
  401ac8:	str	x8, [x19]
  401acc:	ldr	x19, [sp, #16]
  401ad0:	ldp	x29, x30, [sp], #32
  401ad4:	ret
  401ad8:	b	40a160 <sqrt@plt+0x89d0>
  401adc:	stp	x29, x30, [sp, #-32]!
  401ae0:	str	x19, [sp, #16]
  401ae4:	mov	x29, sp
  401ae8:	mov	x19, x0
  401aec:	bl	40a160 <sqrt@plt+0x89d0>
  401af0:	mov	x0, x19
  401af4:	ldr	x19, [sp, #16]
  401af8:	ldp	x29, x30, [sp], #32
  401afc:	b	40f730 <_ZdlPv@@Base>
  401b00:	stp	x29, x30, [sp, #-32]!
  401b04:	stp	x20, x19, [sp, #16]
  401b08:	mov	x29, sp
  401b0c:	mov	x20, x0
  401b10:	mov	w0, #0x78                  	// #120
  401b14:	bl	40f68c <_Znwm@@Base>
  401b18:	mov	x19, x0
  401b1c:	mov	x1, x20
  401b20:	bl	40a0f8 <sqrt@plt+0x8968>
  401b24:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  401b28:	add	x8, x8, #0x8b8
  401b2c:	mov	w9, #0x1                   	// #1
  401b30:	mov	x0, x19
  401b34:	mov	x1, xzr
  401b38:	mov	w2, wzr
  401b3c:	str	xzr, [x19, #104]
  401b40:	str	x8, [x19]
  401b44:	strb	w9, [x19, #112]
  401b48:	bl	40b364 <sqrt@plt+0x9bd4>
  401b4c:	cbnz	w0, 401b64 <sqrt@plt+0x3d4>
  401b50:	ldr	x8, [x19]
  401b54:	mov	x0, x19
  401b58:	ldr	x8, [x8, #8]
  401b5c:	blr	x8
  401b60:	mov	x19, xzr
  401b64:	mov	x0, x19
  401b68:	ldp	x20, x19, [sp, #16]
  401b6c:	ldp	x29, x30, [sp], #32
  401b70:	ret
  401b74:	mov	x20, x0
  401b78:	mov	x0, x19
  401b7c:	bl	40f730 <_ZdlPv@@Base>
  401b80:	mov	x0, x20
  401b84:	bl	401720 <_Unwind_Resume@plt>
  401b88:	sub	sp, sp, #0x50
  401b8c:	stp	x29, x30, [sp, #16]
  401b90:	str	x23, [sp, #32]
  401b94:	stp	x22, x21, [sp, #48]
  401b98:	stp	x20, x19, [sp, #64]
  401b9c:	add	x29, sp, #0x10
  401ba0:	mov	x23, x1
  401ba4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  401ba8:	mov	x19, x0
  401bac:	add	x1, x1, #0x9d8
  401bb0:	mov	x0, x23
  401bb4:	mov	w21, w4
  401bb8:	mov	x22, x3
  401bbc:	mov	x20, x2
  401bc0:	bl	401680 <strcmp@plt>
  401bc4:	cbnz	w0, 401c28 <sqrt@plt+0x498>
  401bc8:	cbnz	x20, 401bfc <sqrt@plt+0x46c>
  401bcc:	mov	x0, sp
  401bd0:	mov	x1, x23
  401bd4:	bl	409898 <sqrt@plt+0x8108>
  401bd8:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401bdc:	adrp	x2, 410000 <_ZdlPvm@@Base+0x8c4>
  401be0:	add	x4, x4, #0xed0
  401be4:	add	x2, x2, #0x9e0
  401be8:	mov	x3, sp
  401bec:	mov	x0, x22
  401bf0:	mov	w1, w21
  401bf4:	mov	x5, x4
  401bf8:	bl	409d4c <sqrt@plt+0x85bc>
  401bfc:	mov	x0, x20
  401c00:	bl	4014a0 <strlen@plt>
  401c04:	add	x0, x0, #0x1
  401c08:	bl	401440 <_Znam@plt>
  401c0c:	mov	x1, x20
  401c10:	str	x0, [x19, #104]
  401c14:	bl	401550 <strcpy@plt>
  401c18:	ldrb	w8, [x20]
  401c1c:	cmp	w8, #0x4e
  401c20:	b.ne	401c28 <sqrt@plt+0x498>  // b.any
  401c24:	strb	wzr, [x19, #112]
  401c28:	ldp	x20, x19, [sp, #64]
  401c2c:	ldp	x22, x21, [sp, #48]
  401c30:	ldr	x23, [sp, #32]
  401c34:	ldp	x29, x30, [sp, #16]
  401c38:	add	sp, sp, #0x50
  401c3c:	ret
  401c40:	sub	sp, sp, #0x60
  401c44:	stp	x29, x30, [sp, #32]
  401c48:	str	x23, [sp, #48]
  401c4c:	stp	x22, x21, [sp, #64]
  401c50:	stp	x20, x19, [sp, #80]
  401c54:	add	x29, sp, #0x20
  401c58:	stp	q0, q1, [sp]
  401c5c:	mov	w20, w1
  401c60:	mov	x19, x0
  401c64:	bl	407efc <sqrt@plt+0x676c>
  401c68:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  401c6c:	ldr	d0, [x9, #2024]
  401c70:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  401c74:	add	x8, x8, #0x8e0
  401c78:	mov	w10, #0xffffffff            	// #-1
  401c7c:	str	xzr, [x19, #72]
  401c80:	str	wzr, [x19, #80]
  401c84:	strh	wzr, [x19, #84]
  401c88:	str	x8, [x19]
  401c8c:	str	w10, [x19, #60]
  401c90:	str	w10, [x19, #92]
  401c94:	stur	d0, [x19, #52]
  401c98:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c9c:	ldr	x3, [x8, #504]
  401ca0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401ca4:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ca8:	add	x0, x0, #0xa02
  401cac:	mov	w1, #0x1f                  	// #31
  401cb0:	mov	w2, #0x1                   	// #1
  401cb4:	str	x3, [x22, #792]
  401cb8:	bl	401710 <fwrite@plt>
  401cbc:	ldr	x3, [x22, #792]
  401cc0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401cc4:	add	x0, x0, #0xcc3
  401cc8:	mov	w1, #0x17                  	// #23
  401ccc:	mov	w2, #0x1                   	// #1
  401cd0:	bl	401710 <fwrite@plt>
  401cd4:	adrp	x23, 425000 <_Znam@GLIBCXX_3.4>
  401cd8:	mov	x21, xzr
  401cdc:	add	x23, x23, #0x1c0
  401ce0:	ldrb	w0, [x23, x21]
  401ce4:	ldr	x1, [x22, #792]
  401ce8:	bl	4015c0 <fputc@plt>
  401cec:	add	x21, x21, #0x1
  401cf0:	cmp	x21, #0x2ca
  401cf4:	b.ne	401ce0 <sqrt@plt+0x550>  // b.any
  401cf8:	ldr	x3, [x22, #792]
  401cfc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401d00:	add	x0, x0, #0xcdb
  401d04:	mov	w1, #0x9                   	// #9
  401d08:	mov	w2, #0x1                   	// #1
  401d0c:	bl	401710 <fwrite@plt>
  401d10:	ldr	x3, [x22, #792]
  401d14:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401d18:	add	x0, x0, #0xa0b
  401d1c:	mov	w1, #0x16                  	// #22
  401d20:	mov	w2, #0x1                   	// #1
  401d24:	bl	401710 <fwrite@plt>
  401d28:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  401d2c:	ldr	w23, [x8, #1164]
  401d30:	tbz	w23, #31, 401d3c <sqrt@plt+0x5ac>
  401d34:	mov	w23, wzr
  401d38:	str	wzr, [x8, #1164]
  401d3c:	mov	w8, #0xe                   	// #14
  401d40:	str	w8, [x19, #96]
  401d44:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d48:	ldr	x21, [x9, #3848]
  401d4c:	cbz	x21, 401dec <sqrt@plt+0x65c>
  401d50:	adrp	x0, 412000 <_ZdlPvm@@Base+0x28c4>
  401d54:	add	x0, x0, #0x49e
  401d58:	mov	x1, x21
  401d5c:	bl	4016d0 <strcasecmp@plt>
  401d60:	cbz	w0, 401da8 <sqrt@plt+0x618>
  401d64:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401d68:	add	x0, x0, #0xd80
  401d6c:	mov	x1, x21
  401d70:	bl	4016d0 <strcasecmp@plt>
  401d74:	cbz	w0, 401db0 <sqrt@plt+0x620>
  401d78:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401d7c:	add	x0, x0, #0xd87
  401d80:	mov	x1, x21
  401d84:	bl	4016d0 <strcasecmp@plt>
  401d88:	cbz	w0, 401db8 <sqrt@plt+0x628>
  401d8c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401d90:	add	x0, x0, #0xd8d
  401d94:	mov	x1, x21
  401d98:	bl	4016d0 <strcasecmp@plt>
  401d9c:	cbz	w0, 401dc0 <sqrt@plt+0x630>
  401da0:	mov	w8, #0x52                  	// #82
  401da4:	b	401dd4 <sqrt@plt+0x644>
  401da8:	mov	x8, xzr
  401dac:	b	401dc4 <sqrt@plt+0x634>
  401db0:	mov	w8, #0x1                   	// #1
  401db4:	b	401dc4 <sqrt@plt+0x634>
  401db8:	mov	w8, #0x2                   	// #2
  401dbc:	b	401dc4 <sqrt@plt+0x634>
  401dc0:	mov	w8, #0x3                   	// #3
  401dc4:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  401dc8:	add	x9, x9, #0x998
  401dcc:	add	x8, x9, x8, lsl #4
  401dd0:	ldr	w8, [x8, #8]
  401dd4:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401dd8:	ldr	w9, [x9, #3844]
  401ddc:	stp	w8, w9, [x19, #96]
  401de0:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401de4:	ldr	w9, [x9, #3840]
  401de8:	str	w9, [x19, #104]
  401dec:	tbnz	w20, #31, 401e28 <sqrt@plt+0x698>
  401df0:	str	w20, [x19, #96]
  401df4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401df8:	ldr	s0, [x8, #3832]
  401dfc:	ldp	q2, q1, [sp]
  401e00:	mov	w8, w20
  401e04:	sxtl	v0.2d, v0.2s
  401e08:	mov	v1.d[1], v2.d[0]
  401e0c:	scvtf	d0, d0
  401e10:	fmul	v0.2d, v1.2d, v0.d[0]
  401e14:	fmov	v1.2d, #5.000000000000000000e-01
  401e18:	fadd	v0.2d, v0.2d, v1.2d
  401e1c:	fcvtzs	v0.2d, v0.2d
  401e20:	xtn	v0.2s, v0.2d
  401e24:	stur	d0, [x19, #100]
  401e28:	cmp	w8, #0x4f
  401e2c:	orr	w1, w23, w8
  401e30:	b.gt	401e44 <sqrt@plt+0x6b4>
  401e34:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401e38:	add	x0, x0, #0xa22
  401e3c:	bl	401ee4 <sqrt@plt+0x754>
  401e40:	b	401e54 <sqrt@plt+0x6c4>
  401e44:	ldp	w2, w3, [x19, #100]
  401e48:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401e4c:	add	x0, x0, #0xa28
  401e50:	bl	401ee4 <sqrt@plt+0x754>
  401e54:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  401e58:	ldr	w1, [x8, #1168]
  401e5c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401e60:	add	x0, x0, #0xa34
  401e64:	bl	401ee4 <sqrt@plt+0x754>
  401e68:	ldr	x3, [x22, #792]
  401e6c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401e70:	add	x0, x0, #0xa3b
  401e74:	mov	w1, #0x15                  	// #21
  401e78:	mov	w2, #0x1                   	// #1
  401e7c:	bl	401710 <fwrite@plt>
  401e80:	ldr	x0, [x22, #792]
  401e84:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  401e88:	add	x1, x1, #0xce5
  401e8c:	mov	w2, wzr
  401e90:	mov	w3, wzr
  401e94:	bl	4014b0 <fprintf@plt>
  401e98:	ldr	x3, [x22, #792]
  401e9c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401ea0:	add	x0, x0, #0xa51
  401ea4:	mov	w1, #0x8                   	// #8
  401ea8:	mov	w2, #0x1                   	// #1
  401eac:	bl	401710 <fwrite@plt>
  401eb0:	ldr	x3, [x22, #792]
  401eb4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401eb8:	add	x0, x0, #0xa5a
  401ebc:	mov	w1, #0xa                   	// #10
  401ec0:	mov	w2, #0x1                   	// #1
  401ec4:	bl	401710 <fwrite@plt>
  401ec8:	strh	wzr, [x19, #84]
  401ecc:	ldp	x20, x19, [sp, #80]
  401ed0:	ldp	x22, x21, [sp, #64]
  401ed4:	ldr	x23, [sp, #48]
  401ed8:	ldp	x29, x30, [sp, #32]
  401edc:	add	sp, sp, #0x60
  401ee0:	ret
  401ee4:	sub	sp, sp, #0x120
  401ee8:	stp	x29, x30, [sp, #256]
  401eec:	add	x29, sp, #0x100
  401ef0:	mov	x9, #0xffffffffffffffc8    	// #-56
  401ef4:	mov	x10, sp
  401ef8:	sub	x11, x29, #0x78
  401efc:	movk	x9, #0xff80, lsl #32
  401f00:	add	x12, x29, #0x20
  401f04:	add	x10, x10, #0x80
  401f08:	add	x11, x11, #0x38
  401f0c:	adrp	x13, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f10:	stp	x10, x9, [x29, #-16]
  401f14:	stp	x12, x11, [x29, #-32]
  401f18:	mov	x8, x0
  401f1c:	stp	x1, x2, [x29, #-120]
  401f20:	stp	x3, x4, [x29, #-104]
  401f24:	stp	x5, x6, [x29, #-88]
  401f28:	stur	x7, [x29, #-72]
  401f2c:	stp	q0, q1, [sp]
  401f30:	ldr	x0, [x13, #792]
  401f34:	ldp	q0, q1, [x29, #-32]
  401f38:	sub	x2, x29, #0x40
  401f3c:	mov	x1, x8
  401f40:	str	x28, [sp, #272]
  401f44:	stp	q2, q3, [sp, #32]
  401f48:	stp	q4, q5, [sp, #64]
  401f4c:	stp	q6, q7, [sp, #96]
  401f50:	stp	q0, q1, [x29, #-64]
  401f54:	bl	401780 <vfprintf@plt>
  401f58:	ldr	x28, [sp, #272]
  401f5c:	ldp	x29, x30, [sp, #256]
  401f60:	add	sp, sp, #0x120
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-32]!
  401f6c:	stp	x20, x19, [sp, #16]
  401f70:	mov	x29, sp
  401f74:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  401f78:	add	x8, x8, #0x8e0
  401f7c:	str	x8, [x0]
  401f80:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f84:	ldr	x3, [x20, #792]
  401f88:	mov	x19, x0
  401f8c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401f90:	add	x0, x0, #0xa65
  401f94:	mov	w1, #0x6                   	// #6
  401f98:	mov	w2, #0x1                   	// #1
  401f9c:	bl	401710 <fwrite@plt>
  401fa0:	ldr	x3, [x20, #792]
  401fa4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401fa8:	add	x0, x0, #0xa6c
  401fac:	mov	w1, #0x4                   	// #4
  401fb0:	mov	w2, #0x1                   	// #1
  401fb4:	bl	401710 <fwrite@plt>
  401fb8:	mov	x0, x19
  401fbc:	ldp	x20, x19, [sp, #16]
  401fc0:	ldp	x29, x30, [sp], #32
  401fc4:	b	407f14 <sqrt@plt+0x6784>
  401fc8:	stp	x29, x30, [sp, #-32]!
  401fcc:	stp	x20, x19, [sp, #16]
  401fd0:	mov	x29, sp
  401fd4:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  401fd8:	add	x8, x8, #0x8e0
  401fdc:	str	x8, [x0]
  401fe0:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401fe4:	ldr	x3, [x20, #792]
  401fe8:	mov	x19, x0
  401fec:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  401ff0:	add	x0, x0, #0xa65
  401ff4:	mov	w1, #0x6                   	// #6
  401ff8:	mov	w2, #0x1                   	// #1
  401ffc:	bl	401710 <fwrite@plt>
  402000:	ldr	x3, [x20, #792]
  402004:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402008:	add	x0, x0, #0xa6c
  40200c:	mov	w1, #0x4                   	// #4
  402010:	mov	w2, #0x1                   	// #1
  402014:	bl	401710 <fwrite@plt>
  402018:	mov	x0, x19
  40201c:	bl	407f14 <sqrt@plt+0x6784>
  402020:	mov	x0, x19
  402024:	ldp	x20, x19, [sp, #16]
  402028:	ldp	x29, x30, [sp], #32
  40202c:	b	40f730 <_ZdlPv@@Base>
  402030:	ret
  402034:	stp	x29, x30, [sp, #-32]!
  402038:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40203c:	ldr	x8, [x8, #800]
  402040:	str	x19, [sp, #16]
  402044:	mov	x19, x0
  402048:	mov	x29, sp
  40204c:	cbz	x8, 402054 <sqrt@plt+0x8c4>
  402050:	bl	402078 <sqrt@plt+0x8e8>
  402054:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402058:	ldr	x1, [x8, #792]
  40205c:	mov	w0, #0xc                   	// #12
  402060:	bl	4015c0 <fputc@plt>
  402064:	mov	w8, #0xffffffff            	// #-1
  402068:	str	w8, [x19, #60]
  40206c:	ldr	x19, [sp, #16]
  402070:	ldp	x29, x30, [sp], #32
  402074:	ret
  402078:	stp	x29, x30, [sp, #-48]!
  40207c:	str	x28, [sp, #16]
  402080:	stp	x20, x19, [sp, #32]
  402084:	mov	x29, sp
  402088:	sub	sp, sp, #0x400
  40208c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402090:	add	x0, x0, #0xd18
  402094:	bl	403f80 <sqrt@plt+0x27f0>
  402098:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40209c:	ldr	x0, [x20, #792]
  4020a0:	bl	401610 <fflush@plt>
  4020a4:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020a8:	ldr	x0, [x19, #800]
  4020ac:	bl	401630 <rewind@plt>
  4020b0:	ldr	x3, [x19, #800]
  4020b4:	mov	x0, sp
  4020b8:	mov	w1, #0x1                   	// #1
  4020bc:	mov	w2, #0x400                 	// #1024
  4020c0:	bl	401470 <fread@plt>
  4020c4:	ldr	x3, [x20, #792]
  4020c8:	sxtw	x2, w0
  4020cc:	mov	x0, sp
  4020d0:	mov	w1, #0x1                   	// #1
  4020d4:	bl	401710 <fwrite@plt>
  4020d8:	cmp	w0, #0x400
  4020dc:	b.eq	4020b0 <sqrt@plt+0x920>  // b.none
  4020e0:	ldr	x0, [x19, #800]
  4020e4:	bl	4014f0 <fclose@plt>
  4020e8:	str	xzr, [x19, #800]
  4020ec:	add	sp, sp, #0x400
  4020f0:	ldp	x20, x19, [sp, #32]
  4020f4:	ldr	x28, [sp, #16]
  4020f8:	ldp	x29, x30, [sp], #48
  4020fc:	ret
  402100:	mov	w8, #0xffffffff            	// #-1
  402104:	str	w8, [x0, #60]
  402108:	ret
  40210c:	stp	x29, x30, [sp, #-80]!
  402110:	str	x25, [sp, #16]
  402114:	stp	x24, x23, [sp, #32]
  402118:	stp	x22, x21, [sp, #48]
  40211c:	stp	x20, x19, [sp, #64]
  402120:	mov	x29, sp
  402124:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402128:	adrp	x9, 425000 <_Znam@GLIBCXX_3.4>
  40212c:	strb	wzr, [x8, #532]
  402130:	ldr	w9, [x9, #1164]
  402134:	ldr	x24, [x1, #104]
  402138:	mov	w10, #0x52                  	// #82
  40213c:	mov	w8, #0x4e                  	// #78
  402140:	cmp	w9, #0x0
  402144:	mov	x0, x24
  402148:	mov	w22, w2
  40214c:	mov	x23, x1
  402150:	csel	w19, w8, w10, eq  // eq = none
  402154:	bl	4014a0 <strlen@plt>
  402158:	add	x8, x0, x24
  40215c:	ldurb	w20, [x8, #-1]
  402160:	sub	x0, x0, #0x2
  402164:	bl	401440 <_Znam@plt>
  402168:	mov	x21, x0
  40216c:	mov	x0, x24
  402170:	add	x25, x24, #0x1
  402174:	bl	4014a0 <strlen@plt>
  402178:	sub	x2, x0, #0x2
  40217c:	mov	x0, x21
  402180:	mov	x1, x25
  402184:	bl	4015b0 <strncpy@plt>
  402188:	ldr	x0, [x23, #104]
  40218c:	bl	4014a0 <strlen@plt>
  402190:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  402194:	add	x8, x0, x21
  402198:	add	x1, x1, #0xa71
  40219c:	mov	x0, x21
  4021a0:	sturb	wzr, [x8, #-2]
  4021a4:	bl	4016d0 <strcasecmp@plt>
  4021a8:	cmp	w0, #0x0
  4021ac:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  4021b0:	mov	w23, #0x11                  	// #17
  4021b4:	ccmp	w22, #0xb, #0x4, eq  // eq = none
  4021b8:	mov	w8, #0xa                   	// #10
  4021bc:	add	x1, x1, #0xa79
  4021c0:	mov	x0, x21
  4021c4:	csel	w24, w8, w23, gt
  4021c8:	bl	4016d0 <strcasecmp@plt>
  4021cc:	cmp	w22, #0x9
  4021d0:	mov	w8, #0xc                   	// #12
  4021d4:	csel	w8, w8, w23, gt
  4021d8:	cmp	w0, #0x0
  4021dc:	csel	w4, w8, w24, eq  // eq = none
  4021e0:	cmp	w20, #0x42
  4021e4:	b.eq	4021f0 <sqrt@plt+0xa60>  // b.none
  4021e8:	cmp	w20, #0x49
  4021ec:	b.ne	402214 <sqrt@plt+0xa84>  // b.any
  4021f0:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4021f4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  4021f8:	add	x0, x0, #0x214
  4021fc:	add	x1, x1, #0xa86
  402200:	mov	w2, w19
  402204:	mov	x3, x21
  402208:	mov	w5, w20
  40220c:	bl	401570 <sprintf@plt>
  402210:	b	402230 <sqrt@plt+0xaa0>
  402214:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402218:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  40221c:	add	x0, x0, #0x214
  402220:	add	x1, x1, #0xa7f
  402224:	mov	w2, w19
  402228:	mov	x3, x21
  40222c:	bl	401570 <sprintf@plt>
  402230:	ldp	x20, x19, [sp, #64]
  402234:	ldp	x22, x21, [sp, #48]
  402238:	ldp	x24, x23, [sp, #32]
  40223c:	ldr	x25, [sp, #16]
  402240:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402244:	add	x0, x0, #0x214
  402248:	ldp	x29, x30, [sp], #80
  40224c:	ret
  402250:	stp	x29, x30, [sp, #-80]!
  402254:	str	x25, [sp, #16]
  402258:	stp	x24, x23, [sp, #32]
  40225c:	stp	x22, x21, [sp, #48]
  402260:	stp	x20, x19, [sp, #64]
  402264:	mov	x29, sp
  402268:	mov	x20, x0
  40226c:	mov	x0, x2
  402270:	mov	w19, w4
  402274:	mov	x22, x3
  402278:	mov	x23, x2
  40227c:	bl	40a86c <sqrt@plt+0x90dc>
  402280:	ldr	x8, [x20, #72]
  402284:	mov	w21, w0
  402288:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40228c:	cmp	x8, x23
  402290:	b.eq	4023e0 <sqrt@plt+0xc50>  // b.none
  402294:	ldrb	w8, [x23, #112]
  402298:	cbz	w8, 4022d8 <sqrt@plt+0xb48>
  40229c:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022a0:	ldr	w8, [x22, #4]
  4022a4:	ldr	w9, [x9, #3832]
  4022a8:	mov	w10, #0x8e39                	// #36409
  4022ac:	ldr	x1, [x23, #104]
  4022b0:	movk	w10, #0x38e3, lsl #16
  4022b4:	mul	w8, w9, w8
  4022b8:	smull	x8, w8, w10
  4022bc:	lsr	x9, x8, #63
  4022c0:	asr	x8, x8, #36
  4022c4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4022c8:	add	w2, w8, w9
  4022cc:	add	x0, x0, #0xa8f
  4022d0:	bl	401ee4 <sqrt@plt+0x754>
  4022d4:	b	4022f8 <sqrt@plt+0xb68>
  4022d8:	ldr	w2, [x22, #4]
  4022dc:	mov	x1, x23
  4022e0:	bl	40210c <sqrt@plt+0x97c>
  4022e4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4022e8:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022ec:	add	x0, x0, #0xaa2
  4022f0:	add	x1, x1, #0x214
  4022f4:	bl	401ee4 <sqrt@plt+0x754>
  4022f8:	ldr	x3, [x24, #792]
  4022fc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402300:	add	x0, x0, #0xa5f
  402304:	mov	w1, #0x5                   	// #5
  402308:	mov	w2, #0x1                   	// #1
  40230c:	bl	401710 <fwrite@plt>
  402310:	ldr	w25, [x20, #92]
  402314:	str	x23, [x20, #72]
  402318:	strh	wzr, [x20, #84]
  40231c:	tbz	w25, #31, 4023d8 <sqrt@plt+0xc48>
  402320:	ldr	w8, [x22, #4]
  402324:	ldr	w9, [x20, #80]
  402328:	cmp	w8, w9
  40232c:	b.eq	4023d8 <sqrt@plt+0xc48>  // b.none
  402330:	adrp	x9, 425000 <_Znam@GLIBCXX_3.4>
  402334:	ldr	w9, [x9, #1464]
  402338:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40233c:	ldr	w10, [x10, #3832]
  402340:	mul	w8, w9, w8
  402344:	mov	w9, #0x296b                	// #10603
  402348:	movk	w9, #0x7482, lsl #16
  40234c:	mul	w8, w8, w10
  402350:	mov	w10, #0x1940                	// #6464
  402354:	movk	w10, #0x1, lsl #16
  402358:	smull	x9, w8, w9
  40235c:	cmp	w8, w10
  402360:	lsr	x8, x9, #63
  402364:	asr	x9, x9, #47
  402368:	add	w8, w9, w8
  40236c:	csinc	w8, w8, wzr, ge  // ge = tcont
  402370:	str	w8, [x20, #88]
  402374:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402378:	ldr	x9, [x9, #800]
  40237c:	cbz	x9, 4023d4 <sqrt@plt+0xc44>
  402380:	add	x9, x29, #0x1c
  402384:	ubfx	w11, w8, #10, #6
  402388:	lsr	w10, w8, #10
  40238c:	cbz	w11, 40239c <sqrt@plt+0xc0c>
  402390:	orr	w11, w11, #0x40
  402394:	orr	x9, x9, #0x1
  402398:	strb	w11, [x29, #28]
  40239c:	orr	w10, w10, w8, lsr #4
  4023a0:	tst	w10, #0x3f
  4023a4:	b.eq	4023b4 <sqrt@plt+0xc24>  // b.none
  4023a8:	mov	w10, #0x40                  	// #64
  4023ac:	bfxil	w10, w8, #4, #6
  4023b0:	strb	w10, [x9], #1
  4023b4:	mov	w10, #0x30                  	// #48
  4023b8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4023bc:	bfxil	w10, w8, #0, #4
  4023c0:	add	x0, x0, #0xd12
  4023c4:	add	x1, x29, #0x1c
  4023c8:	strb	w10, [x9]
  4023cc:	strb	wzr, [x9, #1]
  4023d0:	bl	403f80 <sqrt@plt+0x27f0>
  4023d4:	str	w25, [x20, #92]
  4023d8:	ldr	w8, [x22, #4]
  4023dc:	str	w8, [x20, #80]
  4023e0:	ldrh	w8, [x20, #84]
  4023e4:	lsr	w23, w21, #8
  4023e8:	cmp	w8, w23, uxth
  4023ec:	b.eq	4024f8 <sqrt@plt+0xd68>  // b.none
  4023f0:	cmp	w8, #0x3
  4023f4:	b.ne	402434 <sqrt@plt+0xca4>  // b.any
  4023f8:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023fc:	ldr	x8, [x20, #72]
  402400:	ldr	w9, [x22, #4]
  402404:	ldr	w10, [x10, #3832]
  402408:	mov	w11, #0x8e39                	// #36409
  40240c:	movk	w11, #0x38e3, lsl #16
  402410:	ldr	x1, [x8, #104]
  402414:	mul	w8, w10, w9
  402418:	smull	x8, w8, w11
  40241c:	lsr	x9, x8, #63
  402420:	asr	x8, x8, #36
  402424:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402428:	add	w2, w8, w9
  40242c:	add	x0, x0, #0xa8f
  402430:	bl	401ee4 <sqrt@plt+0x754>
  402434:	ubfx	w8, w21, #8, #16
  402438:	cmp	w8, #0x4
  40243c:	b.hi	4024f4 <sqrt@plt+0xd64>  // b.pmore
  402440:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  402444:	ubfx	x8, x21, #8, #16
  402448:	add	x9, x9, #0x7f0
  40244c:	adr	x10, 40245c <sqrt@plt+0xccc>
  402450:	ldrb	w11, [x9, x8]
  402454:	add	x10, x10, x11, lsl #2
  402458:	br	x10
  40245c:	ldr	x3, [x24, #792]
  402460:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402464:	add	x0, x0, #0xa5a
  402468:	mov	w1, #0xa                   	// #10
  40246c:	b	4024ec <sqrt@plt+0xd5c>
  402470:	ldr	x3, [x24, #792]
  402474:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402478:	add	x0, x0, #0xab0
  40247c:	mov	w1, #0x8                   	// #8
  402480:	b	4024ec <sqrt@plt+0xd5c>
  402484:	ldr	x3, [x24, #792]
  402488:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  40248c:	add	x0, x0, #0xab9
  402490:	mov	w1, #0xa                   	// #10
  402494:	b	4024ec <sqrt@plt+0xd5c>
  402498:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40249c:	ldr	w8, [x22, #4]
  4024a0:	ldr	w9, [x9, #3832]
  4024a4:	mov	w10, #0x8e39                	// #36409
  4024a8:	movk	w10, #0x38e3, lsl #16
  4024ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4024b0:	mul	w8, w9, w8
  4024b4:	smull	x8, w8, w10
  4024b8:	lsr	x9, x8, #63
  4024bc:	asr	x8, x8, #36
  4024c0:	add	w1, w8, w9
  4024c4:	add	x0, x0, #0xac4
  4024c8:	bl	401ee4 <sqrt@plt+0x754>
  4024cc:	ldr	x3, [x24, #792]
  4024d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4024d4:	add	x0, x0, #0xadb
  4024d8:	b	4024e8 <sqrt@plt+0xd58>
  4024dc:	ldr	x3, [x24, #792]
  4024e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4024e4:	add	x0, x0, #0xae8
  4024e8:	mov	w1, #0xc                   	// #12
  4024ec:	mov	w2, #0x1                   	// #1
  4024f0:	bl	401710 <fwrite@plt>
  4024f4:	strh	w23, [x20, #84]
  4024f8:	ldr	w2, [x22, #4]
  4024fc:	ldr	w8, [x20, #80]
  402500:	cmp	w2, w8
  402504:	b.eq	402618 <sqrt@plt+0xe88>  // b.none
  402508:	ldr	x1, [x20, #72]
  40250c:	ldrb	w8, [x1, #112]
  402510:	cbz	w8, 402548 <sqrt@plt+0xdb8>
  402514:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402518:	ldr	w8, [x8, #3832]
  40251c:	mov	w9, #0x8e39                	// #36409
  402520:	movk	w9, #0x38e3, lsl #16
  402524:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402528:	mul	w8, w8, w2
  40252c:	smull	x8, w8, w9
  402530:	lsr	x9, x8, #63
  402534:	asr	x8, x8, #36
  402538:	add	w1, w8, w9
  40253c:	add	x0, x0, #0xa9b
  402540:	bl	401ee4 <sqrt@plt+0x754>
  402544:	b	402560 <sqrt@plt+0xdd0>
  402548:	bl	40210c <sqrt@plt+0x97c>
  40254c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402550:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402554:	add	x0, x0, #0xaa2
  402558:	add	x1, x1, #0x214
  40255c:	bl	401ee4 <sqrt@plt+0x754>
  402560:	ldr	w8, [x22, #4]
  402564:	ldr	w23, [x20, #92]
  402568:	str	w8, [x20, #80]
  40256c:	tbz	w23, #31, 402618 <sqrt@plt+0xe88>
  402570:	adrp	x9, 425000 <_Znam@GLIBCXX_3.4>
  402574:	ldr	w9, [x9, #1464]
  402578:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40257c:	ldr	w10, [x10, #3832]
  402580:	mul	w8, w9, w8
  402584:	mov	w9, #0x296b                	// #10603
  402588:	movk	w9, #0x7482, lsl #16
  40258c:	mul	w8, w8, w10
  402590:	mov	w10, #0x1940                	// #6464
  402594:	movk	w10, #0x1, lsl #16
  402598:	smull	x9, w8, w9
  40259c:	cmp	w8, w10
  4025a0:	lsr	x8, x9, #63
  4025a4:	asr	x9, x9, #47
  4025a8:	add	w8, w9, w8
  4025ac:	csinc	w8, w8, wzr, ge  // ge = tcont
  4025b0:	str	w8, [x20, #88]
  4025b4:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4025b8:	ldr	x9, [x9, #800]
  4025bc:	cbz	x9, 402614 <sqrt@plt+0xe84>
  4025c0:	add	x9, x29, #0x1c
  4025c4:	ubfx	w11, w8, #10, #6
  4025c8:	lsr	w10, w8, #10
  4025cc:	cbz	w11, 4025dc <sqrt@plt+0xe4c>
  4025d0:	orr	w11, w11, #0x40
  4025d4:	orr	x9, x9, #0x1
  4025d8:	strb	w11, [x29, #28]
  4025dc:	orr	w10, w10, w8, lsr #4
  4025e0:	tst	w10, #0x3f
  4025e4:	b.eq	4025f4 <sqrt@plt+0xe64>  // b.none
  4025e8:	mov	w10, #0x40                  	// #64
  4025ec:	bfxil	w10, w8, #4, #6
  4025f0:	strb	w10, [x9], #1
  4025f4:	mov	w10, #0x30                  	// #48
  4025f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4025fc:	bfxil	w10, w8, #0, #4
  402600:	add	x0, x0, #0xd12
  402604:	add	x1, x29, #0x1c
  402608:	strb	w10, [x9]
  40260c:	strb	wzr, [x9, #1]
  402610:	bl	403f80 <sqrt@plt+0x27f0>
  402614:	str	w23, [x20, #92]
  402618:	ldr	w10, [x20, #60]
  40261c:	ldp	w8, w9, [x22, #8]
  402620:	cmp	w8, w10
  402624:	b.ne	402634 <sqrt@plt+0xea4>  // b.any
  402628:	ldr	w10, [x20, #64]
  40262c:	cmp	w9, w10
  402630:	b.eq	402654 <sqrt@plt+0xec4>  // b.none
  402634:	ldr	x0, [x24, #792]
  402638:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  40263c:	sub	w3, w8, #0x40
  402640:	sub	w2, w9, #0x40
  402644:	add	x1, x1, #0xce5
  402648:	bl	4014b0 <fprintf@plt>
  40264c:	ldr	x8, [x22, #8]
  402650:	stur	x8, [x20, #60]
  402654:	tst	w21, #0x60
  402658:	b.ne	402674 <sqrt@plt+0xee4>  // b.any
  40265c:	ldr	x3, [x24, #792]
  402660:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402664:	add	x0, x0, #0xaf5
  402668:	mov	w1, #0x5                   	// #5
  40266c:	mov	w2, #0x1                   	// #1
  402670:	bl	401710 <fwrite@plt>
  402674:	ldr	x1, [x24, #792]
  402678:	and	w0, w21, #0xff
  40267c:	bl	4015c0 <fputc@plt>
  402680:	ldr	w8, [x20, #60]
  402684:	ldr	x25, [sp, #16]
  402688:	add	w8, w8, w19
  40268c:	str	w8, [x20, #60]
  402690:	ldp	x20, x19, [sp, #64]
  402694:	ldp	x22, x21, [sp, #48]
  402698:	ldp	x24, x23, [sp, #32]
  40269c:	ldp	x29, x30, [sp], #80
  4026a0:	ret
  4026a4:	sub	sp, sp, #0x40
  4026a8:	stp	x29, x30, [sp, #16]
  4026ac:	str	x21, [sp, #32]
  4026b0:	stp	x20, x19, [sp, #48]
  4026b4:	add	x29, sp, #0x10
  4026b8:	mov	x19, x0
  4026bc:	bl	401650 <__errno_location@plt>
  4026c0:	str	wzr, [x0]
  4026c4:	bl	401620 <tmpfile@plt>
  4026c8:	mov	x20, x0
  4026cc:	cbz	x0, 4027c8 <sqrt@plt+0x1038>
  4026d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4026d4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026d8:	mov	w9, #0x23                  	// #35
  4026dc:	mov	w10, #0x31                  	// #49
  4026e0:	add	x0, x0, #0xcee
  4026e4:	add	x1, x29, #0x1c
  4026e8:	add	x2, x29, #0x18
  4026ec:	sub	x3, x29, #0x4
  4026f0:	add	x21, x29, #0x1c
  4026f4:	str	x20, [x8, #800]
  4026f8:	strh	w9, [x29, #28]
  4026fc:	strh	w10, [x29, #24]
  402700:	sturh	w10, [x29, #-4]
  402704:	bl	403f80 <sqrt@plt+0x27f0>
  402708:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40270c:	ldrb	w9, [x8, #788]
  402710:	tbnz	w9, #0, 402744 <sqrt@plt+0xfb4>
  402714:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402718:	mov	w9, #0x1                   	// #1
  40271c:	mov	w10, #0x2f43                	// #12099
  402720:	mov	w11, #0x30                  	// #48
  402724:	add	x0, x0, #0xd0a
  402728:	add	x1, x29, #0x1c
  40272c:	add	x2, x29, #0x18
  402730:	strb	wzr, [x29, #30]
  402734:	strb	w9, [x8, #788]
  402738:	strh	w10, [x29, #28]
  40273c:	strh	w11, [x29, #24]
  402740:	bl	403f80 <sqrt@plt+0x27f0>
  402744:	ldr	w9, [x19, #88]
  402748:	cmp	w9, #0x0
  40274c:	cneg	w8, w9, mi  // mi = first
  402750:	ubfx	w12, w8, #10, #6
  402754:	lsr	w11, w8, #10
  402758:	cbz	w12, 40276c <sqrt@plt+0xfdc>
  40275c:	orr	x10, x21, #0x1
  402760:	orr	w12, w12, #0x40
  402764:	strb	w12, [x29, #28]
  402768:	b	402770 <sqrt@plt+0xfe0>
  40276c:	add	x10, x29, #0x1c
  402770:	orr	w11, w11, w8, lsr #4
  402774:	tst	w11, #0x3f
  402778:	b.eq	402788 <sqrt@plt+0xff8>  // b.none
  40277c:	mov	w11, #0x40                  	// #64
  402780:	bfxil	w11, w8, #4, #6
  402784:	strb	w11, [x10], #1
  402788:	cmp	w9, #0x0
  40278c:	mov	w9, #0x20                  	// #32
  402790:	mov	w11, #0x30                  	// #48
  402794:	csel	w9, w11, w9, ge  // ge = tcont
  402798:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  40279c:	bfxil	w9, w8, #0, #4
  4027a0:	add	x0, x0, #0xd12
  4027a4:	add	x1, x29, #0x1c
  4027a8:	strb	w9, [x10]
  4027ac:	strb	wzr, [x10, #1]
  4027b0:	bl	403f80 <sqrt@plt+0x27f0>
  4027b4:	ldp	x20, x19, [sp, #48]
  4027b8:	ldr	x21, [sp, #32]
  4027bc:	ldp	x29, x30, [sp, #16]
  4027c0:	add	sp, sp, #0x40
  4027c4:	ret
  4027c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4027cc:	add	x0, x0, #0xafb
  4027d0:	bl	4014c0 <perror@plt>
  4027d4:	b	4026d0 <sqrt@plt+0xf40>
  4027d8:	sub	sp, sp, #0xd0
  4027dc:	stp	d15, d14, [sp, #64]
  4027e0:	stp	d13, d12, [sp, #80]
  4027e4:	stp	d11, d10, [sp, #96]
  4027e8:	stp	d9, d8, [sp, #112]
  4027ec:	stp	x29, x30, [sp, #128]
  4027f0:	stp	x26, x25, [sp, #144]
  4027f4:	stp	x24, x23, [sp, #160]
  4027f8:	stp	x22, x21, [sp, #176]
  4027fc:	stp	x20, x19, [sp, #192]
  402800:	add	x29, sp, #0x40
  402804:	ldr	w24, [x0, #92]
  402808:	mov	x21, x4
  40280c:	mov	w22, w3
  402810:	mov	x19, x2
  402814:	mov	x20, x0
  402818:	mov	w23, w1
  40281c:	tbz	w24, #31, 4028d8 <sqrt@plt+0x1148>
  402820:	ldr	w8, [x21, #4]
  402824:	ldr	w9, [x20, #80]
  402828:	cmp	w8, w9
  40282c:	b.eq	4028d8 <sqrt@plt+0x1148>  // b.none
  402830:	adrp	x9, 425000 <_Znam@GLIBCXX_3.4>
  402834:	ldr	w9, [x9, #1464]
  402838:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40283c:	ldr	w10, [x10, #3832]
  402840:	mul	w8, w9, w8
  402844:	mov	w9, #0x296b                	// #10603
  402848:	movk	w9, #0x7482, lsl #16
  40284c:	mul	w8, w8, w10
  402850:	mov	w10, #0x1940                	// #6464
  402854:	movk	w10, #0x1, lsl #16
  402858:	smull	x9, w8, w9
  40285c:	cmp	w8, w10
  402860:	lsr	x8, x9, #63
  402864:	asr	x9, x9, #47
  402868:	add	w8, w9, w8
  40286c:	csinc	w8, w8, wzr, ge  // ge = tcont
  402870:	str	w8, [x20, #88]
  402874:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402878:	ldr	x9, [x9, #800]
  40287c:	cbz	x9, 4028d4 <sqrt@plt+0x1144>
  402880:	add	x9, sp, #0x20
  402884:	ubfx	w11, w8, #10, #6
  402888:	lsr	w10, w8, #10
  40288c:	cbz	w11, 40289c <sqrt@plt+0x110c>
  402890:	orr	w11, w11, #0x40
  402894:	orr	x9, x9, #0x1
  402898:	strb	w11, [sp, #32]
  40289c:	orr	w10, w10, w8, lsr #4
  4028a0:	tst	w10, #0x3f
  4028a4:	b.eq	4028b4 <sqrt@plt+0x1124>  // b.none
  4028a8:	mov	w10, #0x40                  	// #64
  4028ac:	bfxil	w10, w8, #4, #6
  4028b0:	strb	w10, [x9], #1
  4028b4:	mov	w10, #0x30                  	// #48
  4028b8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4028bc:	bfxil	w10, w8, #0, #4
  4028c0:	add	x0, x0, #0xd12
  4028c4:	add	x1, sp, #0x20
  4028c8:	strb	w10, [x9]
  4028cc:	strb	wzr, [x9, #1]
  4028d0:	bl	403f80 <sqrt@plt+0x27f0>
  4028d4:	str	w24, [x20, #92]
  4028d8:	sub	w8, w23, #0x43
  4028dc:	cmp	w8, #0x3b
  4028e0:	b.hi	402d6c <sqrt@plt+0x15dc>  // b.pmore
  4028e4:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  4028e8:	add	x9, x9, #0x7f6
  4028ec:	adr	x10, 4028fc <sqrt@plt+0x116c>
  4028f0:	ldrh	w11, [x9, x8, lsl #1]
  4028f4:	add	x10, x10, x11, lsl #2
  4028f8:	br	x10
  4028fc:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402900:	ldr	x8, [x8, #800]
  402904:	cbnz	x8, 402910 <sqrt@plt+0x1180>
  402908:	mov	x0, x20
  40290c:	bl	4026a4 <sqrt@plt+0xf14>
  402910:	ldr	w1, [x20, #52]
  402914:	mov	x0, x20
  402918:	bl	4044a8 <sqrt@plt+0x2d18>
  40291c:	b	40318c <sqrt@plt+0x19fc>
  402920:	cmp	w22, #0x2
  402924:	b.ne	403668 <sqrt@plt+0x1ed8>  // b.any
  402928:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40292c:	ldr	x8, [x8, #800]
  402930:	cbz	x8, 403804 <sqrt@plt+0x2074>
  402934:	ldr	w1, [x20, #52]
  402938:	mov	x0, x20
  40293c:	bl	4044a8 <sqrt@plt+0x2d18>
  402940:	ldp	w14, w9, [x21, #8]
  402944:	ldp	w10, w8, [x19]
  402948:	add	x12, sp, #0x20
  40294c:	cmp	w14, #0x0
  402950:	cneg	w13, w14, mi  // mi = first
  402954:	ubfx	w15, w13, #10, #6
  402958:	lsr	w11, w13, #10
  40295c:	cbz	w15, 40296c <sqrt@plt+0x11dc>
  402960:	orr	w15, w15, #0x40
  402964:	orr	x12, x12, #0x1
  402968:	strb	w15, [sp, #32]
  40296c:	orr	w11, w11, w13, lsr #4
  402970:	tst	w11, #0x3f
  402974:	b.eq	402984 <sqrt@plt+0x11f4>  // b.none
  402978:	mov	w11, #0x40                  	// #64
  40297c:	bfxil	w11, w13, #4, #6
  402980:	strb	w11, [x12], #1
  402984:	cmp	w14, #0x0
  402988:	mov	w14, #0x20                  	// #32
  40298c:	mov	w15, #0x30                  	// #48
  402990:	csel	w14, w15, w14, ge  // ge = tcont
  402994:	cmp	w10, #0x0
  402998:	bfxil	w14, w13, #0, #4
  40299c:	cneg	w13, w10, mi  // mi = first
  4029a0:	sub	x11, x29, #0x18
  4029a4:	strb	wzr, [x12, #1]
  4029a8:	strb	w14, [x12]
  4029ac:	ubfx	w14, w13, #10, #6
  4029b0:	lsr	w12, w13, #10
  4029b4:	cbz	w14, 4029c4 <sqrt@plt+0x1234>
  4029b8:	orr	w14, w14, #0x40
  4029bc:	orr	x11, x11, #0x1
  4029c0:	sturb	w14, [x29, #-24]
  4029c4:	orr	w12, w12, w13, lsr #4
  4029c8:	tst	w12, #0x3f
  4029cc:	b.eq	4029dc <sqrt@plt+0x124c>  // b.none
  4029d0:	mov	w12, #0x40                  	// #64
  4029d4:	bfxil	w12, w13, #4, #6
  4029d8:	strb	w12, [x11], #1
  4029dc:	cmp	w10, #0x0
  4029e0:	mov	w10, #0x20                  	// #32
  4029e4:	mov	w14, #0x30                  	// #48
  4029e8:	csel	w10, w14, w10, ge  // ge = tcont
  4029ec:	cmp	w9, #0x0
  4029f0:	bfxil	w10, w13, #0, #4
  4029f4:	cneg	w13, w9, mi  // mi = first
  4029f8:	sub	x12, x29, #0x14
  4029fc:	strb	wzr, [x11, #1]
  402a00:	strb	w10, [x11]
  402a04:	ubfx	w11, w13, #10, #6
  402a08:	lsr	w10, w13, #10
  402a0c:	cbz	w11, 402a1c <sqrt@plt+0x128c>
  402a10:	orr	w11, w11, #0x40
  402a14:	orr	x12, x12, #0x1
  402a18:	sturb	w11, [x29, #-20]
  402a1c:	orr	w10, w10, w13, lsr #4
  402a20:	tst	w10, #0x3f
  402a24:	b.eq	402a34 <sqrt@plt+0x12a4>  // b.none
  402a28:	mov	w10, #0x40                  	// #64
  402a2c:	bfxil	w10, w13, #4, #6
  402a30:	strb	w10, [x12], #1
  402a34:	cmp	w9, #0x0
  402a38:	mov	w9, #0x20                  	// #32
  402a3c:	mov	w11, #0x30                  	// #48
  402a40:	csel	w11, w11, w9, ge  // ge = tcont
  402a44:	cmp	w8, #0x0
  402a48:	bfxil	w11, w13, #0, #4
  402a4c:	cneg	w9, w8, mi  // mi = first
  402a50:	sub	x10, x29, #0x1c
  402a54:	strb	wzr, [x12, #1]
  402a58:	strb	w11, [x12]
  402a5c:	ubfx	w12, w9, #10, #6
  402a60:	lsr	w11, w9, #10
  402a64:	cbz	w12, 402a74 <sqrt@plt+0x12e4>
  402a68:	orr	w12, w12, #0x40
  402a6c:	orr	x10, x10, #0x1
  402a70:	sturb	w12, [x29, #-28]
  402a74:	orr	w11, w11, w9, lsr #4
  402a78:	tst	w11, #0x3f
  402a7c:	b.eq	402a8c <sqrt@plt+0x12fc>  // b.none
  402a80:	mov	w11, #0x40                  	// #64
  402a84:	bfxil	w11, w9, #4, #6
  402a88:	strb	w11, [x10], #1
  402a8c:	cmp	w8, #0x0
  402a90:	mov	w8, #0x20                  	// #32
  402a94:	mov	w11, #0x30                  	// #48
  402a98:	csel	w8, w11, w8, ge  // ge = tcont
  402a9c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402aa0:	bfxil	w8, w9, #0, #4
  402aa4:	add	x0, x0, #0xd2f
  402aa8:	add	x1, sp, #0x20
  402aac:	sub	x2, x29, #0x18
  402ab0:	sub	x3, x29, #0x14
  402ab4:	sub	x4, x29, #0x1c
  402ab8:	strb	w8, [x10]
  402abc:	strb	wzr, [x10, #1]
  402ac0:	bl	403f80 <sqrt@plt+0x27f0>
  402ac4:	b	4038e4 <sqrt@plt+0x2154>
  402ac8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402acc:	ldr	x8, [x8, #800]
  402ad0:	cbnz	x8, 402adc <sqrt@plt+0x134c>
  402ad4:	mov	x0, x20
  402ad8:	bl	4026a4 <sqrt@plt+0xf14>
  402adc:	ldr	w8, [x20, #56]
  402ae0:	cbz	w8, 402dd8 <sqrt@plt+0x1648>
  402ae4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402ae8:	mov	w8, #0x30                  	// #48
  402aec:	mov	w9, #0x31                  	// #49
  402af0:	add	x0, x0, #0xd22
  402af4:	add	x1, sp, #0x20
  402af8:	sub	x2, x29, #0x14
  402afc:	sub	x3, x29, #0x18
  402b00:	sub	x4, x29, #0x1c
  402b04:	sub	x5, x29, #0x10
  402b08:	strh	w8, [sp, #32]
  402b0c:	sturh	w9, [x29, #-20]
  402b10:	sturh	w8, [x29, #-24]
  402b14:	sturh	w8, [x29, #-28]
  402b18:	sturh	w8, [x29, #-16]
  402b1c:	bl	403f80 <sqrt@plt+0x27f0>
  402b20:	str	wzr, [x20, #56]
  402b24:	b	402dd8 <sqrt@plt+0x1648>
  402b28:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b2c:	ldr	x8, [x8, #800]
  402b30:	cbnz	x8, 402b3c <sqrt@plt+0x13ac>
  402b34:	mov	x0, x20
  402b38:	bl	4026a4 <sqrt@plt+0xf14>
  402b3c:	ldr	w8, [x20, #56]
  402b40:	cbz	w8, 402b84 <sqrt@plt+0x13f4>
  402b44:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402b48:	mov	w8, #0x30                  	// #48
  402b4c:	mov	w9, #0x31                  	// #49
  402b50:	add	x0, x0, #0xd22
  402b54:	add	x1, sp, #0x20
  402b58:	sub	x2, x29, #0x14
  402b5c:	sub	x3, x29, #0x18
  402b60:	sub	x4, x29, #0x1c
  402b64:	sub	x5, x29, #0x10
  402b68:	strh	w8, [sp, #32]
  402b6c:	sturh	w9, [x29, #-20]
  402b70:	sturh	w8, [x29, #-24]
  402b74:	sturh	w8, [x29, #-28]
  402b78:	sturh	w8, [x29, #-16]
  402b7c:	bl	403f80 <sqrt@plt+0x27f0>
  402b80:	str	wzr, [x20, #56]
  402b84:	ldp	w23, w21, [x21, #8]
  402b88:	ldp	w8, w10, [x19]
  402b8c:	cmp	w22, #0x0
  402b90:	cinc	w20, w22, lt  // lt = tstop
  402b94:	cmp	w23, #0x0
  402b98:	add	w11, w8, w23
  402b9c:	add	w8, w10, w21
  402ba0:	cneg	w10, w23, mi  // mi = first
  402ba4:	sub	x9, x29, #0x18
  402ba8:	ubfx	w13, w10, #10, #6
  402bac:	lsr	w12, w10, #10
  402bb0:	cbz	w13, 402bc0 <sqrt@plt+0x1430>
  402bb4:	orr	w13, w13, #0x40
  402bb8:	orr	x9, x9, #0x1
  402bbc:	sturb	w13, [x29, #-24]
  402bc0:	scvtf	d14, w11
  402bc4:	orr	w11, w12, w10, lsr #4
  402bc8:	scvtf	d10, w23
  402bcc:	scvtf	d11, w21
  402bd0:	tst	w11, #0x3f
  402bd4:	scvtf	d15, w8
  402bd8:	b.eq	402be8 <sqrt@plt+0x1458>  // b.none
  402bdc:	mov	w8, #0x40                  	// #64
  402be0:	bfxil	w8, w10, #4, #6
  402be4:	strb	w8, [x9], #1
  402be8:	cmp	w23, #0x0
  402bec:	mov	w11, #0x20                  	// #32
  402bf0:	mov	w12, #0x30                  	// #48
  402bf4:	csel	w11, w12, w11, ge  // ge = tcont
  402bf8:	cmp	w21, #0x0
  402bfc:	bfxil	w11, w10, #0, #4
  402c00:	cneg	w10, w21, mi  // mi = first
  402c04:	fadd	d1, d10, d14
  402c08:	fmov	d13, #5.000000000000000000e-01
  402c0c:	fadd	d0, d11, d15
  402c10:	sub	x8, x29, #0x1c
  402c14:	strb	wzr, [x9, #1]
  402c18:	strb	w11, [x9]
  402c1c:	ubfx	w11, w10, #10, #6
  402c20:	lsr	w9, w10, #10
  402c24:	cbz	w11, 402c34 <sqrt@plt+0x14a4>
  402c28:	orr	w11, w11, #0x40
  402c2c:	orr	x8, x8, #0x1
  402c30:	sturb	w11, [x29, #-28]
  402c34:	orr	w9, w9, w10, lsr #4
  402c38:	fmul	d8, d1, d13
  402c3c:	tst	w9, #0x3f
  402c40:	fmul	d9, d0, d13
  402c44:	b.eq	402c54 <sqrt@plt+0x14c4>  // b.none
  402c48:	mov	w9, #0x40                  	// #64
  402c4c:	bfxil	w9, w10, #4, #6
  402c50:	strb	w9, [x8], #1
  402c54:	cmp	w21, #0x0
  402c58:	mov	w9, #0x20                  	// #32
  402c5c:	mov	w11, #0x30                  	// #48
  402c60:	csel	w9, w11, w9, ge  // ge = tcont
  402c64:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402c68:	bfxil	w9, w10, #0, #4
  402c6c:	add	x0, x0, #0xd1c
  402c70:	sub	x1, x29, #0x18
  402c74:	sub	x2, x29, #0x1c
  402c78:	strb	w9, [x8]
  402c7c:	strb	wzr, [x8, #1]
  402c80:	bl	403f80 <sqrt@plt+0x27f0>
  402c84:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402c88:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402c8c:	mov	v0.16b, v8.16b
  402c90:	mov	v1.16b, v9.16b
  402c94:	mov	w0, wzr
  402c98:	str	w23, [x8, #824]
  402c9c:	str	w21, [x9, #828]
  402ca0:	bl	40404c <sqrt@plt+0x28bc>
  402ca4:	cmp	w22, #0x4
  402ca8:	b.lt	403674 <sqrt@plt+0x1ee4>  // b.tstop
  402cac:	fmov	d1, #3.000000000000000000e+00
  402cb0:	asr	w8, w20, #1
  402cb4:	fmul	d0, d14, d1
  402cb8:	fmul	d1, d15, d1
  402cbc:	add	x19, x19, #0xc
  402cc0:	sub	x20, x8, #0x1
  402cc4:	fadd	d2, d0, d10
  402cc8:	fadd	d3, d1, d11
  402ccc:	mov	v0.16b, v8.16b
  402cd0:	mov	v1.16b, v9.16b
  402cd4:	fmov	d9, #3.000000000000000000e+00
  402cd8:	ldp	s6, s7, [x19, #-4]
  402cdc:	fmul	d4, d14, d9
  402ce0:	fmul	d5, d15, d9
  402ce4:	fmov	d16, #2.500000000000000000e-01
  402ce8:	sxtl	v6.2d, v6.2s
  402cec:	sxtl	v7.2d, v7.2s
  402cf0:	scvtf	d6, d6
  402cf4:	scvtf	d7, d7
  402cf8:	fadd	d10, d14, d6
  402cfc:	fadd	d11, d15, d7
  402d00:	fadd	d6, d14, d10
  402d04:	fadd	d7, d15, d11
  402d08:	fadd	d4, d4, d10
  402d0c:	fadd	d5, d5, d11
  402d10:	fmul	d12, d6, d13
  402d14:	mov	v8.16b, v13.16b
  402d18:	fmul	d13, d7, d13
  402d1c:	fmul	d3, d3, d16
  402d20:	fmul	d2, d2, d16
  402d24:	fmul	d4, d4, d16
  402d28:	fmul	d5, d5, d16
  402d2c:	mov	v6.16b, v12.16b
  402d30:	mov	v7.16b, v13.16b
  402d34:	bl	40436c <sqrt@plt+0x2bdc>
  402d38:	fmul	d0, d10, d9
  402d3c:	fmul	d1, d11, d9
  402d40:	subs	x20, x20, #0x1
  402d44:	fadd	d2, d14, d0
  402d48:	fadd	d3, d15, d1
  402d4c:	add	x19, x19, #0x8
  402d50:	mov	v15.16b, v11.16b
  402d54:	mov	v14.16b, v10.16b
  402d58:	mov	v1.16b, v13.16b
  402d5c:	mov	v13.16b, v8.16b
  402d60:	mov	v0.16b, v12.16b
  402d64:	b.ne	402cd8 <sqrt@plt+0x1548>  // b.any
  402d68:	b	40367c <sqrt@plt+0x1eec>
  402d6c:	add	x0, sp, #0x10
  402d70:	mov	w1, w23
  402d74:	bl	4098e0 <sqrt@plt+0x8150>
  402d78:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d7c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402d80:	add	x2, x2, #0xed0
  402d84:	add	x0, x0, #0xb92
  402d88:	add	x1, sp, #0x10
  402d8c:	mov	x3, x2
  402d90:	b	4037cc <sqrt@plt+0x203c>
  402d94:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d98:	ldr	x8, [x8, #800]
  402d9c:	cbnz	x8, 402da8 <sqrt@plt+0x1618>
  402da0:	mov	x0, x20
  402da4:	bl	4026a4 <sqrt@plt+0xf14>
  402da8:	ldr	w1, [x20, #52]
  402dac:	mov	x0, x20
  402db0:	bl	4044a8 <sqrt@plt+0x2d18>
  402db4:	b	403320 <sqrt@plt+0x1b90>
  402db8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402dbc:	ldr	x8, [x8, #800]
  402dc0:	cbnz	x8, 402dcc <sqrt@plt+0x163c>
  402dc4:	mov	x0, x20
  402dc8:	bl	4026a4 <sqrt@plt+0xf14>
  402dcc:	ldr	w1, [x20, #52]
  402dd0:	mov	x0, x20
  402dd4:	bl	4044a8 <sqrt@plt+0x2d18>
  402dd8:	ldp	w1, w2, [x21, #8]
  402ddc:	mov	x0, x20
  402de0:	mov	w3, w22
  402de4:	mov	x4, x19
  402de8:	bl	404594 <sqrt@plt+0x2e04>
  402dec:	b	4038e4 <sqrt@plt+0x2154>
  402df0:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402df4:	ldr	x8, [x8, #800]
  402df8:	cbnz	x8, 402e04 <sqrt@plt+0x1674>
  402dfc:	mov	x0, x20
  402e00:	bl	4026a4 <sqrt@plt+0xf14>
  402e04:	ldr	w8, [x20, #56]
  402e08:	cbz	w8, 402e4c <sqrt@plt+0x16bc>
  402e0c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  402e10:	mov	w8, #0x30                  	// #48
  402e14:	mov	w9, #0x31                  	// #49
  402e18:	add	x0, x0, #0xd22
  402e1c:	add	x1, sp, #0x20
  402e20:	sub	x2, x29, #0x14
  402e24:	sub	x3, x29, #0x18
  402e28:	sub	x4, x29, #0x1c
  402e2c:	sub	x5, x29, #0x10
  402e30:	strh	w8, [sp, #32]
  402e34:	sturh	w9, [x29, #-20]
  402e38:	sturh	w8, [x29, #-24]
  402e3c:	sturh	w8, [x29, #-28]
  402e40:	sturh	w8, [x29, #-16]
  402e44:	bl	403f80 <sqrt@plt+0x27f0>
  402e48:	str	wzr, [x20, #56]
  402e4c:	ldp	w8, w22, [x19]
  402e50:	ldp	w9, w21, [x21, #8]
  402e54:	mul	w10, w8, w8
  402e58:	madd	w10, w22, w22, w10
  402e5c:	scvtf	d1, w10
  402e60:	fsqrt	d0, d1
  402e64:	fcmp	d0, d0
  402e68:	add	w20, w8, w9
  402e6c:	b.vs	403a54 <sqrt@plt+0x22c4>
  402e70:	ldp	w11, w10, [x19, #8]
  402e74:	ldp	w9, w8, [x19]
  402e78:	cmp	w20, #0x0
  402e7c:	mov	w12, #0x32                  	// #50
  402e80:	cneg	w15, w20, mi  // mi = first
  402e84:	add	x13, sp, #0x20
  402e88:	sturh	w12, [x29, #-12]
  402e8c:	ubfx	w14, w15, #10, #6
  402e90:	lsr	w12, w15, #10
  402e94:	cbz	w14, 402ea4 <sqrt@plt+0x1714>
  402e98:	orr	w14, w14, #0x40
  402e9c:	orr	x13, x13, #0x1
  402ea0:	strb	w14, [sp, #32]
  402ea4:	orr	w12, w12, w15, lsr #4
  402ea8:	tst	w12, #0x3f
  402eac:	add	w12, w22, w21
  402eb0:	b.eq	402ec0 <sqrt@plt+0x1730>  // b.none
  402eb4:	mov	w14, #0x40                  	// #64
  402eb8:	bfxil	w14, w15, #4, #6
  402ebc:	strb	w14, [x13], #1
  402ec0:	cmp	w20, #0x0
  402ec4:	mov	w16, #0x20                  	// #32
  402ec8:	mov	w17, #0x30                  	// #48
  402ecc:	csel	w17, w17, w16, ge  // ge = tcont
  402ed0:	cmp	w12, #0x0
  402ed4:	bfxil	w17, w15, #0, #4
  402ed8:	cneg	w16, w12, mi  // mi = first
  402edc:	sub	x14, x29, #0x14
  402ee0:	strb	wzr, [x13, #1]
  402ee4:	strb	w17, [x13]
  402ee8:	ubfx	w15, w16, #10, #6
  402eec:	lsr	w13, w16, #10
  402ef0:	cbz	w15, 402f00 <sqrt@plt+0x1770>
  402ef4:	orr	w15, w15, #0x40
  402ef8:	orr	x14, x14, #0x1
  402efc:	sturb	w15, [x29, #-20]
  402f00:	orr	w13, w13, w16, lsr #4
  402f04:	tst	w13, #0x3f
  402f08:	fcvtzs	w13, d0
  402f0c:	b.eq	402f1c <sqrt@plt+0x178c>  // b.none
  402f10:	mov	w15, #0x40                  	// #64
  402f14:	bfxil	w15, w16, #4, #6
  402f18:	strb	w15, [x14], #1
  402f1c:	cmp	w12, #0x0
  402f20:	mov	w12, #0x20                  	// #32
  402f24:	mov	w17, #0x30                  	// #48
  402f28:	csel	w12, w17, w12, ge  // ge = tcont
  402f2c:	cmp	w13, #0x0
  402f30:	bfxil	w12, w16, #0, #4
  402f34:	cneg	w16, w13, mi  // mi = first
  402f38:	sub	x15, x29, #0x18
  402f3c:	strb	wzr, [x14, #1]
  402f40:	strb	w12, [x14]
  402f44:	ubfx	w14, w16, #10, #6
  402f48:	lsr	w12, w16, #10
  402f4c:	cbz	w14, 402f5c <sqrt@plt+0x17cc>
  402f50:	orr	w14, w14, #0x40
  402f54:	orr	x15, x15, #0x1
  402f58:	sturb	w14, [x29, #-24]
  402f5c:	orr	w12, w12, w16, lsr #4
  402f60:	tst	w12, #0x3f
  402f64:	b.eq	402f74 <sqrt@plt+0x17e4>  // b.none
  402f68:	mov	w12, #0x40                  	// #64
  402f6c:	bfxil	w12, w16, #4, #6
  402f70:	strb	w12, [x15], #1
  402f74:	cmp	w13, #0x0
  402f78:	mov	w13, #0x20                  	// #32
  402f7c:	mov	w14, #0x30                  	// #48
  402f80:	csel	w13, w14, w13, ge  // ge = tcont
  402f84:	cmp	w11, #0x0
  402f88:	bfxil	w13, w16, #0, #4
  402f8c:	cneg	w14, w11, mi  // mi = first
  402f90:	sub	x12, x29, #0x1c
  402f94:	strb	wzr, [x15, #1]
  402f98:	strb	w13, [x15]
  402f9c:	ubfx	w15, w14, #10, #6
  402fa0:	lsr	w13, w14, #10
  402fa4:	cbz	w15, 402fb4 <sqrt@plt+0x1824>
  402fa8:	orr	w15, w15, #0x40
  402fac:	orr	x12, x12, #0x1
  402fb0:	sturb	w15, [x29, #-28]
  402fb4:	orr	w13, w13, w14, lsr #4
  402fb8:	tst	w13, #0x3f
  402fbc:	b.eq	402fcc <sqrt@plt+0x183c>  // b.none
  402fc0:	mov	w13, #0x40                  	// #64
  402fc4:	bfxil	w13, w14, #4, #6
  402fc8:	strb	w13, [x12], #1
  402fcc:	cmp	w11, #0x0
  402fd0:	mov	w11, #0x20                  	// #32
  402fd4:	mov	w15, #0x30                  	// #48
  402fd8:	csel	w11, w15, w11, ge  // ge = tcont
  402fdc:	cmp	w10, #0x0
  402fe0:	bfxil	w11, w14, #0, #4
  402fe4:	cneg	w14, w10, mi  // mi = first
  402fe8:	sub	x13, x29, #0x10
  402fec:	strb	wzr, [x12, #1]
  402ff0:	strb	w11, [x12]
  402ff4:	ubfx	w12, w14, #10, #6
  402ff8:	lsr	w11, w14, #10
  402ffc:	cbz	w12, 40300c <sqrt@plt+0x187c>
  403000:	orr	w12, w12, #0x40
  403004:	orr	x13, x13, #0x1
  403008:	sturb	w12, [x29, #-16]
  40300c:	orr	w11, w11, w14, lsr #4
  403010:	tst	w11, #0x3f
  403014:	b.eq	403024 <sqrt@plt+0x1894>  // b.none
  403018:	mov	w11, #0x40                  	// #64
  40301c:	bfxil	w11, w14, #4, #6
  403020:	strb	w11, [x13], #1
  403024:	cmp	w10, #0x0
  403028:	mov	w10, #0x20                  	// #32
  40302c:	mov	w12, #0x30                  	// #48
  403030:	csel	w10, w12, w10, ge  // ge = tcont
  403034:	cmp	w9, #0x0
  403038:	bfxil	w10, w14, #0, #4
  40303c:	cneg	w12, w9, mi  // mi = first
  403040:	add	x11, sp, #0x10
  403044:	strb	wzr, [x13, #1]
  403048:	strb	w10, [x13]
  40304c:	ubfx	w13, w12, #10, #6
  403050:	lsr	w10, w12, #10
  403054:	cbz	w13, 403064 <sqrt@plt+0x18d4>
  403058:	orr	w13, w13, #0x40
  40305c:	orr	x11, x11, #0x1
  403060:	strb	w13, [sp, #16]
  403064:	orr	w10, w10, w12, lsr #4
  403068:	tst	w10, #0x3f
  40306c:	b.eq	40307c <sqrt@plt+0x18ec>  // b.none
  403070:	mov	w10, #0x40                  	// #64
  403074:	bfxil	w10, w12, #4, #6
  403078:	strb	w10, [x11], #1
  40307c:	cmp	w9, #0x1
  403080:	mov	w9, #0x20                  	// #32
  403084:	mov	w13, #0x30                  	// #48
  403088:	csel	w13, w13, w9, lt  // lt = tstop
  40308c:	cmp	w8, #0x0
  403090:	bfxil	w13, w12, #0, #4
  403094:	cneg	w9, w8, mi  // mi = first
  403098:	sub	x10, x29, #0x4
  40309c:	strb	wzr, [x11, #1]
  4030a0:	strb	w13, [x11]
  4030a4:	ubfx	w12, w9, #10, #6
  4030a8:	lsr	w11, w9, #10
  4030ac:	cbz	w12, 4030bc <sqrt@plt+0x192c>
  4030b0:	orr	w12, w12, #0x40
  4030b4:	orr	x10, x10, #0x1
  4030b8:	sturb	w12, [x29, #-4]
  4030bc:	orr	w11, w11, w9, lsr #4
  4030c0:	tst	w11, #0x3f
  4030c4:	b.eq	4030d4 <sqrt@plt+0x1944>  // b.none
  4030c8:	mov	w11, #0x40                  	// #64
  4030cc:	bfxil	w11, w9, #4, #6
  4030d0:	strb	w11, [x10], #1
  4030d4:	cmp	w8, #0x1
  4030d8:	mov	w8, #0x20                  	// #32
  4030dc:	mov	w11, #0x30                  	// #48
  4030e0:	csel	w8, w11, w8, lt  // lt = tstop
  4030e4:	bfxil	w8, w9, #0, #4
  4030e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4030ec:	mov	w12, #0x31                  	// #49
  4030f0:	strb	w8, [x10]
  4030f4:	sub	x8, x29, #0x8
  4030f8:	sub	x9, x29, #0x4
  4030fc:	add	x0, x0, #0xd6a
  403100:	sub	x1, x29, #0xc
  403104:	add	x2, sp, #0x20
  403108:	sub	x3, x29, #0x14
  40310c:	sub	x4, x29, #0x18
  403110:	sub	x5, x29, #0x1c
  403114:	sub	x6, x29, #0x10
  403118:	add	x7, sp, #0x10
  40311c:	strb	wzr, [x10, #1]
  403120:	sturh	w12, [x29, #-8]
  403124:	stp	x9, x8, [sp]
  403128:	bl	403f80 <sqrt@plt+0x27f0>
  40312c:	b	4038e4 <sqrt@plt+0x2154>
  403130:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403134:	ldr	x8, [x8, #800]
  403138:	cbnz	x8, 403144 <sqrt@plt+0x19b4>
  40313c:	mov	x0, x20
  403140:	bl	4026a4 <sqrt@plt+0xf14>
  403144:	ldr	w8, [x20, #56]
  403148:	cbz	w8, 40318c <sqrt@plt+0x19fc>
  40314c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403150:	mov	w8, #0x30                  	// #48
  403154:	mov	w9, #0x31                  	// #49
  403158:	add	x0, x0, #0xd22
  40315c:	add	x1, sp, #0x20
  403160:	sub	x2, x29, #0x14
  403164:	sub	x3, x29, #0x18
  403168:	sub	x4, x29, #0x1c
  40316c:	sub	x5, x29, #0x10
  403170:	strh	w8, [sp, #32]
  403174:	sturh	w9, [x29, #-20]
  403178:	sturh	w8, [x29, #-24]
  40317c:	sturh	w8, [x29, #-28]
  403180:	sturh	w8, [x29, #-16]
  403184:	bl	403f80 <sqrt@plt+0x27f0>
  403188:	str	wzr, [x20, #56]
  40318c:	ldr	w8, [x19]
  403190:	ldp	w11, w10, [x21, #8]
  403194:	add	x12, sp, #0x20
  403198:	cmp	w8, #0x0
  40319c:	cinc	w9, w8, lt  // lt = tstop
  4031a0:	asr	w9, w9, #1
  4031a4:	adds	w14, w9, w11
  4031a8:	cneg	w13, w14, mi  // mi = first
  4031ac:	ubfx	w15, w13, #10, #6
  4031b0:	lsr	w11, w13, #10
  4031b4:	cbz	w15, 4031c4 <sqrt@plt+0x1a34>
  4031b8:	orr	w15, w15, #0x40
  4031bc:	orr	x12, x12, #0x1
  4031c0:	strb	w15, [sp, #32]
  4031c4:	orr	w11, w11, w13, lsr #4
  4031c8:	tst	w11, #0x3f
  4031cc:	b.eq	4031dc <sqrt@plt+0x1a4c>  // b.none
  4031d0:	mov	w11, #0x40                  	// #64
  4031d4:	bfxil	w11, w13, #4, #6
  4031d8:	strb	w11, [x12], #1
  4031dc:	cmp	w14, #0x0
  4031e0:	mov	w14, #0x20                  	// #32
  4031e4:	mov	w15, #0x30                  	// #48
  4031e8:	csel	w14, w15, w14, ge  // ge = tcont
  4031ec:	cmp	w10, #0x0
  4031f0:	bfxil	w14, w13, #0, #4
  4031f4:	cneg	w13, w10, mi  // mi = first
  4031f8:	sub	x11, x29, #0x14
  4031fc:	strb	wzr, [x12, #1]
  403200:	strb	w14, [x12]
  403204:	ubfx	w14, w13, #10, #6
  403208:	lsr	w12, w13, #10
  40320c:	cbz	w14, 40321c <sqrt@plt+0x1a8c>
  403210:	orr	w14, w14, #0x40
  403214:	orr	x11, x11, #0x1
  403218:	sturb	w14, [x29, #-20]
  40321c:	orr	w12, w12, w13, lsr #4
  403220:	tst	w12, #0x3f
  403224:	b.eq	403234 <sqrt@plt+0x1aa4>  // b.none
  403228:	mov	w12, #0x40                  	// #64
  40322c:	bfxil	w12, w13, #4, #6
  403230:	strb	w12, [x11], #1
  403234:	cmp	w10, #0x0
  403238:	mov	w10, #0x20                  	// #32
  40323c:	mov	w14, #0x30                  	// #48
  403240:	csel	w10, w14, w10, ge  // ge = tcont
  403244:	cmp	w9, #0x0
  403248:	bfxil	w10, w13, #0, #4
  40324c:	cneg	w9, w9, mi  // mi = first
  403250:	sub	x12, x29, #0x18
  403254:	strb	wzr, [x11, #1]
  403258:	strb	w10, [x11]
  40325c:	ubfx	w11, w9, #10, #6
  403260:	lsr	w10, w9, #10
  403264:	cbz	w11, 403274 <sqrt@plt+0x1ae4>
  403268:	orr	w11, w11, #0x40
  40326c:	orr	x12, x12, #0x1
  403270:	sturb	w11, [x29, #-24]
  403274:	orr	w10, w10, w9, lsr #4
  403278:	tst	w10, #0x3f
  40327c:	b.eq	40328c <sqrt@plt+0x1afc>  // b.none
  403280:	mov	w10, #0x40                  	// #64
  403284:	bfxil	w10, w9, #4, #6
  403288:	strb	w10, [x12], #1
  40328c:	cmn	w8, #0x2
  403290:	mov	w8, #0x20                  	// #32
  403294:	mov	w10, #0x30                  	// #48
  403298:	csel	w8, w10, w8, gt
  40329c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4032a0:	bfxil	w8, w9, #0, #4
  4032a4:	add	x0, x0, #0xd52
  4032a8:	add	x1, sp, #0x20
  4032ac:	sub	x2, x29, #0x14
  4032b0:	sub	x3, x29, #0x18
  4032b4:	strb	w8, [x12]
  4032b8:	strb	wzr, [x12, #1]
  4032bc:	bl	403f80 <sqrt@plt+0x27f0>
  4032c0:	b	4038e4 <sqrt@plt+0x2154>
  4032c4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4032c8:	ldr	x8, [x8, #800]
  4032cc:	cbnz	x8, 4032d8 <sqrt@plt+0x1b48>
  4032d0:	mov	x0, x20
  4032d4:	bl	4026a4 <sqrt@plt+0xf14>
  4032d8:	ldr	w8, [x20, #56]
  4032dc:	cbz	w8, 403320 <sqrt@plt+0x1b90>
  4032e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4032e4:	mov	w8, #0x30                  	// #48
  4032e8:	mov	w9, #0x31                  	// #49
  4032ec:	add	x0, x0, #0xd22
  4032f0:	add	x1, sp, #0x20
  4032f4:	sub	x2, x29, #0x14
  4032f8:	sub	x3, x29, #0x18
  4032fc:	sub	x4, x29, #0x1c
  403300:	sub	x5, x29, #0x10
  403304:	strh	w8, [sp, #32]
  403308:	sturh	w9, [x29, #-20]
  40330c:	sturh	w8, [x29, #-24]
  403310:	sturh	w8, [x29, #-28]
  403314:	sturh	w8, [x29, #-16]
  403318:	bl	403f80 <sqrt@plt+0x27f0>
  40331c:	str	wzr, [x20, #56]
  403320:	ldp	w9, w8, [x19]
  403324:	ldp	w13, w12, [x21, #8]
  403328:	cmp	w9, #0x0
  40332c:	cinc	w10, w9, lt  // lt = tstop
  403330:	asr	w11, w10, #1
  403334:	cmp	w8, #0x0
  403338:	add	w16, w11, w13
  40333c:	cinc	w10, w8, lt  // lt = tstop
  403340:	cmp	w16, #0x0
  403344:	cneg	w15, w16, mi  // mi = first
  403348:	add	x13, sp, #0x20
  40334c:	ubfx	w17, w15, #10, #6
  403350:	lsr	w14, w15, #10
  403354:	cbz	w17, 403364 <sqrt@plt+0x1bd4>
  403358:	orr	w17, w17, #0x40
  40335c:	orr	x13, x13, #0x1
  403360:	strb	w17, [sp, #32]
  403364:	orr	w14, w14, w15, lsr #4
  403368:	tst	w14, #0x3f
  40336c:	b.eq	40337c <sqrt@plt+0x1bec>  // b.none
  403370:	mov	w14, #0x40                  	// #64
  403374:	bfxil	w14, w15, #4, #6
  403378:	strb	w14, [x13], #1
  40337c:	cmp	w16, #0x0
  403380:	mov	w16, #0x20                  	// #32
  403384:	mov	w17, #0x30                  	// #48
  403388:	csel	w16, w17, w16, ge  // ge = tcont
  40338c:	cmp	w12, #0x0
  403390:	bfxil	w16, w15, #0, #4
  403394:	cneg	w15, w12, mi  // mi = first
  403398:	sub	x14, x29, #0x14
  40339c:	strb	wzr, [x13, #1]
  4033a0:	strb	w16, [x13]
  4033a4:	ubfx	w16, w15, #10, #6
  4033a8:	lsr	w13, w15, #10
  4033ac:	cbz	w16, 4033bc <sqrt@plt+0x1c2c>
  4033b0:	orr	w16, w16, #0x40
  4033b4:	orr	x14, x14, #0x1
  4033b8:	sturb	w16, [x29, #-20]
  4033bc:	orr	w13, w13, w15, lsr #4
  4033c0:	tst	w13, #0x3f
  4033c4:	b.eq	4033d4 <sqrt@plt+0x1c44>  // b.none
  4033c8:	mov	w13, #0x40                  	// #64
  4033cc:	bfxil	w13, w15, #4, #6
  4033d0:	strb	w13, [x14], #1
  4033d4:	cmp	w12, #0x0
  4033d8:	mov	w12, #0x20                  	// #32
  4033dc:	mov	w16, #0x30                  	// #48
  4033e0:	csel	w12, w16, w12, ge  // ge = tcont
  4033e4:	cmp	w11, #0x0
  4033e8:	bfxil	w12, w15, #0, #4
  4033ec:	cneg	w11, w11, mi  // mi = first
  4033f0:	sub	x13, x29, #0x18
  4033f4:	strb	wzr, [x14, #1]
  4033f8:	strb	w12, [x14]
  4033fc:	ubfx	w14, w11, #10, #6
  403400:	lsr	w12, w11, #10
  403404:	cbz	w14, 403414 <sqrt@plt+0x1c84>
  403408:	orr	w14, w14, #0x40
  40340c:	orr	x13, x13, #0x1
  403410:	sturb	w14, [x29, #-24]
  403414:	orr	w12, w12, w11, lsr #4
  403418:	tst	w12, #0x3f
  40341c:	asr	w12, w10, #1
  403420:	b.eq	403430 <sqrt@plt+0x1ca0>  // b.none
  403424:	mov	w10, #0x40                  	// #64
  403428:	bfxil	w10, w11, #4, #6
  40342c:	strb	w10, [x13], #1
  403430:	cmn	w9, #0x2
  403434:	mov	w9, #0x20                  	// #32
  403438:	mov	w14, #0x30                  	// #48
  40343c:	csel	w14, w14, w9, gt
  403440:	cmp	w12, #0x0
  403444:	cneg	w9, w12, mi  // mi = first
  403448:	sub	x10, x29, #0x1c
  40344c:	bfxil	w14, w11, #0, #4
  403450:	ubfx	w12, w9, #10, #6
  403454:	lsr	w11, w9, #10
  403458:	strb	wzr, [x13, #1]
  40345c:	strb	w14, [x13]
  403460:	cbz	w12, 403470 <sqrt@plt+0x1ce0>
  403464:	orr	w12, w12, #0x40
  403468:	orr	x10, x10, #0x1
  40346c:	sturb	w12, [x29, #-28]
  403470:	orr	w11, w11, w9, lsr #4
  403474:	tst	w11, #0x3f
  403478:	b.eq	403488 <sqrt@plt+0x1cf8>  // b.none
  40347c:	mov	w11, #0x40                  	// #64
  403480:	bfxil	w11, w9, #4, #6
  403484:	strb	w11, [x10], #1
  403488:	cmn	w8, #0x2
  40348c:	mov	w8, #0x20                  	// #32
  403490:	mov	w11, #0x30                  	// #48
  403494:	csel	w8, w11, w8, gt
  403498:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  40349c:	bfxil	w8, w9, #0, #4
  4034a0:	add	x0, x0, #0xd5b
  4034a4:	add	x1, sp, #0x20
  4034a8:	sub	x2, x29, #0x14
  4034ac:	sub	x3, x29, #0x18
  4034b0:	sub	x4, x29, #0x1c
  4034b4:	sub	x5, x29, #0x10
  4034b8:	strb	wzr, [x10, #1]
  4034bc:	strb	w8, [x10]
  4034c0:	sturh	w11, [x29, #-16]
  4034c4:	bl	403f80 <sqrt@plt+0x27f0>
  4034c8:	b	4038e4 <sqrt@plt+0x2154>
  4034cc:	sub	w8, w22, #0x1
  4034d0:	cmp	w8, #0x2
  4034d4:	b.cc	403780 <sqrt@plt+0x1ff0>  // b.lo, b.ul, b.last
  4034d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4034dc:	add	x0, x0, #0xb75
  4034e0:	b	4037bc <sqrt@plt+0x202c>
  4034e4:	cmp	w22, #0x2
  4034e8:	b.ne	4037b4 <sqrt@plt+0x2024>  // b.any
  4034ec:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4034f0:	ldr	x8, [x8, #800]
  4034f4:	cbnz	x8, 403500 <sqrt@plt+0x1d70>
  4034f8:	mov	x0, x20
  4034fc:	bl	4026a4 <sqrt@plt+0xf14>
  403500:	ldp	w12, w8, [x21, #8]
  403504:	ldp	w20, w19, [x19]
  403508:	add	x10, sp, #0x20
  40350c:	cmp	w12, #0x0
  403510:	cneg	w11, w12, mi  // mi = first
  403514:	ubfx	w13, w11, #10, #6
  403518:	lsr	w9, w11, #10
  40351c:	cbz	w13, 40352c <sqrt@plt+0x1d9c>
  403520:	orr	w13, w13, #0x40
  403524:	orr	x10, x10, #0x1
  403528:	strb	w13, [sp, #32]
  40352c:	orr	w9, w9, w11, lsr #4
  403530:	tst	w9, #0x3f
  403534:	b.eq	403544 <sqrt@plt+0x1db4>  // b.none
  403538:	mov	w9, #0x40                  	// #64
  40353c:	bfxil	w9, w11, #4, #6
  403540:	strb	w9, [x10], #1
  403544:	cmp	w12, #0x0
  403548:	mov	w12, #0x20                  	// #32
  40354c:	mov	w13, #0x30                  	// #48
  403550:	csel	w12, w13, w12, ge  // ge = tcont
  403554:	cmp	w8, #0x0
  403558:	bfxil	w12, w11, #0, #4
  40355c:	cneg	w11, w8, mi  // mi = first
  403560:	sub	x9, x29, #0x14
  403564:	strb	wzr, [x10, #1]
  403568:	strb	w12, [x10]
  40356c:	ubfx	w12, w11, #10, #6
  403570:	lsr	w10, w11, #10
  403574:	cbz	w12, 403584 <sqrt@plt+0x1df4>
  403578:	orr	w12, w12, #0x40
  40357c:	orr	x9, x9, #0x1
  403580:	sturb	w12, [x29, #-20]
  403584:	orr	w10, w10, w11, lsr #4
  403588:	tst	w10, #0x3f
  40358c:	b.eq	40359c <sqrt@plt+0x1e0c>  // b.none
  403590:	mov	w10, #0x40                  	// #64
  403594:	bfxil	w10, w11, #4, #6
  403598:	strb	w10, [x9], #1
  40359c:	cmp	w8, #0x0
  4035a0:	mov	w8, #0x20                  	// #32
  4035a4:	mov	w10, #0x30                  	// #48
  4035a8:	csel	w8, w10, w8, ge  // ge = tcont
  4035ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4035b0:	bfxil	w8, w11, #0, #4
  4035b4:	add	x0, x0, #0xd1c
  4035b8:	add	x1, sp, #0x20
  4035bc:	sub	x2, x29, #0x14
  4035c0:	add	x21, sp, #0x20
  4035c4:	strb	w8, [x9]
  4035c8:	strb	wzr, [x9, #1]
  4035cc:	sub	x22, x29, #0x14
  4035d0:	bl	403f80 <sqrt@plt+0x27f0>
  4035d4:	cmp	w20, #0x0
  4035d8:	cneg	w8, w20, mi  // mi = first
  4035dc:	ubfx	w10, w8, #10, #6
  4035e0:	lsr	w9, w8, #10
  4035e4:	cbz	w10, 4035f4 <sqrt@plt+0x1e64>
  4035e8:	orr	x21, x21, #0x1
  4035ec:	orr	w10, w10, #0x40
  4035f0:	strb	w10, [sp, #32]
  4035f4:	orr	w9, w9, w8, lsr #4
  4035f8:	tst	w9, #0x3f
  4035fc:	b.eq	40360c <sqrt@plt+0x1e7c>  // b.none
  403600:	mov	w9, #0x40                  	// #64
  403604:	bfxil	w9, w8, #4, #6
  403608:	strb	w9, [x21], #1
  40360c:	cmp	w20, #0x0
  403610:	mov	w9, #0x20                  	// #32
  403614:	mov	w10, #0x30                  	// #48
  403618:	csel	w9, w10, w9, ge  // ge = tcont
  40361c:	cmp	w19, #0x0
  403620:	bfxil	w9, w8, #0, #4
  403624:	cneg	w8, w19, mi  // mi = first
  403628:	ubfx	w11, w8, #10, #6
  40362c:	lsr	w10, w8, #10
  403630:	strb	wzr, [x21, #1]
  403634:	strb	w9, [x21]
  403638:	cbz	w11, 40388c <sqrt@plt+0x20fc>
  40363c:	orr	x9, x22, #0x1
  403640:	orr	w11, w11, #0x40
  403644:	sturb	w11, [x29, #-20]
  403648:	b	403890 <sqrt@plt+0x2100>
  40364c:	cbz	w22, 4037d4 <sqrt@plt+0x2044>
  403650:	sub	w8, w22, #0x1
  403654:	cmp	w8, #0x2
  403658:	b.cc	4037e0 <sqrt@plt+0x2050>  // b.lo, b.ul, b.last
  40365c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403660:	add	x0, x0, #0xb12
  403664:	b	4037bc <sqrt@plt+0x202c>
  403668:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  40366c:	add	x0, x0, #0xb57
  403670:	b	4037bc <sqrt@plt+0x202c>
  403674:	mov	v10.16b, v14.16b
  403678:	mov	v11.16b, v15.16b
  40367c:	mov	v0.16b, v10.16b
  403680:	mov	v1.16b, v11.16b
  403684:	mov	w0, wzr
  403688:	bl	40404c <sqrt@plt+0x28bc>
  40368c:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403690:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403694:	ldr	w11, [x19, #844]
  403698:	ldr	w8, [x20, #848]
  40369c:	orr	w8, w8, w11
  4036a0:	cbz	w8, 40376c <sqrt@plt+0x1fdc>
  4036a4:	cmp	w11, #0x0
  4036a8:	cneg	w10, w11, mi  // mi = first
  4036ac:	add	x9, sp, #0x20
  4036b0:	ubfx	w12, w10, #10, #6
  4036b4:	lsr	w8, w10, #10
  4036b8:	cbz	w12, 4036c8 <sqrt@plt+0x1f38>
  4036bc:	orr	w12, w12, #0x40
  4036c0:	orr	x9, x9, #0x1
  4036c4:	strb	w12, [sp, #32]
  4036c8:	orr	w8, w8, w10, lsr #4
  4036cc:	tst	w8, #0x3f
  4036d0:	b.eq	4036e0 <sqrt@plt+0x1f50>  // b.none
  4036d4:	mov	w8, #0x40                  	// #64
  4036d8:	bfxil	w8, w10, #4, #6
  4036dc:	strb	w8, [x9], #1
  4036e0:	cmp	w11, #0x0
  4036e4:	ldr	w11, [x20, #848]
  4036e8:	mov	w12, #0x20                  	// #32
  4036ec:	mov	w13, #0x30                  	// #48
  4036f0:	csel	w12, w13, w12, ge  // ge = tcont
  4036f4:	bfxil	w12, w10, #0, #4
  4036f8:	cmp	w11, #0x0
  4036fc:	strb	w12, [x9]
  403700:	strb	wzr, [x9, #1]
  403704:	cneg	w9, w11, mi  // mi = first
  403708:	sub	x8, x29, #0x14
  40370c:	ubfx	w12, w9, #10, #6
  403710:	lsr	w10, w9, #10
  403714:	cbz	w12, 403724 <sqrt@plt+0x1f94>
  403718:	orr	w12, w12, #0x40
  40371c:	orr	x8, x8, #0x1
  403720:	sturb	w12, [x29, #-20]
  403724:	orr	w10, w10, w9, lsr #4
  403728:	tst	w10, #0x3f
  40372c:	b.eq	40373c <sqrt@plt+0x1fac>  // b.none
  403730:	mov	w10, #0x40                  	// #64
  403734:	bfxil	w10, w9, #4, #6
  403738:	strb	w10, [x8], #1
  40373c:	cmp	w11, #0x0
  403740:	mov	w10, #0x20                  	// #32
  403744:	mov	w11, #0x30                  	// #48
  403748:	csel	w10, w11, w10, ge  // ge = tcont
  40374c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403750:	bfxil	w10, w9, #0, #4
  403754:	add	x0, x0, #0xd1d
  403758:	add	x1, sp, #0x20
  40375c:	sub	x2, x29, #0x14
  403760:	strb	w10, [x8]
  403764:	strb	wzr, [x8, #1]
  403768:	bl	403f80 <sqrt@plt+0x27f0>
  40376c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403770:	str	wzr, [x20, #848]
  403774:	str	wzr, [x19, #844]
  403778:	strb	wzr, [x8, #840]
  40377c:	b	4038d8 <sqrt@plt+0x2148>
  403780:	ldr	w8, [x19]
  403784:	cmp	w8, #0x1
  403788:	b.eq	4037f8 <sqrt@plt+0x2068>  // b.none
  40378c:	cmp	w8, #0x3e8
  403790:	b.ge	4037f8 <sqrt@plt+0x2068>  // b.tcont
  403794:	cbz	w8, 403918 <sqrt@plt+0x2188>
  403798:	cmp	w8, #0x2
  40379c:	b.lt	4038e4 <sqrt@plt+0x2154>  // b.tstop
  4037a0:	cmp	w8, #0x3de
  4037a4:	b.lt	4039d0 <sqrt@plt+0x2240>  // b.tstop
  4037a8:	mov	w8, #0xffffffe9            	// #-23
  4037ac:	str	w8, [x20, #52]
  4037b0:	b	4038e4 <sqrt@plt+0x2154>
  4037b4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4037b8:	add	x0, x0, #0xb39
  4037bc:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4037c0:	add	x1, x1, #0xed0
  4037c4:	mov	x2, x1
  4037c8:	mov	x3, x1
  4037cc:	bl	409ae8 <sqrt@plt+0x8358>
  4037d0:	b	4038e4 <sqrt@plt+0x2154>
  4037d4:	mov	w8, #0x1                   	// #1
  4037d8:	str	w8, [x20, #88]
  4037dc:	b	4038e4 <sqrt@plt+0x2154>
  4037e0:	ldr	w19, [x19]
  4037e4:	cbz	w19, 403910 <sqrt@plt+0x2180>
  4037e8:	tbnz	w19, #31, 403920 <sqrt@plt+0x2190>
  4037ec:	str	w19, [x20, #88]
  4037f0:	mov	w8, w19
  4037f4:	b	403968 <sqrt@plt+0x21d8>
  4037f8:	mov	w8, #0x1                   	// #1
  4037fc:	str	w8, [x20, #52]
  403800:	b	4038e4 <sqrt@plt+0x2154>
  403804:	ldp	w8, w9, [x21, #8]
  403808:	adrp	x26, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40380c:	ldr	x0, [x26, #792]
  403810:	ldp	w24, w25, [x19]
  403814:	adrp	x23, 410000 <_ZdlPvm@@Base+0x8c4>
  403818:	sub	w21, w8, #0x40
  40381c:	sub	w22, w9, #0x40
  403820:	add	x23, x23, #0xce5
  403824:	mov	x1, x23
  403828:	mov	w2, w22
  40382c:	mov	w3, w21
  403830:	bl	4014b0 <fprintf@plt>
  403834:	ldr	x3, [x26, #792]
  403838:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  40383c:	add	x0, x0, #0xd3c
  403840:	mov	w1, #0xa                   	// #10
  403844:	mov	w2, #0x1                   	// #1
  403848:	bl	401710 <fwrite@plt>
  40384c:	ldr	x0, [x26, #792]
  403850:	add	w3, w24, w21
  403854:	add	w2, w25, w22
  403858:	mov	x1, x23
  40385c:	bl	4014b0 <fprintf@plt>
  403860:	ldr	x3, [x26, #792]
  403864:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403868:	add	x0, x0, #0xd47
  40386c:	mov	w1, #0x4                   	// #4
  403870:	mov	w2, #0x1                   	// #1
  403874:	bl	401710 <fwrite@plt>
  403878:	ldr	w8, [x19, #4]
  40387c:	str	w8, [x20, #64]
  403880:	ldr	w8, [x19]
  403884:	str	w8, [x20, #60]
  403888:	b	4038e4 <sqrt@plt+0x2154>
  40388c:	sub	x9, x29, #0x14
  403890:	orr	w10, w10, w8, lsr #4
  403894:	tst	w10, #0x3f
  403898:	b.eq	4038a8 <sqrt@plt+0x2118>  // b.none
  40389c:	mov	w10, #0x40                  	// #64
  4038a0:	bfxil	w10, w8, #4, #6
  4038a4:	strb	w10, [x9], #1
  4038a8:	cmp	w19, #0x0
  4038ac:	mov	w10, #0x20                  	// #32
  4038b0:	mov	w11, #0x30                  	// #48
  4038b4:	csel	w10, w11, w10, ge  // ge = tcont
  4038b8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4038bc:	bfxil	w10, w8, #0, #4
  4038c0:	add	x0, x0, #0xd1d
  4038c4:	add	x1, sp, #0x20
  4038c8:	sub	x2, x29, #0x14
  4038cc:	strb	w10, [x9]
  4038d0:	strb	wzr, [x9, #1]
  4038d4:	bl	403f80 <sqrt@plt+0x27f0>
  4038d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4038dc:	add	x0, x0, #0xd39
  4038e0:	bl	403f80 <sqrt@plt+0x27f0>
  4038e4:	ldp	x20, x19, [sp, #192]
  4038e8:	ldp	x22, x21, [sp, #176]
  4038ec:	ldp	x24, x23, [sp, #160]
  4038f0:	ldp	x26, x25, [sp, #144]
  4038f4:	ldp	x29, x30, [sp, #128]
  4038f8:	ldp	d9, d8, [sp, #112]
  4038fc:	ldp	d11, d10, [sp, #96]
  403900:	ldp	d13, d12, [sp, #80]
  403904:	ldp	d15, d14, [sp, #64]
  403908:	add	sp, sp, #0xd0
  40390c:	ret
  403910:	mov	w8, #0x1                   	// #1
  403914:	b	403964 <sqrt@plt+0x21d4>
  403918:	str	wzr, [x20, #52]
  40391c:	b	4038e4 <sqrt@plt+0x2154>
  403920:	adrp	x9, 425000 <_Znam@GLIBCXX_3.4>
  403924:	ldr	w8, [x21, #4]
  403928:	ldr	w9, [x9, #1464]
  40392c:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403930:	ldr	w10, [x10, #3832]
  403934:	mul	w8, w9, w8
  403938:	mov	w9, #0x296b                	// #10603
  40393c:	movk	w9, #0x7482, lsl #16
  403940:	mul	w8, w8, w10
  403944:	smull	x9, w8, w9
  403948:	lsr	x10, x9, #63
  40394c:	asr	x9, x9, #47
  403950:	add	w9, w9, w10
  403954:	mov	w10, #0x1940                	// #6464
  403958:	movk	w10, #0x1, lsl #16
  40395c:	cmp	w8, w10
  403960:	csinc	w8, w9, wzr, ge  // ge = tcont
  403964:	str	w8, [x20, #88]
  403968:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40396c:	ldr	x9, [x9, #800]
  403970:	cbz	x9, 4039c8 <sqrt@plt+0x2238>
  403974:	add	x9, sp, #0x20
  403978:	ubfx	w11, w8, #10, #6
  40397c:	lsr	w10, w8, #10
  403980:	cbz	w11, 403990 <sqrt@plt+0x2200>
  403984:	orr	w11, w11, #0x40
  403988:	orr	x9, x9, #0x1
  40398c:	strb	w11, [sp, #32]
  403990:	orr	w10, w10, w8, lsr #4
  403994:	tst	w10, #0x3f
  403998:	b.eq	4039a8 <sqrt@plt+0x2218>  // b.none
  40399c:	mov	w10, #0x40                  	// #64
  4039a0:	bfxil	w10, w8, #4, #6
  4039a4:	strb	w10, [x9], #1
  4039a8:	mov	w10, #0x30                  	// #48
  4039ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4039b0:	bfxil	w10, w8, #0, #4
  4039b4:	add	x0, x0, #0xd12
  4039b8:	add	x1, sp, #0x20
  4039bc:	strb	w10, [x9]
  4039c0:	strb	wzr, [x9, #1]
  4039c4:	bl	403f80 <sqrt@plt+0x27f0>
  4039c8:	str	w19, [x20, #92]
  4039cc:	b	4038e4 <sqrt@plt+0x2154>
  4039d0:	cmp	w8, #0x2bc
  4039d4:	b.lt	4039e4 <sqrt@plt+0x2254>  // b.tstop
  4039d8:	mov	w8, #0xffffffe4            	// #-28
  4039dc:	str	w8, [x20, #52]
  4039e0:	b	4038e4 <sqrt@plt+0x2154>
  4039e4:	cmp	w8, #0x1f4
  4039e8:	b.lt	4039f8 <sqrt@plt+0x2268>  // b.tstop
  4039ec:	mov	w8, #0xffffffe5            	// #-27
  4039f0:	str	w8, [x20, #52]
  4039f4:	b	4038e4 <sqrt@plt+0x2154>
  4039f8:	cmp	w8, #0x190
  4039fc:	b.lt	403a0c <sqrt@plt+0x227c>  // b.tstop
  403a00:	mov	w8, #0xffffffe6            	// #-26
  403a04:	str	w8, [x20, #52]
  403a08:	b	4038e4 <sqrt@plt+0x2154>
  403a0c:	cmp	w8, #0x12c
  403a10:	b.lt	403a20 <sqrt@plt+0x2290>  // b.tstop
  403a14:	mov	w8, #0xffffffe7            	// #-25
  403a18:	str	w8, [x20, #52]
  403a1c:	b	4038e4 <sqrt@plt+0x2154>
  403a20:	cmp	w8, #0xc8
  403a24:	b.lt	403a34 <sqrt@plt+0x22a4>  // b.tstop
  403a28:	mov	w8, #0xffffffea            	// #-22
  403a2c:	str	w8, [x20, #52]
  403a30:	b	4038e4 <sqrt@plt+0x2154>
  403a34:	cmp	w8, #0x64
  403a38:	b.lt	403a48 <sqrt@plt+0x22b8>  // b.tstop
  403a3c:	mov	w8, #0xffffffe8            	// #-24
  403a40:	str	w8, [x20, #52]
  403a44:	b	4038e4 <sqrt@plt+0x2154>
  403a48:	mov	w8, #0xffffffeb            	// #-21
  403a4c:	str	w8, [x20, #52]
  403a50:	b	4038e4 <sqrt@plt+0x2154>
  403a54:	mov	v0.16b, v1.16b
  403a58:	bl	401790 <sqrt@plt>
  403a5c:	b	402e70 <sqrt@plt+0x16e0>
  403a60:	stp	x29, x30, [sp, #-32]!
  403a64:	stp	x20, x19, [sp, #16]
  403a68:	mov	x29, sp
  403a6c:	mov	w0, #0x78                  	// #120
  403a70:	mov	x20, x1
  403a74:	bl	40f68c <_Znwm@@Base>
  403a78:	mov	x19, x0
  403a7c:	mov	x1, x20
  403a80:	bl	40a0f8 <sqrt@plt+0x8968>
  403a84:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  403a88:	add	x8, x8, #0x8b8
  403a8c:	mov	w9, #0x1                   	// #1
  403a90:	mov	x0, x19
  403a94:	mov	x1, xzr
  403a98:	mov	w2, wzr
  403a9c:	str	xzr, [x19, #104]
  403aa0:	str	x8, [x19]
  403aa4:	strb	w9, [x19, #112]
  403aa8:	bl	40b364 <sqrt@plt+0x9bd4>
  403aac:	cbnz	w0, 403ac4 <sqrt@plt+0x2334>
  403ab0:	ldr	x8, [x19]
  403ab4:	mov	x0, x19
  403ab8:	ldr	x8, [x8, #8]
  403abc:	blr	x8
  403ac0:	mov	x19, xzr
  403ac4:	mov	x0, x19
  403ac8:	ldp	x20, x19, [sp, #16]
  403acc:	ldp	x29, x30, [sp], #32
  403ad0:	ret
  403ad4:	mov	x20, x0
  403ad8:	mov	x0, x19
  403adc:	bl	40f730 <_ZdlPv@@Base>
  403ae0:	mov	x0, x20
  403ae4:	bl	401720 <_Unwind_Resume@plt>
  403ae8:	stp	x29, x30, [sp, #-32]!
  403aec:	stp	x20, x19, [sp, #16]
  403af0:	mov	x29, sp
  403af4:	mov	w0, #0x70                  	// #112
  403af8:	bl	40f68c <_Znwm@@Base>
  403afc:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  403b00:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b04:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b08:	ldr	w1, [x8, #1172]
  403b0c:	ldr	d0, [x9, #808]
  403b10:	ldr	d1, [x10, #816]
  403b14:	mov	x19, x0
  403b18:	bl	401c40 <sqrt@plt+0x4b0>
  403b1c:	mov	x0, x19
  403b20:	ldp	x20, x19, [sp, #16]
  403b24:	ldp	x29, x30, [sp], #32
  403b28:	ret
  403b2c:	mov	x20, x0
  403b30:	mov	x0, x19
  403b34:	bl	40f730 <_ZdlPv@@Base>
  403b38:	mov	x0, x20
  403b3c:	bl	401720 <_Unwind_Resume@plt>
  403b40:	sub	sp, sp, #0x80
  403b44:	stp	x29, x30, [sp, #32]
  403b48:	stp	x28, x27, [sp, #48]
  403b4c:	stp	x26, x25, [sp, #64]
  403b50:	stp	x24, x23, [sp, #80]
  403b54:	stp	x22, x21, [sp, #96]
  403b58:	stp	x20, x19, [sp, #112]
  403b5c:	add	x29, sp, #0x20
  403b60:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  403b64:	ldr	x8, [x21, #992]
  403b68:	mov	x19, x1
  403b6c:	mov	w20, w0
  403b70:	cbnz	x8, 403b80 <sqrt@plt+0x23f0>
  403b74:	ldr	x0, [x19]
  403b78:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  403b7c:	str	x0, [x21, #992]
  403b80:	adrp	x0, 403000 <sqrt@plt+0x1870>
  403b84:	add	x0, x0, #0xea8
  403b88:	bl	40cfe8 <sqrt@plt+0xb858>
  403b8c:	adrp	x21, 410000 <_ZdlPvm@@Base+0x8c4>
  403b90:	adrp	x22, 425000 <_Znam@GLIBCXX_3.4>
  403b94:	adrp	x26, 410000 <_ZdlPvm@@Base+0x8c4>
  403b98:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b9c:	add	x21, x21, #0xbb4
  403ba0:	add	x22, x22, #0x498
  403ba4:	add	x26, x26, #0x86e
  403ba8:	adrp	x23, 429000 <stderr@@GLIBC_2.17+0x1e00>
  403bac:	add	x24, x24, #0xed0
  403bb0:	adrp	x28, 425000 <_Znam@GLIBCXX_3.4>
  403bb4:	stur	wzr, [x29, #-4]
  403bb8:	b	403bc8 <sqrt@plt+0x2438>
  403bbc:	mov	w8, #0x1                   	// #1
  403bc0:	str	w8, [x28, #1164]
  403bc4:	tbnz	w27, #31, 403de8 <sqrt@plt+0x2658>
  403bc8:	sub	x4, x29, #0x4
  403bcc:	mov	w0, w20
  403bd0:	mov	x1, x19
  403bd4:	mov	x2, x21
  403bd8:	mov	x3, x22
  403bdc:	bl	40e024 <sqrt@plt+0xc894>
  403be0:	sub	w8, w0, #0x3f
  403be4:	mov	w27, w0
  403be8:	cmp	w8, #0x38
  403bec:	b.hi	403bc4 <sqrt@plt+0x2434>  // b.pmore
  403bf0:	adr	x9, 403bbc <sqrt@plt+0x242c>
  403bf4:	ldrb	w10, [x26, x8]
  403bf8:	add	x9, x9, x10, lsl #2
  403bfc:	br	x9
  403c00:	ldr	x0, [x23, #1064]
  403c04:	bl	40d158 <sqrt@plt+0xb9c8>
  403c08:	b	403bc4 <sqrt@plt+0x2434>
  403c0c:	ldr	x0, [x23, #1064]
  403c10:	mov	x1, sp
  403c14:	mov	w2, #0xa                   	// #10
  403c18:	bl	401500 <strtol@plt>
  403c1c:	cmp	x0, #0x0
  403c20:	b.le	403d2c <sqrt@plt+0x259c>
  403c24:	sub	x8, x0, #0x1
  403c28:	mov	w9, #0x7fff                	// #32767
  403c2c:	cmp	x8, x9
  403c30:	b.cs	403d3c <sqrt@plt+0x25ac>  // b.hs, b.nlast
  403c34:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  403c38:	str	w0, [x8, #1168]
  403c3c:	b	403bc4 <sqrt@plt+0x2434>
  403c40:	ldr	x25, [x23, #1064]
  403c44:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  403c48:	add	x1, x1, #0xc03
  403c4c:	mov	x0, x25
  403c50:	bl	4016d0 <strcasecmp@plt>
  403c54:	cbz	w0, 403d48 <sqrt@plt+0x25b8>
  403c58:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  403c5c:	mov	x0, x25
  403c60:	add	x1, x1, #0xc0c
  403c64:	bl	4016d0 <strcasecmp@plt>
  403c68:	cbz	w0, 403bbc <sqrt@plt+0x242c>
  403c6c:	mov	x0, sp
  403c70:	mov	x1, x25
  403c74:	bl	409898 <sqrt@plt+0x8108>
  403c78:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403c7c:	mov	x1, sp
  403c80:	add	x0, x0, #0xc16
  403c84:	b	403db0 <sqrt@plt+0x2620>
  403c88:	ldr	x0, [x23, #1064]
  403c8c:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c90:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c94:	add	x1, sp, #0x10
  403c98:	add	x2, x2, #0x330
  403c9c:	add	x3, x3, #0x328
  403ca0:	bl	40c1b0 <sqrt@plt+0xaa20>
  403ca4:	cbz	w0, 403d50 <sqrt@plt+0x25c0>
  403ca8:	ldr	x25, [sp, #16]
  403cac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x28c4>
  403cb0:	add	x0, x0, #0x49e
  403cb4:	mov	x1, x25
  403cb8:	bl	4016d0 <strcasecmp@plt>
  403cbc:	cbz	w0, 403d88 <sqrt@plt+0x25f8>
  403cc0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403cc4:	add	x0, x0, #0xd80
  403cc8:	mov	x1, x25
  403ccc:	bl	4016d0 <strcasecmp@plt>
  403cd0:	cbz	w0, 403d90 <sqrt@plt+0x2600>
  403cd4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403cd8:	add	x0, x0, #0xd87
  403cdc:	mov	x1, x25
  403ce0:	bl	4016d0 <strcasecmp@plt>
  403ce4:	cbz	w0, 403dc0 <sqrt@plt+0x2630>
  403ce8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403cec:	add	x0, x0, #0xd8d
  403cf0:	mov	x1, x25
  403cf4:	bl	4016d0 <strcasecmp@plt>
  403cf8:	cbz	w0, 403dc8 <sqrt@plt+0x2638>
  403cfc:	mov	w8, #0x52                  	// #82
  403d00:	b	403ddc <sqrt@plt+0x264c>
  403d04:	ldr	x0, [x23, #1064]
  403d08:	mov	x1, sp
  403d0c:	mov	w2, #0xa                   	// #10
  403d10:	bl	401500 <strtol@plt>
  403d14:	cbz	x0, 403d6c <sqrt@plt+0x25dc>
  403d18:	lsr	x8, x0, #31
  403d1c:	cbz	x8, 403d7c <sqrt@plt+0x25ec>
  403d20:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403d24:	add	x0, x0, #0xca6
  403d28:	b	403dac <sqrt@plt+0x261c>
  403d2c:	ldr	x8, [sp]
  403d30:	ldr	x9, [x23, #1064]
  403d34:	cmp	x8, x9
  403d38:	b.eq	403d98 <sqrt@plt+0x2608>  // b.none
  403d3c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403d40:	add	x0, x0, #0xc5a
  403d44:	b	403dac <sqrt@plt+0x261c>
  403d48:	str	wzr, [x28, #1164]
  403d4c:	b	403bc4 <sqrt@plt+0x2434>
  403d50:	ldr	x1, [x23, #1064]
  403d54:	mov	x0, sp
  403d58:	bl	409898 <sqrt@plt+0x8108>
  403d5c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403d60:	mov	x1, sp
  403d64:	add	x0, x0, #0xbc4
  403d68:	b	403db0 <sqrt@plt+0x2620>
  403d6c:	ldr	x8, [sp]
  403d70:	ldr	x9, [x23, #1064]
  403d74:	cmp	x8, x9
  403d78:	b.eq	403da4 <sqrt@plt+0x2614>  // b.none
  403d7c:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  403d80:	str	w0, [x8, #1464]
  403d84:	b	403bc4 <sqrt@plt+0x2434>
  403d88:	mov	x8, xzr
  403d8c:	b	403dcc <sqrt@plt+0x263c>
  403d90:	mov	w8, #0x1                   	// #1
  403d94:	b	403dcc <sqrt@plt+0x263c>
  403d98:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403d9c:	add	x0, x0, #0xc2f
  403da0:	b	403dac <sqrt@plt+0x261c>
  403da4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403da8:	add	x0, x0, #0xc77
  403dac:	mov	x1, x24
  403db0:	mov	x2, x24
  403db4:	mov	x3, x24
  403db8:	bl	409ae8 <sqrt@plt+0x8358>
  403dbc:	b	403bc4 <sqrt@plt+0x2434>
  403dc0:	mov	w8, #0x2                   	// #2
  403dc4:	b	403dcc <sqrt@plt+0x263c>
  403dc8:	mov	w8, #0x3                   	// #3
  403dcc:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  403dd0:	add	x9, x9, #0x998
  403dd4:	add	x8, x9, x8, lsl #4
  403dd8:	ldr	w8, [x8, #8]
  403ddc:	adrp	x9, 425000 <_Znam@GLIBCXX_3.4>
  403de0:	str	w8, [x9, #1172]
  403de4:	b	403bc4 <sqrt@plt+0x2434>
  403de8:	adrp	x21, 425000 <_Znam@GLIBCXX_3.4>
  403dec:	ldr	w8, [x21, #1480]
  403df0:	cmp	w8, w20
  403df4:	b.lt	403e5c <sqrt@plt+0x26cc>  // b.tstop
  403df8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x28c4>
  403dfc:	add	x0, x0, #0x4fe
  403e00:	b	403e54 <sqrt@plt+0x26c4>
  403e04:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e08:	ldr	x0, [x8, #504]
  403e0c:	bl	403f6c <sqrt@plt+0x27dc>
  403e10:	mov	w0, wzr
  403e14:	bl	401700 <exit@plt>
  403e18:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e1c:	ldr	x0, [x8, #512]
  403e20:	bl	403f6c <sqrt@plt+0x27dc>
  403e24:	mov	w0, #0x1                   	// #1
  403e28:	bl	401700 <exit@plt>
  403e2c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e30:	ldr	x1, [x8, #488]
  403e34:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403e38:	add	x0, x0, #0xbe4
  403e3c:	bl	401770 <printf@plt>
  403e40:	mov	w0, wzr
  403e44:	bl	401700 <exit@plt>
  403e48:	add	w9, w8, #0x1
  403e4c:	str	w9, [x21, #1480]
  403e50:	ldr	x0, [x19, w8, sxtw #3]
  403e54:	bl	407478 <sqrt@plt+0x5ce8>
  403e58:	ldr	w8, [x21, #1480]
  403e5c:	cmp	w8, w20
  403e60:	b.lt	403e48 <sqrt@plt+0x26b8>  // b.tstop
  403e64:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e68:	ldr	x3, [x8, #792]
  403e6c:	cbz	x3, 403e84 <sqrt@plt+0x26f4>
  403e70:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403e74:	add	x0, x0, #0xa6c
  403e78:	mov	w1, #0x4                   	// #4
  403e7c:	mov	w2, #0x1                   	// #1
  403e80:	bl	401710 <fwrite@plt>
  403e84:	ldp	x20, x19, [sp, #112]
  403e88:	ldp	x22, x21, [sp, #96]
  403e8c:	ldp	x24, x23, [sp, #80]
  403e90:	ldp	x26, x25, [sp, #64]
  403e94:	ldp	x28, x27, [sp, #48]
  403e98:	ldp	x29, x30, [sp, #32]
  403e9c:	mov	w0, wzr
  403ea0:	add	sp, sp, #0x80
  403ea4:	ret
  403ea8:	stp	x29, x30, [sp, #-48]!
  403eac:	stp	x22, x21, [sp, #16]
  403eb0:	stp	x20, x19, [sp, #32]
  403eb4:	mov	x29, sp
  403eb8:	mov	x21, x1
  403ebc:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  403ec0:	add	x1, x1, #0xd97
  403ec4:	mov	w19, w3
  403ec8:	mov	x20, x2
  403ecc:	bl	4016d0 <strcasecmp@plt>
  403ed0:	cbnz	w0, 403f5c <sqrt@plt+0x27cc>
  403ed4:	adrp	x22, 425000 <_Znam@GLIBCXX_3.4>
  403ed8:	ldr	w8, [x22, #1164]
  403edc:	cmp	w8, #0x0
  403ee0:	b.gt	403f5c <sqrt@plt+0x27cc>
  403ee4:	cbz	x21, 403f1c <sqrt@plt+0x278c>
  403ee8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  403eec:	add	x1, x1, #0xc03
  403ef0:	mov	x0, x21
  403ef4:	bl	4016d0 <strcasecmp@plt>
  403ef8:	cbz	w0, 403f4c <sqrt@plt+0x27bc>
  403efc:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  403f00:	add	x1, x1, #0xc0c
  403f04:	mov	x0, x21
  403f08:	bl	4016d0 <strcasecmp@plt>
  403f0c:	cbz	w0, 403f54 <sqrt@plt+0x27c4>
  403f10:	adrp	x2, 410000 <_ZdlPvm@@Base+0x8c4>
  403f14:	add	x2, x2, #0xdce
  403f18:	b	403f24 <sqrt@plt+0x2794>
  403f1c:	adrp	x2, 410000 <_ZdlPvm@@Base+0x8c4>
  403f20:	add	x2, x2, #0xda3
  403f24:	mov	x0, x20
  403f28:	mov	w1, w19
  403f2c:	ldp	x20, x19, [sp, #32]
  403f30:	ldp	x22, x21, [sp, #16]
  403f34:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f38:	add	x3, x3, #0xed0
  403f3c:	mov	x4, x3
  403f40:	mov	x5, x3
  403f44:	ldp	x29, x30, [sp], #48
  403f48:	b	409b84 <sqrt@plt+0x83f4>
  403f4c:	str	wzr, [x22, #1164]
  403f50:	b	403f5c <sqrt@plt+0x27cc>
  403f54:	mov	w8, #0x1                   	// #1
  403f58:	str	w8, [x22, #1164]
  403f5c:	ldp	x20, x19, [sp, #32]
  403f60:	ldp	x22, x21, [sp, #16]
  403f64:	ldp	x29, x30, [sp], #48
  403f68:	ret
  403f6c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  403f70:	ldr	x2, [x8, #992]
  403f74:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  403f78:	add	x1, x1, #0xe28
  403f7c:	b	4014b0 <fprintf@plt>
  403f80:	sub	sp, sp, #0x140
  403f84:	stp	x28, x21, [sp, #288]
  403f88:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f8c:	ldr	x8, [x21, #800]
  403f90:	stp	x29, x30, [sp, #272]
  403f94:	add	x29, sp, #0x110
  403f98:	stp	x20, x19, [sp, #304]
  403f9c:	mov	x19, x0
  403fa0:	sub	x20, x29, #0x28
  403fa4:	stp	x1, x2, [sp, #136]
  403fa8:	stp	x3, x4, [sp, #152]
  403fac:	stp	x5, x6, [sp, #168]
  403fb0:	str	x7, [sp, #184]
  403fb4:	stp	q0, q1, [sp]
  403fb8:	stp	q2, q3, [sp, #32]
  403fbc:	stp	q4, q5, [sp, #64]
  403fc0:	stp	q6, q7, [sp, #96]
  403fc4:	cbnz	x8, 403ffc <sqrt@plt+0x286c>
  403fc8:	bl	401620 <tmpfile@plt>
  403fcc:	str	x0, [x21, #800]
  403fd0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  403fd4:	mov	w8, #0x23                  	// #35
  403fd8:	mov	w9, #0x31                  	// #49
  403fdc:	add	x0, x0, #0xcee
  403fe0:	sub	x1, x29, #0x28
  403fe4:	sub	x2, x29, #0x4
  403fe8:	sub	x3, x29, #0x8
  403fec:	sturh	w8, [x29, #-40]
  403ff0:	sturh	w9, [x29, #-4]
  403ff4:	sturh	w9, [x29, #-8]
  403ff8:	bl	403f80 <sqrt@plt+0x27f0>
  403ffc:	mov	x8, #0xffffffffffffffc8    	// #-56
  404000:	mov	x10, sp
  404004:	add	x11, sp, #0x88
  404008:	movk	x8, #0xff80, lsl #32
  40400c:	add	x9, x29, #0x30
  404010:	add	x10, x10, #0x80
  404014:	add	x11, x11, #0x38
  404018:	stp	x10, x8, [x29, #-24]
  40401c:	stp	x9, x11, [x29, #-40]
  404020:	ldp	q0, q1, [x20]
  404024:	ldr	x0, [x21, #800]
  404028:	sub	x2, x29, #0x50
  40402c:	mov	x1, x19
  404030:	stp	q0, q1, [x29, #-80]
  404034:	bl	401780 <vfprintf@plt>
  404038:	ldp	x20, x19, [sp, #304]
  40403c:	ldp	x28, x21, [sp, #288]
  404040:	ldp	x29, x30, [sp, #272]
  404044:	add	sp, sp, #0x140
  404048:	ret
  40404c:	stp	d9, d8, [sp, #-80]!
  404050:	stp	x20, x19, [sp, #64]
  404054:	mov	w19, w0
  404058:	mov	v8.16b, v1.16b
  40405c:	mov	v9.16b, v0.16b
  404060:	stp	x29, x30, [sp, #16]
  404064:	str	x23, [sp, #32]
  404068:	stp	x22, x21, [sp, #48]
  40406c:	mov	x29, sp
  404070:	cbz	w0, 404098 <sqrt@plt+0x2908>
  404074:	cmn	w19, #0x1
  404078:	b.ne	404114 <sqrt@plt+0x2984>  // b.any
  40407c:	fcvtzs	w8, d9
  404080:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404084:	fcvtzs	w10, d8
  404088:	adrp	x11, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40408c:	str	w8, [x9, #824]
  404090:	str	w10, [x11, #828]
  404094:	b	404318 <sqrt@plt+0x2b88>
  404098:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40409c:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040a0:	ldr	w8, [x8, #824]
  4040a4:	ldr	w9, [x9, #828]
  4040a8:	fcvtzs	w10, d9
  4040ac:	fcvtzs	w11, d8
  4040b0:	sub	w22, w10, w8
  4040b4:	sub	w23, w11, w9
  4040b8:	orr	w8, w23, w22
  4040bc:	cbz	w8, 404318 <sqrt@plt+0x2b88>
  4040c0:	asr	w8, w22, #31
  4040c4:	cbz	w23, 404330 <sqrt@plt+0x2ba0>
  4040c8:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040cc:	ldr	d1, [x9, #832]
  4040d0:	scvtf	d0, w22
  4040d4:	scvtf	d2, w23
  4040d8:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040dc:	mov	w11, #0x1                   	// #1
  4040e0:	fdiv	d0, d0, d2
  4040e4:	strb	w11, [x10, #840]
  4040e8:	fcmp	d0, d1
  4040ec:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040f0:	b.ne	404360 <sqrt@plt+0x2bd0>  // b.any
  4040f4:	ldr	w11, [x10, #852]
  4040f8:	cmp	w11, w8
  4040fc:	b.ne	404360 <sqrt@plt+0x2bd0>  // b.any
  404100:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404104:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404108:	str	w23, [x8, #848]
  40410c:	str	w22, [x9, #844]
  404110:	b	404318 <sqrt@plt+0x2b88>
  404114:	mov	w23, wzr
  404118:	mov	w22, wzr
  40411c:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404120:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404124:	ldr	w11, [x20, #844]
  404128:	ldr	w8, [x21, #848]
  40412c:	orr	w8, w8, w11
  404130:	cbz	w8, 4041fc <sqrt@plt+0x2a6c>
  404134:	cmp	w11, #0x0
  404138:	cneg	w10, w11, mi  // mi = first
  40413c:	add	x9, x29, #0x2c
  404140:	ubfx	w12, w10, #10, #6
  404144:	lsr	w8, w10, #10
  404148:	cbz	w12, 404158 <sqrt@plt+0x29c8>
  40414c:	orr	w12, w12, #0x40
  404150:	orr	x9, x9, #0x1
  404154:	strb	w12, [x29, #44]
  404158:	orr	w8, w8, w10, lsr #4
  40415c:	tst	w8, #0x3f
  404160:	b.eq	404170 <sqrt@plt+0x29e0>  // b.none
  404164:	mov	w8, #0x40                  	// #64
  404168:	bfxil	w8, w10, #4, #6
  40416c:	strb	w8, [x9], #1
  404170:	cmp	w11, #0x0
  404174:	ldr	w11, [x21, #848]
  404178:	mov	w12, #0x20                  	// #32
  40417c:	mov	w13, #0x30                  	// #48
  404180:	csel	w12, w13, w12, ge  // ge = tcont
  404184:	bfxil	w12, w10, #0, #4
  404188:	cmp	w11, #0x0
  40418c:	strb	w12, [x9]
  404190:	strb	wzr, [x9, #1]
  404194:	cneg	w9, w11, mi  // mi = first
  404198:	add	x8, x29, #0x28
  40419c:	ubfx	w12, w9, #10, #6
  4041a0:	lsr	w10, w9, #10
  4041a4:	cbz	w12, 4041b4 <sqrt@plt+0x2a24>
  4041a8:	orr	w12, w12, #0x40
  4041ac:	orr	x8, x8, #0x1
  4041b0:	strb	w12, [x29, #40]
  4041b4:	orr	w10, w10, w9, lsr #4
  4041b8:	tst	w10, #0x3f
  4041bc:	b.eq	4041cc <sqrt@plt+0x2a3c>  // b.none
  4041c0:	mov	w10, #0x40                  	// #64
  4041c4:	bfxil	w10, w9, #4, #6
  4041c8:	strb	w10, [x8], #1
  4041cc:	cmp	w11, #0x0
  4041d0:	mov	w10, #0x20                  	// #32
  4041d4:	mov	w11, #0x30                  	// #48
  4041d8:	csel	w10, w11, w10, ge  // ge = tcont
  4041dc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4041e0:	bfxil	w10, w9, #0, #4
  4041e4:	add	x0, x0, #0xd1d
  4041e8:	add	x1, x29, #0x2c
  4041ec:	add	x2, x29, #0x28
  4041f0:	strb	w10, [x8]
  4041f4:	strb	wzr, [x8, #1]
  4041f8:	bl	403f80 <sqrt@plt+0x27f0>
  4041fc:	cbz	w19, 404214 <sqrt@plt+0x2a84>
  404200:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404204:	str	wzr, [x21, #848]
  404208:	str	wzr, [x20, #844]
  40420c:	strb	wzr, [x8, #840]
  404210:	b	404318 <sqrt@plt+0x2b88>
  404214:	ldr	w8, [x20, #844]
  404218:	ldr	w9, [x21, #848]
  40421c:	sub	w12, w22, w8
  404220:	sub	w8, w23, w9
  404224:	orr	w9, w8, w12
  404228:	cbz	w9, 4042f0 <sqrt@plt+0x2b60>
  40422c:	cmp	w12, #0x0
  404230:	cneg	w11, w12, mi  // mi = first
  404234:	add	x10, x29, #0x2c
  404238:	ubfx	w13, w11, #10, #6
  40423c:	lsr	w9, w11, #10
  404240:	cbz	w13, 404250 <sqrt@plt+0x2ac0>
  404244:	orr	w13, w13, #0x40
  404248:	orr	x10, x10, #0x1
  40424c:	strb	w13, [x29, #44]
  404250:	orr	w9, w9, w11, lsr #4
  404254:	tst	w9, #0x3f
  404258:	b.eq	404268 <sqrt@plt+0x2ad8>  // b.none
  40425c:	mov	w9, #0x40                  	// #64
  404260:	bfxil	w9, w11, #4, #6
  404264:	strb	w9, [x10], #1
  404268:	cmp	w12, #0x0
  40426c:	mov	w12, #0x20                  	// #32
  404270:	mov	w13, #0x30                  	// #48
  404274:	csel	w12, w13, w12, ge  // ge = tcont
  404278:	cmp	w8, #0x0
  40427c:	bfxil	w12, w11, #0, #4
  404280:	cneg	w11, w8, mi  // mi = first
  404284:	add	x9, x29, #0x28
  404288:	strb	wzr, [x10, #1]
  40428c:	strb	w12, [x10]
  404290:	ubfx	w12, w11, #10, #6
  404294:	lsr	w10, w11, #10
  404298:	cbz	w12, 4042a8 <sqrt@plt+0x2b18>
  40429c:	orr	w12, w12, #0x40
  4042a0:	orr	x9, x9, #0x1
  4042a4:	strb	w12, [x29, #40]
  4042a8:	orr	w10, w10, w11, lsr #4
  4042ac:	tst	w10, #0x3f
  4042b0:	b.eq	4042c0 <sqrt@plt+0x2b30>  // b.none
  4042b4:	mov	w10, #0x40                  	// #64
  4042b8:	bfxil	w10, w11, #4, #6
  4042bc:	strb	w10, [x9], #1
  4042c0:	cmp	w8, #0x0
  4042c4:	mov	w8, #0x20                  	// #32
  4042c8:	mov	w10, #0x30                  	// #48
  4042cc:	csel	w8, w10, w8, ge  // ge = tcont
  4042d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4042d4:	bfxil	w8, w11, #0, #4
  4042d8:	add	x0, x0, #0xd1d
  4042dc:	add	x1, x29, #0x2c
  4042e0:	add	x2, x29, #0x28
  4042e4:	strb	w8, [x9]
  4042e8:	strb	wzr, [x9, #1]
  4042ec:	bl	403f80 <sqrt@plt+0x27f0>
  4042f0:	fcvtzs	w8, d9
  4042f4:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4042f8:	fcvtzs	w10, d8
  4042fc:	adrp	x11, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404300:	adrp	x12, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404304:	str	wzr, [x21, #848]
  404308:	str	wzr, [x20, #844]
  40430c:	str	w8, [x9, #824]
  404310:	str	w10, [x11, #828]
  404314:	strb	wzr, [x12, #840]
  404318:	ldp	x20, x19, [sp, #64]
  40431c:	ldp	x22, x21, [sp, #48]
  404320:	ldr	x23, [sp, #32]
  404324:	ldp	x29, x30, [sp, #16]
  404328:	ldp	d9, d8, [sp], #80
  40432c:	ret
  404330:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404334:	ldr	w9, [x9, #852]
  404338:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40433c:	str	w22, [x10, #844]
  404340:	cmp	w8, w9
  404344:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404348:	b.ne	404354 <sqrt@plt+0x2bc4>  // b.any
  40434c:	ldrb	w9, [x8, #840]
  404350:	cbz	w9, 404318 <sqrt@plt+0x2b88>
  404354:	mov	w23, wzr
  404358:	strb	wzr, [x8, #840]
  40435c:	b	40411c <sqrt@plt+0x298c>
  404360:	str	w8, [x10, #852]
  404364:	str	d0, [x9, #832]
  404368:	b	40411c <sqrt@plt+0x298c>
  40436c:	sub	sp, sp, #0x60
  404370:	stp	d13, d12, [sp, #32]
  404374:	stp	d11, d10, [sp, #48]
  404378:	stp	d9, d8, [sp, #64]
  40437c:	mov	v9.16b, v6.16b
  404380:	mov	v10.16b, v5.16b
  404384:	mov	v13.16b, v4.16b
  404388:	mov	v11.16b, v3.16b
  40438c:	mov	v12.16b, v2.16b
  404390:	fmov	d8, #5.000000000000000000e-01
  404394:	fmov	d4, #1.000000000000000000e+00
  404398:	stp	d15, d14, [sp, #16]
  40439c:	stp	x29, x30, [sp, #80]
  4043a0:	add	x29, sp, #0x10
  4043a4:	str	d7, [sp, #8]
  4043a8:	b	4043e8 <sqrt@plt+0x2c58>
  4043ac:	ldr	d3, [sp, #8]
  4043b0:	fmov	d1, #3.000000000000000000e+00
  4043b4:	fmul	d0, d13, d1
  4043b8:	fmul	d1, d10, d1
  4043bc:	fadd	d2, d13, d9
  4043c0:	fadd	d3, d10, d3
  4043c4:	fadd	d0, d12, d0
  4043c8:	fadd	d1, d11, d1
  4043cc:	fmul	d13, d2, d8
  4043d0:	fmov	d2, #2.500000000000000000e-01
  4043d4:	fmul	d12, d0, d2
  4043d8:	fmul	d11, d1, d2
  4043dc:	fmul	d10, d3, d8
  4043e0:	mov	v0.16b, v14.16b
  4043e4:	mov	v1.16b, v15.16b
  4043e8:	fadd	d2, d12, d13
  4043ec:	fmul	d14, d2, d8
  4043f0:	fadd	d2, d11, d10
  4043f4:	fabd	d3, d0, d14
  4043f8:	fcmp	d3, d4
  4043fc:	fmul	d15, d2, d8
  404400:	b.pl	404424 <sqrt@plt+0x2c94>  // b.nfrst
  404404:	fabd	d2, d1, d15
  404408:	fcmp	d2, d4
  40440c:	b.pl	404424 <sqrt@plt+0x2c94>  // b.nfrst
  404410:	mov	v0.16b, v14.16b
  404414:	mov	v1.16b, v15.16b
  404418:	mov	w0, wzr
  40441c:	bl	40404c <sqrt@plt+0x28bc>
  404420:	b	404460 <sqrt@plt+0x2cd0>
  404424:	fmov	d5, #3.000000000000000000e+00
  404428:	fmul	d4, d12, d5
  40442c:	fmul	d5, d11, d5
  404430:	fadd	d2, d0, d12
  404434:	fadd	d3, d1, d11
  404438:	fadd	d4, d4, d13
  40443c:	fadd	d5, d5, d10
  404440:	fmov	d6, #2.500000000000000000e-01
  404444:	fmul	d2, d2, d8
  404448:	fmul	d3, d3, d8
  40444c:	fmul	d4, d4, d6
  404450:	fmul	d5, d5, d6
  404454:	mov	v6.16b, v14.16b
  404458:	mov	v7.16b, v15.16b
  40445c:	bl	40436c <sqrt@plt+0x2bdc>
  404460:	fmov	d4, #1.000000000000000000e+00
  404464:	fabd	d0, d14, d9
  404468:	fcmp	d0, d4
  40446c:	b.pl	4043ac <sqrt@plt+0x2c1c>  // b.nfrst
  404470:	ldr	d0, [sp, #8]
  404474:	fabd	d0, d15, d0
  404478:	fcmp	d0, d4
  40447c:	b.pl	4043ac <sqrt@plt+0x2c1c>  // b.nfrst
  404480:	mov	v0.16b, v9.16b
  404484:	ldr	d1, [sp, #8]
  404488:	ldp	x29, x30, [sp, #80]
  40448c:	ldp	d9, d8, [sp, #64]
  404490:	ldp	d11, d10, [sp, #48]
  404494:	ldp	d13, d12, [sp, #32]
  404498:	ldp	d15, d14, [sp, #16]
  40449c:	mov	w0, wzr
  4044a0:	add	sp, sp, #0x60
  4044a4:	b	40404c <sqrt@plt+0x28bc>
  4044a8:	sub	sp, sp, #0x40
  4044ac:	stp	x29, x30, [sp, #32]
  4044b0:	stp	x20, x19, [sp, #48]
  4044b4:	add	x29, sp, #0x20
  4044b8:	ldr	w8, [x0, #56]
  4044bc:	cmp	w8, w1
  4044c0:	b.eq	404584 <sqrt@plt+0x2df4>  // b.none
  4044c4:	mov	x19, x0
  4044c8:	mov	w20, w1
  4044cc:	cmp	w1, #0x1
  4044d0:	b.ne	4044f4 <sqrt@plt+0x2d64>  // b.any
  4044d4:	mov	w8, #0x31                  	// #49
  4044d8:	mov	w9, #0x30                  	// #48
  4044dc:	sturh	w8, [x29, #-4]
  4044e0:	sturh	w8, [x29, #-8]
  4044e4:	sturh	w9, [x29, #-12]
  4044e8:	strh	w9, [sp, #16]
  4044ec:	strh	w8, [sp, #12]
  4044f0:	b	404560 <sqrt@plt+0x2dd0>
  4044f4:	cmp	w20, #0x0
  4044f8:	cneg	w9, w20, mi  // mi = first
  4044fc:	sub	x8, x29, #0x4
  404500:	ubfx	w11, w9, #10, #6
  404504:	lsr	w10, w9, #10
  404508:	cbz	w11, 404518 <sqrt@plt+0x2d88>
  40450c:	orr	w11, w11, #0x40
  404510:	orr	x8, x8, #0x1
  404514:	sturb	w11, [x29, #-4]
  404518:	orr	w10, w10, w9, lsr #4
  40451c:	tst	w10, #0x3f
  404520:	b.eq	404530 <sqrt@plt+0x2da0>  // b.none
  404524:	mov	w10, #0x40                  	// #64
  404528:	bfxil	w10, w9, #4, #6
  40452c:	strb	w10, [x8], #1
  404530:	cmp	w20, #0x0
  404534:	mov	w10, #0x20                  	// #32
  404538:	mov	w11, #0x30                  	// #48
  40453c:	csel	w10, w11, w10, ge  // ge = tcont
  404540:	mov	w12, #0x31                  	// #49
  404544:	bfxil	w10, w9, #0, #4
  404548:	strb	wzr, [x8, #1]
  40454c:	sturh	w12, [x29, #-8]
  404550:	sturh	w11, [x29, #-12]
  404554:	strh	w11, [sp, #16]
  404558:	strb	w10, [x8]
  40455c:	strh	w11, [sp, #12]
  404560:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  404564:	add	x0, x0, #0xd22
  404568:	sub	x1, x29, #0x4
  40456c:	sub	x2, x29, #0x8
  404570:	sub	x3, x29, #0xc
  404574:	add	x4, sp, #0x10
  404578:	add	x5, sp, #0xc
  40457c:	bl	403f80 <sqrt@plt+0x27f0>
  404580:	str	w20, [x19, #56]
  404584:	ldp	x20, x19, [sp, #48]
  404588:	ldp	x29, x30, [sp, #32]
  40458c:	add	sp, sp, #0x40
  404590:	ret
  404594:	stp	x29, x30, [sp, #-80]!
  404598:	str	x25, [sp, #16]
  40459c:	stp	x24, x23, [sp, #32]
  4045a0:	stp	x22, x21, [sp, #48]
  4045a4:	stp	x20, x19, [sp, #64]
  4045a8:	mov	x29, sp
  4045ac:	add	w8, w3, #0x2
  4045b0:	sxtw	x9, w8
  4045b4:	sbfiz	x8, x8, #2, #32
  4045b8:	cmp	xzr, x9, lsr #62
  4045bc:	csinv	x0, x8, xzr, eq  // eq = none
  4045c0:	mov	x22, x4
  4045c4:	mov	w21, w3
  4045c8:	mov	w23, w2
  4045cc:	mov	w20, w1
  4045d0:	bl	401440 <_Znam@plt>
  4045d4:	mov	x19, x0
  4045d8:	cmp	w21, #0x1
  4045dc:	stp	w20, w23, [x0]
  4045e0:	b.lt	4045f8 <sqrt@plt+0x2e68>  // b.tstop
  4045e4:	mov	w8, w21
  4045e8:	add	x0, x19, #0x8
  4045ec:	lsl	x2, x8, #2
  4045f0:	mov	x1, x22
  4045f4:	bl	401460 <memcpy@plt>
  4045f8:	cmp	w21, #0x0
  4045fc:	cinc	w8, w21, lt  // lt = tstop
  404600:	cmp	w21, #0x1
  404604:	b.le	4047d0 <sqrt@plt+0x3040>
  404608:	cmp	w20, #0x0
  40460c:	cneg	w11, w20, mi  // mi = first
  404610:	add	x10, x29, #0x1c
  404614:	ubfx	w12, w11, #10, #6
  404618:	lsr	w9, w11, #10
  40461c:	cbz	w12, 40462c <sqrt@plt+0x2e9c>
  404620:	orr	w12, w12, #0x40
  404624:	orr	x10, x10, #0x1
  404628:	strb	w12, [x29, #28]
  40462c:	orr	w9, w9, w11, lsr #4
  404630:	tst	w9, #0x3f
  404634:	b.eq	404644 <sqrt@plt+0x2eb4>  // b.none
  404638:	mov	w9, #0x40                  	// #64
  40463c:	bfxil	w9, w11, #4, #6
  404640:	strb	w9, [x10], #1
  404644:	ldr	w12, [x19, #4]
  404648:	cmp	w20, #0x0
  40464c:	mov	w13, #0x20                  	// #32
  404650:	mov	w14, #0x30                  	// #48
  404654:	csel	w13, w14, w13, ge  // ge = tcont
  404658:	bfxil	w13, w11, #0, #4
  40465c:	cmp	w12, #0x0
  404660:	strb	w13, [x10]
  404664:	strb	wzr, [x10, #1]
  404668:	cneg	w10, w12, mi  // mi = first
  40466c:	add	x9, x29, #0x18
  404670:	ubfx	w13, w10, #10, #6
  404674:	lsr	w11, w10, #10
  404678:	cbz	w13, 404688 <sqrt@plt+0x2ef8>
  40467c:	orr	w13, w13, #0x40
  404680:	orr	x9, x9, #0x1
  404684:	strb	w13, [x29, #24]
  404688:	orr	w11, w11, w10, lsr #4
  40468c:	tst	w11, #0x3f
  404690:	asr	w20, w8, #1
  404694:	b.eq	4046a4 <sqrt@plt+0x2f14>  // b.none
  404698:	mov	w8, #0x40                  	// #64
  40469c:	bfxil	w8, w10, #4, #6
  4046a0:	strb	w8, [x9], #1
  4046a4:	cmp	w12, #0x0
  4046a8:	mov	w21, #0x20                  	// #32
  4046ac:	mov	w22, #0x30                  	// #48
  4046b0:	csel	w8, w22, w21, ge  // ge = tcont
  4046b4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4046b8:	bfxil	w8, w10, #0, #4
  4046bc:	add	x0, x0, #0xd4c
  4046c0:	add	x1, x29, #0x1c
  4046c4:	add	x2, x29, #0x18
  4046c8:	strb	w8, [x9]
  4046cc:	strb	wzr, [x9, #1]
  4046d0:	add	x23, x29, #0x1c
  4046d4:	add	x24, x29, #0x18
  4046d8:	bl	403f80 <sqrt@plt+0x27f0>
  4046dc:	add	x25, x19, #0xc
  4046e0:	adrp	x19, 410000 <_ZdlPvm@@Base+0x8c4>
  4046e4:	orr	x23, x23, #0x1
  4046e8:	orr	x24, x24, #0x1
  4046ec:	add	x19, x19, #0xd1d
  4046f0:	b	404724 <sqrt@plt+0x2f94>
  4046f4:	cmp	w9, #0x0
  4046f8:	csel	w9, w22, w21, ge  // ge = tcont
  4046fc:	bfxil	w9, w8, #0, #4
  404700:	add	x1, x29, #0x1c
  404704:	add	x2, x29, #0x18
  404708:	mov	x0, x19
  40470c:	strb	w9, [x10]
  404710:	strb	wzr, [x10, #1]
  404714:	bl	403f80 <sqrt@plt+0x27f0>
  404718:	subs	w20, w20, #0x1
  40471c:	add	x25, x25, #0x8
  404720:	b.eq	4047c4 <sqrt@plt+0x3034>  // b.none
  404724:	ldur	w9, [x25, #-4]
  404728:	cmp	w9, #0x0
  40472c:	cneg	w8, w9, mi  // mi = first
  404730:	ubfx	w10, w8, #10, #6
  404734:	lsr	w11, w8, #10
  404738:	cbz	w10, 40474c <sqrt@plt+0x2fbc>
  40473c:	orr	w10, w10, #0x40
  404740:	strb	w10, [x29, #28]
  404744:	mov	x10, x23
  404748:	b	404750 <sqrt@plt+0x2fc0>
  40474c:	add	x10, x29, #0x1c
  404750:	orr	w11, w11, w8, lsr #4
  404754:	tst	w11, #0x3f
  404758:	b.eq	404768 <sqrt@plt+0x2fd8>  // b.none
  40475c:	mov	w11, #0x40                  	// #64
  404760:	bfxil	w11, w8, #4, #6
  404764:	strb	w11, [x10], #1
  404768:	cmp	w9, #0x0
  40476c:	ldr	w9, [x25]
  404770:	csel	w11, w22, w21, ge  // ge = tcont
  404774:	bfxil	w11, w8, #0, #4
  404778:	strb	w11, [x10]
  40477c:	cmp	w9, #0x0
  404780:	cneg	w8, w9, mi  // mi = first
  404784:	strb	wzr, [x10, #1]
  404788:	ubfx	w10, w8, #10, #6
  40478c:	lsr	w11, w8, #10
  404790:	cbz	w10, 4047a4 <sqrt@plt+0x3014>
  404794:	orr	w10, w10, #0x40
  404798:	strb	w10, [x29, #24]
  40479c:	mov	x10, x24
  4047a0:	b	4047a8 <sqrt@plt+0x3018>
  4047a4:	add	x10, x29, #0x18
  4047a8:	orr	w11, w11, w8, lsr #4
  4047ac:	tst	w11, #0x3f
  4047b0:	b.eq	4046f4 <sqrt@plt+0x2f64>  // b.none
  4047b4:	mov	w11, #0x40                  	// #64
  4047b8:	bfxil	w11, w8, #4, #6
  4047bc:	strb	w11, [x10], #1
  4047c0:	b	4046f4 <sqrt@plt+0x2f64>
  4047c4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  4047c8:	add	x0, x0, #0xd39
  4047cc:	bl	403f80 <sqrt@plt+0x27f0>
  4047d0:	ldp	x20, x19, [sp, #64]
  4047d4:	ldp	x22, x21, [sp, #48]
  4047d8:	ldp	x24, x23, [sp, #32]
  4047dc:	ldr	x25, [sp, #16]
  4047e0:	ldp	x29, x30, [sp], #80
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-32]!
  4047ec:	str	x19, [sp, #16]
  4047f0:	mov	x29, sp
  4047f4:	mov	w8, #0x4                   	// #4
  4047f8:	mov	x19, x0
  4047fc:	str	x8, [x0]
  404800:	mov	w0, #0x10                  	// #16
  404804:	bl	401440 <_Znam@plt>
  404808:	stp	xzr, x0, [x19, #8]
  40480c:	ldr	x19, [sp, #16]
  404810:	ldp	x29, x30, [sp], #32
  404814:	ret
  404818:	stp	x29, x30, [sp, #-32]!
  40481c:	stp	x20, x19, [sp, #16]
  404820:	mov	x29, sp
  404824:	mov	x20, x1
  404828:	mov	x19, x0
  40482c:	cbnz	x1, 40484c <sqrt@plt+0x30bc>
  404830:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404834:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  404838:	add	x1, x1, #0xed0
  40483c:	add	x0, x0, #0x194
  404840:	mov	x2, x1
  404844:	mov	x3, x1
  404848:	bl	409b50 <sqrt@plt+0x83c0>
  40484c:	lsl	x8, x20, #2
  404850:	cmp	xzr, x20, lsr #62
  404854:	csinv	x0, x8, xzr, eq  // eq = none
  404858:	str	x20, [x19]
  40485c:	bl	401440 <_Znam@plt>
  404860:	stp	xzr, x0, [x19, #8]
  404864:	ldp	x20, x19, [sp, #16]
  404868:	ldp	x29, x30, [sp], #32
  40486c:	ret
  404870:	ldr	x0, [x0, #16]
  404874:	cbz	x0, 40487c <sqrt@plt+0x30ec>
  404878:	b	401640 <_ZdaPv@plt>
  40487c:	ret
  404880:	stp	x29, x30, [sp, #-48]!
  404884:	stp	x22, x21, [sp, #16]
  404888:	stp	x20, x19, [sp, #32]
  40488c:	mov	x29, sp
  404890:	ldp	x8, x22, [x0]
  404894:	mov	x19, x0
  404898:	mov	w20, w1
  40489c:	cmp	x22, x8
  4048a0:	b.cc	40495c <sqrt@plt+0x31cc>  // b.lo, b.ul, b.last
  4048a4:	ldr	x21, [x19, #16]
  4048a8:	lsl	x9, x8, #1
  4048ac:	lsl	x8, x8, #3
  4048b0:	cmp	xzr, x9, lsr #62
  4048b4:	csinv	x0, x8, xzr, eq  // eq = none
  4048b8:	str	x9, [x19]
  4048bc:	bl	401440 <_Znam@plt>
  4048c0:	str	x0, [x19, #16]
  4048c4:	cbz	x22, 404914 <sqrt@plt+0x3184>
  4048c8:	cmp	x22, #0x7
  4048cc:	b.ls	4048ec <sqrt@plt+0x315c>  // b.plast
  4048d0:	lsl	x8, x22, #2
  4048d4:	add	x9, x21, x8
  4048d8:	cmp	x0, x9
  4048dc:	b.cs	404920 <sqrt@plt+0x3190>  // b.hs, b.nlast
  4048e0:	add	x8, x0, x8
  4048e4:	cmp	x8, x21
  4048e8:	b.ls	404920 <sqrt@plt+0x3190>  // b.plast
  4048ec:	mov	x8, xzr
  4048f0:	lsl	x10, x8, #2
  4048f4:	sub	x9, x22, x8
  4048f8:	add	x8, x0, x10
  4048fc:	add	x10, x21, x10
  404900:	ldr	w11, [x10], #4
  404904:	subs	x9, x9, #0x1
  404908:	str	w11, [x8], #4
  40490c:	b.ne	404900 <sqrt@plt+0x3170>  // b.any
  404910:	b	404950 <sqrt@plt+0x31c0>
  404914:	cbnz	x21, 404950 <sqrt@plt+0x31c0>
  404918:	mov	x22, xzr
  40491c:	b	40495c <sqrt@plt+0x31cc>
  404920:	and	x8, x22, #0xfffffffffffffff8
  404924:	add	x9, x21, #0x10
  404928:	add	x10, x0, #0x10
  40492c:	mov	x11, x8
  404930:	ldp	q0, q1, [x9, #-16]
  404934:	add	x9, x9, #0x20
  404938:	subs	x11, x11, #0x8
  40493c:	stp	q0, q1, [x10, #-16]
  404940:	add	x10, x10, #0x20
  404944:	b.ne	404930 <sqrt@plt+0x31a0>  // b.any
  404948:	cmp	x22, x8
  40494c:	b.ne	4048f0 <sqrt@plt+0x3160>  // b.any
  404950:	mov	x0, x21
  404954:	bl	401640 <_ZdaPv@plt>
  404958:	ldr	x22, [x19, #8]
  40495c:	ldr	x8, [x19, #16]
  404960:	add	x9, x22, #0x1
  404964:	str	w20, [x8, x22, lsl #2]
  404968:	str	x9, [x19, #8]
  40496c:	ldp	x20, x19, [sp, #32]
  404970:	ldp	x22, x21, [sp, #16]
  404974:	ldp	x29, x30, [sp], #48
  404978:	ret
  40497c:	stp	x29, x30, [sp, #-32]!
  404980:	str	x19, [sp, #16]
  404984:	mov	x29, sp
  404988:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  40498c:	ldr	q0, [x8, #3904]
  404990:	mov	x19, x0
  404994:	str	q0, [x0]
  404998:	mov	w0, #0x200                 	// #512
  40499c:	bl	401440 <_Znam@plt>
  4049a0:	movi	v0.2d, #0x0
  4049a4:	stp	q0, q0, [x0]
  4049a8:	stp	q0, q0, [x0, #32]
  4049ac:	stp	q0, q0, [x0, #64]
  4049b0:	stp	q0, q0, [x0, #96]
  4049b4:	stp	q0, q0, [x0, #128]
  4049b8:	stp	q0, q0, [x0, #160]
  4049bc:	stp	q0, q0, [x0, #192]
  4049c0:	stp	q0, q0, [x0, #224]
  4049c4:	stp	q0, q0, [x0, #256]
  4049c8:	stp	q0, q0, [x0, #288]
  4049cc:	stp	q0, q0, [x0, #320]
  4049d0:	stp	q0, q0, [x0, #352]
  4049d4:	stp	q0, q0, [x0, #384]
  4049d8:	stp	q0, q0, [x0, #416]
  4049dc:	stp	q0, q0, [x0, #448]
  4049e0:	stp	q0, q0, [x0, #480]
  4049e4:	str	x0, [x19, #16]
  4049e8:	ldr	x19, [sp, #16]
  4049ec:	ldp	x29, x30, [sp], #32
  4049f0:	ret
  4049f4:	ldr	x0, [x0, #16]
  4049f8:	cbz	x0, 404a00 <sqrt@plt+0x3270>
  4049fc:	b	401640 <_ZdaPv@plt>
  404a00:	ret
  404a04:	stp	x29, x30, [sp, #-80]!
  404a08:	str	x25, [sp, #16]
  404a0c:	stp	x24, x23, [sp, #32]
  404a10:	stp	x22, x21, [sp, #48]
  404a14:	stp	x20, x19, [sp, #64]
  404a18:	mov	x29, sp
  404a1c:	ldp	x8, x24, [x0]
  404a20:	mov	x19, x0
  404a24:	mov	x20, x1
  404a28:	cmp	x24, x8
  404a2c:	b.cc	404b00 <sqrt@plt+0x3370>  // b.lo, b.ul, b.last
  404a30:	ldr	x21, [x19, #16]
  404a34:	lsl	x25, x8, #1
  404a38:	lsl	x23, x8, #3
  404a3c:	cmp	xzr, x25, lsr #62
  404a40:	csinv	x0, x23, xzr, eq  // eq = none
  404a44:	str	x25, [x19]
  404a48:	bl	401440 <_Znam@plt>
  404a4c:	mov	x22, x0
  404a50:	cbz	x25, 404a64 <sqrt@plt+0x32d4>
  404a54:	mov	x0, x22
  404a58:	mov	w1, wzr
  404a5c:	mov	x2, x23
  404a60:	bl	401520 <memset@plt>
  404a64:	str	x22, [x19, #16]
  404a68:	cbz	x24, 404ab8 <sqrt@plt+0x3328>
  404a6c:	cmp	x24, #0x7
  404a70:	b.ls	404a90 <sqrt@plt+0x3300>  // b.plast
  404a74:	lsl	x8, x24, #2
  404a78:	add	x9, x21, x8
  404a7c:	cmp	x22, x9
  404a80:	b.cs	404ac4 <sqrt@plt+0x3334>  // b.hs, b.nlast
  404a84:	add	x8, x22, x8
  404a88:	cmp	x8, x21
  404a8c:	b.ls	404ac4 <sqrt@plt+0x3334>  // b.plast
  404a90:	mov	x8, xzr
  404a94:	lsl	x10, x8, #2
  404a98:	sub	x9, x24, x8
  404a9c:	add	x8, x22, x10
  404aa0:	add	x10, x21, x10
  404aa4:	ldr	w11, [x10], #4
  404aa8:	subs	x9, x9, #0x1
  404aac:	str	w11, [x8], #4
  404ab0:	b.ne	404aa4 <sqrt@plt+0x3314>  // b.any
  404ab4:	b	404af4 <sqrt@plt+0x3364>
  404ab8:	cbnz	x21, 404af4 <sqrt@plt+0x3364>
  404abc:	mov	x24, xzr
  404ac0:	b	404b00 <sqrt@plt+0x3370>
  404ac4:	and	x8, x24, #0xfffffffffffffff8
  404ac8:	add	x9, x21, #0x10
  404acc:	add	x10, x22, #0x10
  404ad0:	mov	x11, x8
  404ad4:	ldp	q0, q1, [x9, #-16]
  404ad8:	add	x9, x9, #0x20
  404adc:	subs	x11, x11, #0x8
  404ae0:	stp	q0, q1, [x10, #-16]
  404ae4:	add	x10, x10, #0x20
  404ae8:	b.ne	404ad4 <sqrt@plt+0x3344>  // b.any
  404aec:	cmp	x24, x8
  404af0:	b.ne	404a94 <sqrt@plt+0x3304>  // b.any
  404af4:	mov	x0, x21
  404af8:	bl	401640 <_ZdaPv@plt>
  404afc:	ldr	x24, [x19, #8]
  404b00:	ldr	x8, [x19, #16]
  404b04:	ldr	x25, [sp, #16]
  404b08:	str	w20, [x8, x24, lsl #2]
  404b0c:	ldr	x8, [x19, #8]
  404b10:	add	x8, x8, #0x1
  404b14:	str	x8, [x19, #8]
  404b18:	ldp	x20, x19, [sp, #64]
  404b1c:	ldp	x22, x21, [sp, #48]
  404b20:	ldp	x24, x23, [sp, #32]
  404b24:	ldp	x29, x30, [sp], #80
  404b28:	ret
  404b2c:	stp	x29, x30, [sp, #-32]!
  404b30:	stp	x20, x19, [sp, #16]
  404b34:	mov	x29, sp
  404b38:	ldr	x20, [x0, #8]
  404b3c:	mov	x19, x0
  404b40:	add	x0, x20, #0x1
  404b44:	bl	401440 <_Znam@plt>
  404b48:	cbz	x20, 404bc0 <sqrt@plt+0x3430>
  404b4c:	ldr	x8, [x19, #16]
  404b50:	cmp	x20, #0x7
  404b54:	b.hi	404b60 <sqrt@plt+0x33d0>  // b.pmore
  404b58:	mov	x9, xzr
  404b5c:	b	404ba4 <sqrt@plt+0x3414>
  404b60:	and	x9, x20, #0xfffffffffffffff8
  404b64:	add	x10, x8, #0x10
  404b68:	add	x11, x0, #0x4
  404b6c:	mov	x12, x9
  404b70:	ldp	q0, q1, [x10, #-16]
  404b74:	add	x10, x10, #0x20
  404b78:	subs	x12, x12, #0x8
  404b7c:	xtn	v0.4h, v0.4s
  404b80:	xtn	v1.4h, v1.4s
  404b84:	xtn	v0.8b, v0.8h
  404b88:	xtn	v1.8b, v1.8h
  404b8c:	mov	v0.s[1], v1.s[0]
  404b90:	stur	d0, [x11, #-4]
  404b94:	add	x11, x11, #0x8
  404b98:	b.ne	404b70 <sqrt@plt+0x33e0>  // b.any
  404b9c:	cmp	x20, x9
  404ba0:	b.eq	404bc0 <sqrt@plt+0x3430>  // b.none
  404ba4:	sub	x10, x20, x9
  404ba8:	add	x11, x0, x9
  404bac:	add	x8, x8, x9, lsl #2
  404bb0:	ldr	w9, [x8], #4
  404bb4:	subs	x10, x10, #0x1
  404bb8:	strb	w9, [x11], #1
  404bbc:	b.ne	404bb0 <sqrt@plt+0x3420>  // b.any
  404bc0:	strb	wzr, [x0, x20]
  404bc4:	ldp	x20, x19, [sp, #16]
  404bc8:	ldp	x29, x30, [sp], #32
  404bcc:	ret
  404bd0:	str	xzr, [x0, #8]
  404bd4:	ret
  404bd8:	mov	w8, #0x3e80000             	// #65536000
  404bdc:	mov	w9, #0x4dd3                	// #19923
  404be0:	sub	w8, w8, w0, lsl #16
  404be4:	movk	w9, #0x1062, lsl #16
  404be8:	umull	x8, w8, w9
  404bec:	lsr	x0, x8, #38
  404bf0:	ret
  404bf4:	stp	x29, x30, [sp, #-32]!
  404bf8:	stp	x20, x19, [sp, #16]
  404bfc:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404c00:	ldr	x0, [x20, #912]
  404c04:	mov	x29, sp
  404c08:	ldr	x19, [x0, #24]
  404c0c:	cbz	x19, 404c24 <sqrt@plt+0x3494>
  404c10:	mov	x0, x19
  404c14:	bl	408634 <sqrt@plt+0x6ea4>
  404c18:	mov	x0, x19
  404c1c:	bl	40f730 <_ZdlPv@@Base>
  404c20:	ldr	x0, [x20, #912]
  404c24:	ldr	x19, [x0, #32]
  404c28:	cbz	x19, 404c40 <sqrt@plt+0x34b0>
  404c2c:	mov	x0, x19
  404c30:	bl	408634 <sqrt@plt+0x6ea4>
  404c34:	mov	x0, x19
  404c38:	bl	40f730 <_ZdlPv@@Base>
  404c3c:	ldr	x0, [x20, #912]
  404c40:	cbz	x0, 404c48 <sqrt@plt+0x34b8>
  404c44:	bl	40f730 <_ZdlPv@@Base>
  404c48:	str	xzr, [x20, #912]
  404c4c:	ldp	x20, x19, [sp, #16]
  404c50:	ldp	x29, x30, [sp], #32
  404c54:	ret
  404c58:	sub	sp, sp, #0x20
  404c5c:	stp	x29, x30, [sp, #16]
  404c60:	add	x29, sp, #0x10
  404c64:	mov	w1, w0
  404c68:	mov	x0, sp
  404c6c:	bl	4098e0 <sqrt@plt+0x8150>
  404c70:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404c74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  404c78:	add	x2, x2, #0xed0
  404c7c:	add	x0, x0, #0x1c3
  404c80:	mov	x1, sp
  404c84:	mov	x3, x2
  404c88:	bl	409b50 <sqrt@plt+0x83c0>
  404c8c:	ldp	x29, x30, [sp, #16]
  404c90:	add	sp, sp, #0x20
  404c94:	ret
  404c98:	stp	x29, x30, [sp, #-16]!
  404c9c:	mov	x29, sp
  404ca0:	bl	404cd4 <sqrt@plt+0x3544>
  404ca4:	cmp	w0, #0x10, lsl #12
  404ca8:	b.ls	404ccc <sqrt@plt+0x353c>  // b.plast
  404cac:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404cb0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  404cb4:	add	x1, x1, #0xed0
  404cb8:	add	x0, x0, #0x1f1
  404cbc:	mov	x2, x1
  404cc0:	mov	x3, x1
  404cc4:	bl	409ae8 <sqrt@plt+0x8358>
  404cc8:	mov	w0, wzr
  404ccc:	ldp	x29, x30, [sp], #16
  404cd0:	ret
  404cd4:	stp	x29, x30, [sp, #-96]!
  404cd8:	str	x27, [sp, #16]
  404cdc:	stp	x26, x25, [sp, #32]
  404ce0:	stp	x24, x23, [sp, #48]
  404ce4:	stp	x22, x21, [sp, #64]
  404ce8:	stp	x20, x19, [sp, #80]
  404cec:	mov	x29, sp
  404cf0:	mov	w0, #0x200                 	// #512
  404cf4:	bl	401440 <_Znam@plt>
  404cf8:	mov	x19, x0
  404cfc:	movi	v0.2d, #0x0
  404d00:	stp	q0, q0, [x0]
  404d04:	stp	q0, q0, [x0, #32]
  404d08:	stp	q0, q0, [x0, #64]
  404d0c:	stp	q0, q0, [x0, #96]
  404d10:	stp	q0, q0, [x0, #128]
  404d14:	stp	q0, q0, [x0, #160]
  404d18:	stp	q0, q0, [x0, #192]
  404d1c:	stp	q0, q0, [x0, #224]
  404d20:	stp	q0, q0, [x0, #256]
  404d24:	stp	q0, q0, [x0, #288]
  404d28:	stp	q0, q0, [x0, #320]
  404d2c:	stp	q0, q0, [x0, #352]
  404d30:	stp	q0, q0, [x0, #384]
  404d34:	stp	q0, q0, [x0, #416]
  404d38:	stp	q0, q0, [x0, #448]
  404d3c:	stp	q0, q0, [x0, #480]
  404d40:	bl	405e10 <sqrt@plt+0x4680>
  404d44:	mov	x20, x0
  404d48:	cmp	w20, #0x2d
  404d4c:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404d50:	b.ne	404d70 <sqrt@plt+0x35e0>  // b.any
  404d54:	ldr	x0, [x24, #896]
  404d58:	mov	w8, #0x2d                  	// #45
  404d5c:	str	w8, [x19]
  404d60:	bl	401590 <getc@plt>
  404d64:	mov	w20, w0
  404d68:	mov	w25, #0x1                   	// #1
  404d6c:	b	404d74 <sqrt@plt+0x35e4>
  404d70:	mov	x25, xzr
  404d74:	sub	w8, w20, #0x30
  404d78:	cmp	w8, #0x9
  404d7c:	b.hi	404e84 <sqrt@plt+0x36f4>  // b.pmore
  404d80:	mov	x26, xzr
  404d84:	mov	w8, #0x80                  	// #128
  404d88:	mov	x23, x25
  404d8c:	b	404dbc <sqrt@plt+0x362c>
  404d90:	mov	x27, x8
  404d94:	ldr	x0, [x24, #896]
  404d98:	str	w20, [x19, x23, lsl #2]
  404d9c:	add	x23, x23, #0x1
  404da0:	bl	401590 <getc@plt>
  404da4:	sub	w8, w0, #0x30
  404da8:	mov	w20, w0
  404dac:	cmp	w8, #0xa
  404db0:	add	x26, x26, #0x1
  404db4:	mov	x8, x27
  404db8:	b.cs	404ea4 <sqrt@plt+0x3714>  // b.hs, b.nlast
  404dbc:	cmp	x23, x8
  404dc0:	b.cc	404d90 <sqrt@plt+0x3600>  // b.lo, b.ul, b.last
  404dc4:	lsl	x27, x8, #1
  404dc8:	lsl	x22, x8, #3
  404dcc:	cmp	xzr, x27, lsr #62
  404dd0:	csinv	x0, x22, xzr, eq  // eq = none
  404dd4:	bl	401440 <_Znam@plt>
  404dd8:	mov	x21, x0
  404ddc:	cbz	x27, 404df0 <sqrt@plt+0x3660>
  404de0:	mov	x0, x21
  404de4:	mov	w1, wzr
  404de8:	mov	x2, x22
  404dec:	bl	401520 <memset@plt>
  404df0:	cbz	x23, 404e3c <sqrt@plt+0x36ac>
  404df4:	add	x9, x25, x26
  404df8:	cmp	x9, #0x7
  404dfc:	b.ls	404e1c <sqrt@plt+0x368c>  // b.plast
  404e00:	add	x8, x19, x9, lsl #2
  404e04:	cmp	x21, x8
  404e08:	b.cs	404e44 <sqrt@plt+0x36b4>  // b.hs, b.nlast
  404e0c:	lsl	x8, x9, #2
  404e10:	add	x8, x21, x8
  404e14:	cmp	x8, x19
  404e18:	b.ls	404e44 <sqrt@plt+0x36b4>  // b.plast
  404e1c:	mov	x8, xzr
  404e20:	lsl	x9, x8, #2
  404e24:	ldr	w10, [x19, x9]
  404e28:	add	x8, x8, #0x1
  404e2c:	cmp	x23, x8
  404e30:	str	w10, [x21, x9]
  404e34:	b.ne	404e20 <sqrt@plt+0x3690>  // b.any
  404e38:	b	404e74 <sqrt@plt+0x36e4>
  404e3c:	cbnz	x19, 404e74 <sqrt@plt+0x36e4>
  404e40:	b	404e7c <sqrt@plt+0x36ec>
  404e44:	and	x10, x23, #0xfffffffffffffff8
  404e48:	and	x8, x9, #0xfffffffffffffff8
  404e4c:	add	x11, x19, #0x10
  404e50:	add	x12, x21, #0x10
  404e54:	ldp	q0, q1, [x11, #-16]
  404e58:	add	x11, x11, #0x20
  404e5c:	subs	x10, x10, #0x8
  404e60:	stp	q0, q1, [x12, #-16]
  404e64:	add	x12, x12, #0x20
  404e68:	b.ne	404e54 <sqrt@plt+0x36c4>  // b.any
  404e6c:	cmp	x9, x8
  404e70:	b.ne	404e20 <sqrt@plt+0x3690>  // b.any
  404e74:	mov	x0, x19
  404e78:	bl	401640 <_ZdaPv@plt>
  404e7c:	mov	x19, x21
  404e80:	b	404d94 <sqrt@plt+0x3604>
  404e84:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e88:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  404e8c:	add	x1, x1, #0xed0
  404e90:	add	x0, x0, #0x289
  404e94:	mov	x2, x1
  404e98:	mov	x3, x1
  404e9c:	bl	409b50 <sqrt@plt+0x83c0>
  404ea0:	mov	x23, x25
  404ea4:	cmn	w20, #0x1
  404ea8:	b.eq	404edc <sqrt@plt+0x374c>  // b.none
  404eac:	ldr	x1, [x24, #896]
  404eb0:	mov	w0, w20
  404eb4:	bl	401480 <ungetc@plt>
  404eb8:	cmn	w0, #0x1
  404ebc:	b.ne	404edc <sqrt@plt+0x374c>  // b.any
  404ec0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ec4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  404ec8:	add	x1, x1, #0xed0
  404ecc:	add	x0, x0, #0x5d7
  404ed0:	mov	x2, x1
  404ed4:	mov	x3, x1
  404ed8:	bl	409b50 <sqrt@plt+0x83c0>
  404edc:	add	x0, x23, #0x1
  404ee0:	bl	401440 <_Znam@plt>
  404ee4:	mov	x20, x0
  404ee8:	cbz	x23, 404f2c <sqrt@plt+0x379c>
  404eec:	cmp	x23, #0x8
  404ef0:	b.cc	404f0c <sqrt@plt+0x377c>  // b.lo, b.ul, b.last
  404ef4:	add	x8, x19, x23, lsl #2
  404ef8:	cmp	x20, x8
  404efc:	b.cs	404fc0 <sqrt@plt+0x3830>  // b.hs, b.nlast
  404f00:	add	x8, x20, x23
  404f04:	cmp	x8, x19
  404f08:	b.ls	404fc0 <sqrt@plt+0x3830>  // b.plast
  404f0c:	mov	x8, xzr
  404f10:	sub	x9, x23, x8
  404f14:	add	x10, x20, x8
  404f18:	add	x8, x19, x8, lsl #2
  404f1c:	ldr	w11, [x8], #4
  404f20:	subs	x9, x9, #0x1
  404f24:	strb	w11, [x10], #1
  404f28:	b.ne	404f1c <sqrt@plt+0x378c>  // b.any
  404f2c:	strb	wzr, [x20, x23]
  404f30:	bl	401650 <__errno_location@plt>
  404f34:	mov	x22, x0
  404f38:	str	wzr, [x0]
  404f3c:	mov	w2, #0xa                   	// #10
  404f40:	mov	x0, x20
  404f44:	mov	x1, xzr
  404f48:	bl	401500 <strtol@plt>
  404f4c:	mov	w8, #0x7fffffff            	// #2147483647
  404f50:	add	x8, x0, x8
  404f54:	mov	w9, #0xfffffffe            	// #-2
  404f58:	cmp	x8, x9
  404f5c:	b.hi	404f6c <sqrt@plt+0x37dc>  // b.pmore
  404f60:	ldr	w8, [x22]
  404f64:	mov	x21, x0
  404f68:	cbz	w8, 404f8c <sqrt@plt+0x37fc>
  404f6c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404f70:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  404f74:	add	x1, x1, #0xed0
  404f78:	add	x0, x0, #0x2a3
  404f7c:	mov	x2, x1
  404f80:	mov	x3, x1
  404f84:	bl	409ae8 <sqrt@plt+0x8358>
  404f88:	mov	x21, xzr
  404f8c:	mov	x0, x20
  404f90:	bl	401640 <_ZdaPv@plt>
  404f94:	cbz	x19, 404fa0 <sqrt@plt+0x3810>
  404f98:	mov	x0, x19
  404f9c:	bl	401640 <_ZdaPv@plt>
  404fa0:	mov	w0, w21
  404fa4:	ldp	x20, x19, [sp, #80]
  404fa8:	ldp	x22, x21, [sp, #64]
  404fac:	ldp	x24, x23, [sp, #48]
  404fb0:	ldp	x26, x25, [sp, #32]
  404fb4:	ldr	x27, [sp, #16]
  404fb8:	ldp	x29, x30, [sp], #96
  404fbc:	ret
  404fc0:	and	x8, x23, #0xfffffffffffffff8
  404fc4:	add	x9, x19, #0x10
  404fc8:	add	x10, x20, #0x4
  404fcc:	mov	x11, x8
  404fd0:	ldp	q0, q1, [x9, #-16]
  404fd4:	add	x9, x9, #0x20
  404fd8:	subs	x11, x11, #0x8
  404fdc:	xtn	v0.4h, v0.4s
  404fe0:	xtn	v1.4h, v1.4s
  404fe4:	xtn	v0.8b, v0.8h
  404fe8:	xtn	v1.8b, v1.8h
  404fec:	mov	v0.s[1], v1.s[0]
  404ff0:	stur	d0, [x10, #-4]
  404ff4:	add	x10, x10, #0x8
  404ff8:	b.ne	404fd0 <sqrt@plt+0x3840>  // b.any
  404ffc:	cmp	x23, x8
  405000:	b.eq	404f2c <sqrt@plt+0x379c>  // b.none
  405004:	b	404f10 <sqrt@plt+0x3780>
  405008:	b	405014 <sqrt@plt+0x3884>
  40500c:	b	405014 <sqrt@plt+0x3884>
  405010:	b	405014 <sqrt@plt+0x3884>
  405014:	mov	x20, x0
  405018:	cbz	x19, 405024 <sqrt@plt+0x3894>
  40501c:	mov	x0, x19
  405020:	bl	401640 <_ZdaPv@plt>
  405024:	mov	x0, x20
  405028:	bl	401720 <_Unwind_Resume@plt>
  40502c:	stp	x29, x30, [sp, #-64]!
  405030:	stp	x24, x23, [sp, #16]
  405034:	stp	x22, x21, [sp, #32]
  405038:	stp	x20, x19, [sp, #48]
  40503c:	mov	x29, sp
  405040:	mov	x20, x0
  405044:	cbz	x0, 405058 <sqrt@plt+0x38c8>
  405048:	mov	w0, #0x18                  	// #24
  40504c:	bl	40f68c <_Znwm@@Base>
  405050:	mov	x19, x0
  405054:	b	40509c <sqrt@plt+0x390c>
  405058:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40505c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405060:	add	x21, x21, #0xed0
  405064:	add	x0, x0, #0x217
  405068:	mov	x1, x21
  40506c:	mov	x2, x21
  405070:	mov	x3, x21
  405074:	bl	409b50 <sqrt@plt+0x83c0>
  405078:	mov	w0, #0x18                  	// #24
  40507c:	bl	40f68c <_Znwm@@Base>
  405080:	mov	x19, x0
  405084:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405088:	add	x0, x0, #0x194
  40508c:	mov	x1, x21
  405090:	mov	x2, x21
  405094:	mov	x3, x21
  405098:	bl	409b50 <sqrt@plt+0x83c0>
  40509c:	lsl	x8, x20, #2
  4050a0:	cmp	xzr, x20, lsr #62
  4050a4:	csinv	x0, x8, xzr, eq  // eq = none
  4050a8:	str	x20, [x19]
  4050ac:	bl	401440 <_Znam@plt>
  4050b0:	stp	xzr, x0, [x19, #8]
  4050b4:	cbz	x20, 4051ac <sqrt@plt+0x3a1c>
  4050b8:	mov	x23, xzr
  4050bc:	b	4050ec <sqrt@plt+0x395c>
  4050c0:	cbz	x22, 4051a4 <sqrt@plt+0x3a14>
  4050c4:	mov	x0, x22
  4050c8:	bl	401640 <_ZdaPv@plt>
  4050cc:	ldr	x24, [x19, #8]
  4050d0:	ldr	x8, [x19, #16]
  4050d4:	add	x23, x23, #0x1
  4050d8:	add	x9, x24, #0x1
  4050dc:	cmp	x23, x20
  4050e0:	str	w21, [x8, x24, lsl #2]
  4050e4:	str	x9, [x19, #8]
  4050e8:	b.eq	4051ac <sqrt@plt+0x3a1c>  // b.none
  4050ec:	bl	404cd4 <sqrt@plt+0x3544>
  4050f0:	ldp	x8, x24, [x19]
  4050f4:	mov	w21, w0
  4050f8:	cmp	x24, x8
  4050fc:	b.cc	4050d0 <sqrt@plt+0x3940>  // b.lo, b.ul, b.last
  405100:	ldr	x22, [x19, #16]
  405104:	lsl	x9, x8, #1
  405108:	lsl	x8, x8, #3
  40510c:	cmp	xzr, x9, lsr #62
  405110:	csinv	x0, x8, xzr, eq  // eq = none
  405114:	str	x9, [x19]
  405118:	bl	401440 <_Znam@plt>
  40511c:	str	x0, [x19, #16]
  405120:	cbz	x24, 4050c0 <sqrt@plt+0x3930>
  405124:	cmp	x24, #0x7
  405128:	b.ls	405148 <sqrt@plt+0x39b8>  // b.plast
  40512c:	lsl	x8, x24, #2
  405130:	add	x9, x22, x8
  405134:	cmp	x0, x9
  405138:	b.cs	405170 <sqrt@plt+0x39e0>  // b.hs, b.nlast
  40513c:	add	x8, x0, x8
  405140:	cmp	x8, x22
  405144:	b.ls	405170 <sqrt@plt+0x39e0>  // b.plast
  405148:	mov	x8, xzr
  40514c:	lsl	x10, x8, #2
  405150:	sub	x9, x24, x8
  405154:	add	x8, x0, x10
  405158:	add	x10, x22, x10
  40515c:	ldr	w11, [x10], #4
  405160:	subs	x9, x9, #0x1
  405164:	str	w11, [x8], #4
  405168:	b.ne	40515c <sqrt@plt+0x39cc>  // b.any
  40516c:	b	4050c4 <sqrt@plt+0x3934>
  405170:	and	x8, x24, #0xfffffffffffffff8
  405174:	add	x9, x22, #0x10
  405178:	add	x10, x0, #0x10
  40517c:	mov	x11, x8
  405180:	ldp	q0, q1, [x9, #-16]
  405184:	add	x9, x9, #0x20
  405188:	subs	x11, x11, #0x8
  40518c:	stp	q0, q1, [x10, #-16]
  405190:	add	x10, x10, #0x20
  405194:	b.ne	405180 <sqrt@plt+0x39f0>  // b.any
  405198:	cmp	x24, x8
  40519c:	b.eq	4050c4 <sqrt@plt+0x3934>  // b.none
  4051a0:	b	40514c <sqrt@plt+0x39bc>
  4051a4:	mov	x24, xzr
  4051a8:	b	4050d0 <sqrt@plt+0x3940>
  4051ac:	bl	4064a0 <sqrt@plt+0x4d10>
  4051b0:	tbnz	w0, #0, 4051ec <sqrt@plt+0x3a5c>
  4051b4:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4051b8:	ldr	w8, [x20, #872]
  4051bc:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4051c0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4051c4:	add	x1, x1, #0xed0
  4051c8:	sub	w8, w8, #0x1
  4051cc:	add	x0, x0, #0x323
  4051d0:	mov	x2, x1
  4051d4:	mov	x3, x1
  4051d8:	str	w8, [x20, #872]
  4051dc:	bl	409b1c <sqrt@plt+0x838c>
  4051e0:	ldr	w8, [x20, #872]
  4051e4:	add	w8, w8, #0x1
  4051e8:	str	w8, [x20, #872]
  4051ec:	mov	x0, x19
  4051f0:	ldp	x20, x19, [sp, #48]
  4051f4:	ldp	x22, x21, [sp, #32]
  4051f8:	ldp	x24, x23, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #64
  405200:	ret
  405204:	mov	x20, x0
  405208:	mov	x0, x19
  40520c:	bl	40f730 <_ZdlPv@@Base>
  405210:	mov	x0, x20
  405214:	bl	401720 <_Unwind_Resume@plt>
  405218:	stp	x29, x30, [sp, #-32]!
  40521c:	str	x19, [sp, #16]
  405220:	mov	x29, sp
  405224:	bl	4064a0 <sqrt@plt+0x4d10>
  405228:	tbnz	w0, #0, 405264 <sqrt@plt+0x3ad4>
  40522c:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405230:	ldr	w8, [x19, #872]
  405234:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405238:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40523c:	add	x1, x1, #0xed0
  405240:	sub	w8, w8, #0x1
  405244:	add	x0, x0, #0x323
  405248:	mov	x2, x1
  40524c:	mov	x3, x1
  405250:	str	w8, [x19, #872]
  405254:	bl	409b1c <sqrt@plt+0x838c>
  405258:	ldr	w8, [x19, #872]
  40525c:	add	w8, w8, #0x1
  405260:	str	w8, [x19, #872]
  405264:	ldr	x19, [sp, #16]
  405268:	ldp	x29, x30, [sp], #32
  40526c:	ret
  405270:	stp	x29, x30, [sp, #-64]!
  405274:	stp	x24, x23, [sp, #16]
  405278:	stp	x22, x21, [sp, #32]
  40527c:	stp	x20, x19, [sp, #48]
  405280:	mov	x29, sp
  405284:	mov	x20, x0
  405288:	cbz	x0, 40529c <sqrt@plt+0x3b0c>
  40528c:	mov	w0, #0x18                  	// #24
  405290:	bl	40f68c <_Znwm@@Base>
  405294:	mov	x19, x0
  405298:	b	4052e0 <sqrt@plt+0x3b50>
  40529c:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4052a0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4052a4:	add	x21, x21, #0xed0
  4052a8:	add	x0, x0, #0x217
  4052ac:	mov	x1, x21
  4052b0:	mov	x2, x21
  4052b4:	mov	x3, x21
  4052b8:	bl	409b50 <sqrt@plt+0x83c0>
  4052bc:	mov	w0, #0x18                  	// #24
  4052c0:	bl	40f68c <_Znwm@@Base>
  4052c4:	mov	x19, x0
  4052c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4052cc:	add	x0, x0, #0x194
  4052d0:	mov	x1, x21
  4052d4:	mov	x2, x21
  4052d8:	mov	x3, x21
  4052dc:	bl	409b50 <sqrt@plt+0x83c0>
  4052e0:	lsl	x8, x20, #2
  4052e4:	cmp	xzr, x20, lsr #62
  4052e8:	csinv	x0, x8, xzr, eq  // eq = none
  4052ec:	str	x20, [x19]
  4052f0:	bl	401440 <_Znam@plt>
  4052f4:	stp	xzr, x0, [x19, #8]
  4052f8:	cbz	x20, 405438 <sqrt@plt+0x3ca8>
  4052fc:	mov	x23, xzr
  405300:	b	405330 <sqrt@plt+0x3ba0>
  405304:	cbz	x22, 4053e8 <sqrt@plt+0x3c58>
  405308:	mov	x0, x22
  40530c:	bl	401640 <_ZdaPv@plt>
  405310:	ldr	x24, [x19, #8]
  405314:	ldr	x8, [x19, #16]
  405318:	add	x23, x23, #0x1
  40531c:	add	x9, x24, #0x1
  405320:	cmp	x23, x20
  405324:	str	w21, [x8, x24, lsl #2]
  405328:	str	x9, [x19, #8]
  40532c:	b.eq	4053f0 <sqrt@plt+0x3c60>  // b.none
  405330:	bl	404cd4 <sqrt@plt+0x3544>
  405334:	ldp	x8, x24, [x19]
  405338:	mov	w21, w0
  40533c:	cmp	x24, x8
  405340:	b.cc	405314 <sqrt@plt+0x3b84>  // b.lo, b.ul, b.last
  405344:	ldr	x22, [x19, #16]
  405348:	lsl	x9, x8, #1
  40534c:	lsl	x8, x8, #3
  405350:	cmp	xzr, x9, lsr #62
  405354:	csinv	x0, x8, xzr, eq  // eq = none
  405358:	str	x9, [x19]
  40535c:	bl	401440 <_Znam@plt>
  405360:	str	x0, [x19, #16]
  405364:	cbz	x24, 405304 <sqrt@plt+0x3b74>
  405368:	cmp	x24, #0x7
  40536c:	b.ls	40538c <sqrt@plt+0x3bfc>  // b.plast
  405370:	lsl	x8, x24, #2
  405374:	add	x9, x22, x8
  405378:	cmp	x0, x9
  40537c:	b.cs	4053b4 <sqrt@plt+0x3c24>  // b.hs, b.nlast
  405380:	add	x8, x0, x8
  405384:	cmp	x8, x22
  405388:	b.ls	4053b4 <sqrt@plt+0x3c24>  // b.plast
  40538c:	mov	x8, xzr
  405390:	lsl	x10, x8, #2
  405394:	sub	x9, x24, x8
  405398:	add	x8, x0, x10
  40539c:	add	x10, x22, x10
  4053a0:	ldr	w11, [x10], #4
  4053a4:	subs	x9, x9, #0x1
  4053a8:	str	w11, [x8], #4
  4053ac:	b.ne	4053a0 <sqrt@plt+0x3c10>  // b.any
  4053b0:	b	405308 <sqrt@plt+0x3b78>
  4053b4:	and	x8, x24, #0xfffffffffffffff8
  4053b8:	add	x9, x22, #0x10
  4053bc:	add	x10, x0, #0x10
  4053c0:	mov	x11, x8
  4053c4:	ldp	q0, q1, [x9, #-16]
  4053c8:	add	x9, x9, #0x20
  4053cc:	subs	x11, x11, #0x8
  4053d0:	stp	q0, q1, [x10, #-16]
  4053d4:	add	x10, x10, #0x20
  4053d8:	b.ne	4053c4 <sqrt@plt+0x3c34>  // b.any
  4053dc:	cmp	x24, x8
  4053e0:	b.eq	405308 <sqrt@plt+0x3b78>  // b.none
  4053e4:	b	405390 <sqrt@plt+0x3c00>
  4053e8:	mov	x24, xzr
  4053ec:	b	405314 <sqrt@plt+0x3b84>
  4053f0:	tbz	w20, #0, 405438 <sqrt@plt+0x3ca8>
  4053f4:	bl	4054a4 <sqrt@plt+0x3d14>
  4053f8:	ldr	x8, [x0, #8]
  4053fc:	mov	x20, x0
  405400:	cmp	x8, #0x2
  405404:	b.cc	405424 <sqrt@plt+0x3c94>  // b.lo, b.ul, b.last
  405408:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40540c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405410:	add	x1, x1, #0xed0
  405414:	add	x0, x0, #0x241
  405418:	mov	x2, x1
  40541c:	mov	x3, x1
  405420:	bl	409ae8 <sqrt@plt+0x8358>
  405424:	ldr	x0, [x20, #16]
  405428:	cbz	x0, 405430 <sqrt@plt+0x3ca0>
  40542c:	bl	401640 <_ZdaPv@plt>
  405430:	mov	x0, x20
  405434:	bl	40f730 <_ZdlPv@@Base>
  405438:	bl	4064a0 <sqrt@plt+0x4d10>
  40543c:	tbnz	w0, #0, 405478 <sqrt@plt+0x3ce8>
  405440:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405444:	ldr	w8, [x20, #872]
  405448:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40544c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405450:	add	x1, x1, #0xed0
  405454:	sub	w8, w8, #0x1
  405458:	add	x0, x0, #0x323
  40545c:	mov	x2, x1
  405460:	mov	x3, x1
  405464:	str	w8, [x20, #872]
  405468:	bl	409b1c <sqrt@plt+0x838c>
  40546c:	ldr	w8, [x20, #872]
  405470:	add	w8, w8, #0x1
  405474:	str	w8, [x20, #872]
  405478:	mov	x0, x19
  40547c:	ldp	x20, x19, [sp, #48]
  405480:	ldp	x22, x21, [sp, #32]
  405484:	ldp	x24, x23, [sp, #16]
  405488:	ldp	x29, x30, [sp], #64
  40548c:	ret
  405490:	mov	x20, x0
  405494:	mov	x0, x19
  405498:	bl	40f730 <_ZdlPv@@Base>
  40549c:	mov	x0, x20
  4054a0:	bl	401720 <_Unwind_Resume@plt>
  4054a4:	stp	x29, x30, [sp, #-96]!
  4054a8:	stp	x28, x27, [sp, #16]
  4054ac:	stp	x26, x25, [sp, #32]
  4054b0:	stp	x24, x23, [sp, #48]
  4054b4:	stp	x22, x21, [sp, #64]
  4054b8:	stp	x20, x19, [sp, #80]
  4054bc:	mov	x29, sp
  4054c0:	mov	w0, #0x200                 	// #512
  4054c4:	bl	401440 <_Znam@plt>
  4054c8:	movi	v0.2d, #0x0
  4054cc:	adrp	x27, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4054d0:	mov	x19, x0
  4054d4:	stp	q0, q0, [x0]
  4054d8:	stp	q0, q0, [x0, #32]
  4054dc:	stp	q0, q0, [x0, #64]
  4054e0:	stp	q0, q0, [x0, #96]
  4054e4:	stp	q0, q0, [x0, #128]
  4054e8:	stp	q0, q0, [x0, #160]
  4054ec:	stp	q0, q0, [x0, #192]
  4054f0:	stp	q0, q0, [x0, #224]
  4054f4:	stp	q0, q0, [x0, #256]
  4054f8:	stp	q0, q0, [x0, #288]
  4054fc:	stp	q0, q0, [x0, #320]
  405500:	stp	q0, q0, [x0, #352]
  405504:	stp	q0, q0, [x0, #384]
  405508:	stp	q0, q0, [x0, #416]
  40550c:	ldr	x0, [x27, #896]
  405510:	stp	q0, q0, [x19, #448]
  405514:	stp	q0, q0, [x19, #480]
  405518:	bl	401590 <getc@plt>
  40551c:	mov	w21, w0
  405520:	mov	w0, #0x18                  	// #24
  405524:	bl	40f68c <_Znwm@@Base>
  405528:	mov	x20, x0
  40552c:	mov	w8, #0x4                   	// #4
  405530:	str	x8, [x0]
  405534:	mov	w0, #0x10                  	// #16
  405538:	bl	401440 <_Znam@plt>
  40553c:	mov	w28, #0x80                  	// #128
  405540:	stp	xzr, x0, [x20, #8]
  405544:	b	405554 <sqrt@plt+0x3dc4>
  405548:	ldr	x0, [x27, #896]
  40554c:	bl	401590 <getc@plt>
  405550:	mov	w21, w0
  405554:	cmp	w21, #0x9
  405558:	b.eq	405548 <sqrt@plt+0x3db8>  // b.none
  40555c:	cmp	w21, #0x20
  405560:	b.eq	405548 <sqrt@plt+0x3db8>  // b.none
  405564:	cmp	w21, #0x2d
  405568:	b.ne	4055b4 <sqrt@plt+0x3e24>  // b.any
  40556c:	ldr	x0, [x27, #896]
  405570:	bl	401590 <getc@plt>
  405574:	sub	w8, w0, #0x30
  405578:	mov	w21, w0
  40557c:	cmp	w8, #0x9
  405580:	b.hi	405940 <sqrt@plt+0x41b0>  // b.pmore
  405584:	cbnz	x28, 4055a4 <sqrt@plt+0x3e14>
  405588:	mov	x0, xzr
  40558c:	bl	401440 <_Znam@plt>
  405590:	mov	x24, x0
  405594:	cbz	x19, 4055a0 <sqrt@plt+0x3e10>
  405598:	mov	x0, x19
  40559c:	bl	401640 <_ZdaPv@plt>
  4055a0:	mov	x19, x24
  4055a4:	mov	w8, #0x2d                  	// #45
  4055a8:	mov	w23, #0x1                   	// #1
  4055ac:	str	w8, [x19]
  4055b0:	b	4055b8 <sqrt@plt+0x3e28>
  4055b4:	mov	x23, xzr
  4055b8:	sub	w8, w21, #0x30
  4055bc:	cmp	w8, #0x9
  4055c0:	b.hi	4056c8 <sqrt@plt+0x3f38>  // b.pmore
  4055c4:	mov	x22, xzr
  4055c8:	mov	x8, x28
  4055cc:	mov	x26, x23
  4055d0:	b	405600 <sqrt@plt+0x3e70>
  4055d4:	mov	x28, x8
  4055d8:	ldr	x0, [x27, #896]
  4055dc:	str	w21, [x19, x26, lsl #2]
  4055e0:	add	x26, x26, #0x1
  4055e4:	bl	401590 <getc@plt>
  4055e8:	sub	w8, w0, #0x30
  4055ec:	mov	w21, w0
  4055f0:	cmp	w8, #0xa
  4055f4:	add	x22, x22, #0x1
  4055f8:	mov	x8, x28
  4055fc:	b.cs	4056cc <sqrt@plt+0x3f3c>  // b.hs, b.nlast
  405600:	cmp	x26, x8
  405604:	b.cc	4055d4 <sqrt@plt+0x3e44>  // b.lo, b.ul, b.last
  405608:	lsl	x28, x8, #1
  40560c:	lsl	x25, x8, #3
  405610:	cmp	xzr, x28, lsr #62
  405614:	csinv	x0, x25, xzr, eq  // eq = none
  405618:	bl	401440 <_Znam@plt>
  40561c:	mov	x24, x0
  405620:	cbz	x28, 405634 <sqrt@plt+0x3ea4>
  405624:	mov	x0, x24
  405628:	mov	w1, wzr
  40562c:	mov	x2, x25
  405630:	bl	401520 <memset@plt>
  405634:	cbz	x26, 405680 <sqrt@plt+0x3ef0>
  405638:	add	x9, x23, x22
  40563c:	cmp	x9, #0x7
  405640:	b.ls	405660 <sqrt@plt+0x3ed0>  // b.plast
  405644:	add	x8, x19, x9, lsl #2
  405648:	cmp	x24, x8
  40564c:	b.cs	405688 <sqrt@plt+0x3ef8>  // b.hs, b.nlast
  405650:	lsl	x8, x9, #2
  405654:	add	x8, x24, x8
  405658:	cmp	x8, x19
  40565c:	b.ls	405688 <sqrt@plt+0x3ef8>  // b.plast
  405660:	mov	x8, xzr
  405664:	lsl	x9, x8, #2
  405668:	ldr	w10, [x19, x9]
  40566c:	add	x8, x8, #0x1
  405670:	cmp	x26, x8
  405674:	str	w10, [x24, x9]
  405678:	b.ne	405664 <sqrt@plt+0x3ed4>  // b.any
  40567c:	b	4056b8 <sqrt@plt+0x3f28>
  405680:	cbnz	x19, 4056b8 <sqrt@plt+0x3f28>
  405684:	b	4056c0 <sqrt@plt+0x3f30>
  405688:	and	x10, x26, #0xfffffffffffffff8
  40568c:	and	x8, x9, #0xfffffffffffffff8
  405690:	add	x11, x19, #0x10
  405694:	add	x12, x24, #0x10
  405698:	ldp	q0, q1, [x11, #-16]
  40569c:	add	x11, x11, #0x20
  4056a0:	subs	x10, x10, #0x8
  4056a4:	stp	q0, q1, [x12, #-16]
  4056a8:	add	x12, x12, #0x20
  4056ac:	b.ne	405698 <sqrt@plt+0x3f08>  // b.any
  4056b0:	cmp	x9, x8
  4056b4:	b.ne	405664 <sqrt@plt+0x3ed4>  // b.any
  4056b8:	mov	x0, x19
  4056bc:	bl	401640 <_ZdaPv@plt>
  4056c0:	mov	x19, x24
  4056c4:	b	4055d8 <sqrt@plt+0x3e48>
  4056c8:	mov	x26, x23
  4056cc:	cbz	x26, 4058a0 <sqrt@plt+0x4110>
  4056d0:	add	x0, x26, #0x1
  4056d4:	bl	401440 <_Znam@plt>
  4056d8:	mov	x24, x0
  4056dc:	cmp	x26, #0x8
  4056e0:	b.cc	4056fc <sqrt@plt+0x3f6c>  // b.lo, b.ul, b.last
  4056e4:	add	x8, x19, x26, lsl #2
  4056e8:	cmp	x24, x8
  4056ec:	b.cs	4057f8 <sqrt@plt+0x4068>  // b.hs, b.nlast
  4056f0:	add	x8, x24, x26
  4056f4:	cmp	x8, x19
  4056f8:	b.ls	4057f8 <sqrt@plt+0x4068>  // b.plast
  4056fc:	mov	x8, xzr
  405700:	sub	x9, x26, x8
  405704:	add	x10, x24, x8
  405708:	add	x8, x19, x8, lsl #2
  40570c:	ldr	w11, [x8], #4
  405710:	subs	x9, x9, #0x1
  405714:	strb	w11, [x10], #1
  405718:	b.ne	40570c <sqrt@plt+0x3f7c>  // b.any
  40571c:	strb	wzr, [x24, x26]
  405720:	bl	401650 <__errno_location@plt>
  405724:	mov	x26, x0
  405728:	str	wzr, [x0]
  40572c:	mov	w2, #0xa                   	// #10
  405730:	mov	x0, x24
  405734:	mov	x1, xzr
  405738:	bl	401500 <strtol@plt>
  40573c:	mov	w8, #0x7fffffff            	// #2147483647
  405740:	add	x8, x0, x8
  405744:	mov	w9, #0xfffffffe            	// #-2
  405748:	cmp	x8, x9
  40574c:	b.hi	40575c <sqrt@plt+0x3fcc>  // b.pmore
  405750:	ldr	w8, [x26]
  405754:	mov	x25, x0
  405758:	cbz	w8, 40577c <sqrt@plt+0x3fec>
  40575c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405760:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405764:	add	x1, x1, #0xed0
  405768:	add	x0, x0, #0x2be
  40576c:	mov	x2, x1
  405770:	mov	x3, x1
  405774:	bl	409ae8 <sqrt@plt+0x8358>
  405778:	mov	x25, xzr
  40577c:	ldp	x8, x22, [x20]
  405780:	cmp	x22, x8
  405784:	b.cc	405888 <sqrt@plt+0x40f8>  // b.lo, b.ul, b.last
  405788:	ldr	x26, [x20, #16]
  40578c:	lsl	x9, x8, #1
  405790:	lsl	x8, x8, #3
  405794:	cmp	xzr, x9, lsr #62
  405798:	csinv	x0, x8, xzr, eq  // eq = none
  40579c:	str	x9, [x20]
  4057a0:	bl	401440 <_Znam@plt>
  4057a4:	str	x0, [x20, #16]
  4057a8:	cbz	x22, 405840 <sqrt@plt+0x40b0>
  4057ac:	cmp	x22, #0x7
  4057b0:	b.ls	4057d0 <sqrt@plt+0x4040>  // b.plast
  4057b4:	lsl	x8, x22, #2
  4057b8:	add	x9, x26, x8
  4057bc:	cmp	x0, x9
  4057c0:	b.cs	40584c <sqrt@plt+0x40bc>  // b.hs, b.nlast
  4057c4:	add	x8, x0, x8
  4057c8:	cmp	x8, x26
  4057cc:	b.ls	40584c <sqrt@plt+0x40bc>  // b.plast
  4057d0:	mov	x8, xzr
  4057d4:	lsl	x10, x8, #2
  4057d8:	sub	x9, x22, x8
  4057dc:	add	x8, x0, x10
  4057e0:	add	x10, x26, x10
  4057e4:	ldr	w11, [x10], #4
  4057e8:	subs	x9, x9, #0x1
  4057ec:	str	w11, [x8], #4
  4057f0:	b.ne	4057e4 <sqrt@plt+0x4054>  // b.any
  4057f4:	b	40587c <sqrt@plt+0x40ec>
  4057f8:	and	x8, x26, #0xfffffffffffffff8
  4057fc:	add	x9, x19, #0x10
  405800:	add	x10, x24, #0x4
  405804:	mov	x11, x8
  405808:	ldp	q0, q1, [x9, #-16]
  40580c:	add	x9, x9, #0x20
  405810:	subs	x11, x11, #0x8
  405814:	xtn	v0.4h, v0.4s
  405818:	xtn	v1.4h, v1.4s
  40581c:	xtn	v0.8b, v0.8h
  405820:	xtn	v1.8b, v1.8h
  405824:	mov	v0.s[1], v1.s[0]
  405828:	stur	d0, [x10, #-4]
  40582c:	add	x10, x10, #0x8
  405830:	b.ne	405808 <sqrt@plt+0x4078>  // b.any
  405834:	cmp	x26, x8
  405838:	b.eq	40571c <sqrt@plt+0x3f8c>  // b.none
  40583c:	b	405700 <sqrt@plt+0x3f70>
  405840:	cbnz	x26, 40587c <sqrt@plt+0x40ec>
  405844:	mov	x22, xzr
  405848:	b	405888 <sqrt@plt+0x40f8>
  40584c:	and	x8, x22, #0xfffffffffffffff8
  405850:	add	x9, x26, #0x10
  405854:	add	x10, x0, #0x10
  405858:	mov	x11, x8
  40585c:	ldp	q0, q1, [x9, #-16]
  405860:	add	x9, x9, #0x20
  405864:	subs	x11, x11, #0x8
  405868:	stp	q0, q1, [x10, #-16]
  40586c:	add	x10, x10, #0x20
  405870:	b.ne	40585c <sqrt@plt+0x40cc>  // b.any
  405874:	cmp	x22, x8
  405878:	b.ne	4057d4 <sqrt@plt+0x4044>  // b.any
  40587c:	mov	x0, x26
  405880:	bl	401640 <_ZdaPv@plt>
  405884:	ldr	x22, [x20, #8]
  405888:	ldr	x8, [x20, #16]
  40588c:	add	x9, x22, #0x1
  405890:	mov	x0, x24
  405894:	str	w25, [x8, x22, lsl #2]
  405898:	str	x9, [x20, #8]
  40589c:	bl	401640 <_ZdaPv@plt>
  4058a0:	add	w8, w21, #0x1
  4058a4:	cmp	w8, #0x24
  4058a8:	b.hi	405978 <sqrt@plt+0x41e8>  // b.pmore
  4058ac:	adrp	x11, 410000 <_ZdlPvm@@Base+0x8c4>
  4058b0:	add	x11, x11, #0xf50
  4058b4:	adr	x9, 405554 <sqrt@plt+0x3dc4>
  4058b8:	ldrh	w10, [x11, x8, lsl #1]
  4058bc:	add	x9, x9, x10, lsl #2
  4058c0:	br	x9
  4058c4:	ldr	x1, [x27, #896]
  4058c8:	mov	w0, #0xa                   	// #10
  4058cc:	bl	401480 <ungetc@plt>
  4058d0:	cmn	w0, #0x1
  4058d4:	b.ne	405994 <sqrt@plt+0x4204>  // b.any
  4058d8:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4058dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4058e0:	add	x1, x1, #0xed0
  4058e4:	add	x0, x0, #0x5d7
  4058e8:	mov	x2, x1
  4058ec:	mov	x3, x1
  4058f0:	bl	409b50 <sqrt@plt+0x83c0>
  4058f4:	b	405994 <sqrt@plt+0x4204>
  4058f8:	ldr	x0, [x27, #896]
  4058fc:	bl	401590 <getc@plt>
  405900:	cmn	w0, #0x1
  405904:	b.eq	405994 <sqrt@plt+0x4204>  // b.none
  405908:	cmp	w0, #0xa
  40590c:	b.ne	4058f8 <sqrt@plt+0x4168>  // b.any
  405910:	ldr	x1, [x27, #896]
  405914:	bl	401480 <ungetc@plt>
  405918:	cmn	w0, #0x1
  40591c:	b.ne	405994 <sqrt@plt+0x4204>  // b.any
  405920:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405924:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405928:	add	x1, x1, #0xed0
  40592c:	add	x0, x0, #0x5d7
  405930:	mov	x2, x1
  405934:	mov	x3, x1
  405938:	bl	409b50 <sqrt@plt+0x83c0>
  40593c:	b	405994 <sqrt@plt+0x4204>
  405940:	cmn	w21, #0x1
  405944:	b.eq	405978 <sqrt@plt+0x41e8>  // b.none
  405948:	ldr	x1, [x27, #896]
  40594c:	mov	w0, w21
  405950:	bl	401480 <ungetc@plt>
  405954:	cmn	w0, #0x1
  405958:	b.ne	405978 <sqrt@plt+0x41e8>  // b.any
  40595c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405960:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405964:	add	x1, x1, #0xed0
  405968:	add	x0, x0, #0x5d7
  40596c:	mov	x2, x1
  405970:	mov	x3, x1
  405974:	bl	409b50 <sqrt@plt+0x83c0>
  405978:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40597c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405980:	add	x1, x1, #0xed0
  405984:	add	x0, x0, #0x289
  405988:	mov	x2, x1
  40598c:	mov	x3, x1
  405990:	bl	409ae8 <sqrt@plt+0x8358>
  405994:	cbz	x19, 4059a0 <sqrt@plt+0x4210>
  405998:	mov	x0, x19
  40599c:	bl	401640 <_ZdaPv@plt>
  4059a0:	mov	x0, x20
  4059a4:	ldp	x20, x19, [sp, #80]
  4059a8:	ldp	x22, x21, [sp, #64]
  4059ac:	ldp	x24, x23, [sp, #48]
  4059b0:	ldp	x26, x25, [sp, #32]
  4059b4:	ldp	x28, x27, [sp, #16]
  4059b8:	ldp	x29, x30, [sp], #96
  4059bc:	ret
  4059c0:	b	4059ec <sqrt@plt+0x425c>
  4059c4:	b	4059ec <sqrt@plt+0x425c>
  4059c8:	mov	x21, x0
  4059cc:	mov	x0, x20
  4059d0:	bl	40f730 <_ZdlPv@@Base>
  4059d4:	b	4059f4 <sqrt@plt+0x4264>
  4059d8:	b	4059ec <sqrt@plt+0x425c>
  4059dc:	b	4059ec <sqrt@plt+0x425c>
  4059e0:	mov	x21, x0
  4059e4:	b	4059f4 <sqrt@plt+0x4264>
  4059e8:	b	4059ec <sqrt@plt+0x425c>
  4059ec:	mov	x21, x0
  4059f0:	cbz	x19, 4059fc <sqrt@plt+0x426c>
  4059f4:	mov	x0, x19
  4059f8:	bl	401640 <_ZdaPv@plt>
  4059fc:	mov	x0, x21
  405a00:	bl	401720 <_Unwind_Resume@plt>
  405a04:	stp	x29, x30, [sp, #-32]!
  405a08:	stp	x20, x19, [sp, #16]
  405a0c:	mov	x29, sp
  405a10:	bl	4054a4 <sqrt@plt+0x3d14>
  405a14:	ldr	x8, [x0, #8]
  405a18:	mov	x19, x0
  405a1c:	cbz	x8, 405a30 <sqrt@plt+0x42a0>
  405a20:	tbz	w8, #0, 405a4c <sqrt@plt+0x42bc>
  405a24:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405a28:	add	x0, x0, #0x267
  405a2c:	b	405a38 <sqrt@plt+0x42a8>
  405a30:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405a34:	add	x0, x0, #0x254
  405a38:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a3c:	add	x1, x1, #0xed0
  405a40:	mov	x2, x1
  405a44:	mov	x3, x1
  405a48:	bl	409ae8 <sqrt@plt+0x8358>
  405a4c:	bl	4064a0 <sqrt@plt+0x4d10>
  405a50:	tbnz	w0, #0, 405a8c <sqrt@plt+0x42fc>
  405a54:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a58:	ldr	w8, [x20, #872]
  405a5c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405a60:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405a64:	add	x1, x1, #0xed0
  405a68:	sub	w8, w8, #0x1
  405a6c:	add	x0, x0, #0x323
  405a70:	mov	x2, x1
  405a74:	mov	x3, x1
  405a78:	str	w8, [x20, #872]
  405a7c:	bl	409b1c <sqrt@plt+0x838c>
  405a80:	ldr	w8, [x20, #872]
  405a84:	add	w8, w8, #0x1
  405a88:	str	w8, [x20, #872]
  405a8c:	mov	x0, x19
  405a90:	ldp	x20, x19, [sp, #16]
  405a94:	ldp	x29, x30, [sp], #32
  405a98:	ret
  405a9c:	stp	x29, x30, [sp, #-96]!
  405aa0:	stp	x28, x27, [sp, #16]
  405aa4:	stp	x26, x25, [sp, #32]
  405aa8:	stp	x24, x23, [sp, #48]
  405aac:	stp	x22, x21, [sp, #64]
  405ab0:	stp	x20, x19, [sp, #80]
  405ab4:	mov	x29, sp
  405ab8:	mov	w0, #0x200                 	// #512
  405abc:	bl	401440 <_Znam@plt>
  405ac0:	mov	x19, x0
  405ac4:	movi	v0.2d, #0x0
  405ac8:	stp	q0, q0, [x0]
  405acc:	stp	q0, q0, [x0, #32]
  405ad0:	stp	q0, q0, [x0, #64]
  405ad4:	stp	q0, q0, [x0, #96]
  405ad8:	stp	q0, q0, [x0, #128]
  405adc:	stp	q0, q0, [x0, #160]
  405ae0:	stp	q0, q0, [x0, #192]
  405ae4:	stp	q0, q0, [x0, #224]
  405ae8:	stp	q0, q0, [x0, #256]
  405aec:	stp	q0, q0, [x0, #288]
  405af0:	stp	q0, q0, [x0, #320]
  405af4:	stp	q0, q0, [x0, #352]
  405af8:	stp	q0, q0, [x0, #384]
  405afc:	stp	q0, q0, [x0, #416]
  405b00:	stp	q0, q0, [x0, #448]
  405b04:	stp	q0, q0, [x0, #480]
  405b08:	bl	405e10 <sqrt@plt+0x4680>
  405b0c:	mov	x20, x0
  405b10:	mov	x23, xzr
  405b14:	mov	w21, #0x80                  	// #128
  405b18:	adrp	x25, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405b1c:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405b20:	b	405b4c <sqrt@plt+0x43bc>
  405b24:	cbz	x19, 405b30 <sqrt@plt+0x43a0>
  405b28:	mov	x0, x19
  405b2c:	bl	401640 <_ZdaPv@plt>
  405b30:	mov	x19, x21
  405b34:	ldr	x0, [x24, #896]
  405b38:	str	w20, [x19, x23, lsl #2]
  405b3c:	add	x23, x23, #0x1
  405b40:	bl	401590 <getc@plt>
  405b44:	mov	w20, w0
  405b48:	mov	x21, x26
  405b4c:	and	x27, x23, #0xfffffffffffffff8
  405b50:	cmp	w20, #0xa
  405b54:	lsl	x28, x23, #2
  405b58:	b.eq	405b74 <sqrt@plt+0x43e4>  // b.none
  405b5c:	cmn	w20, #0x1
  405b60:	b.eq	405d30 <sqrt@plt+0x45a0>  // b.none
  405b64:	cmp	x23, x21
  405b68:	b.cs	405ba4 <sqrt@plt+0x4414>  // b.hs, b.nlast
  405b6c:	mov	x26, x21
  405b70:	b	405b34 <sqrt@plt+0x43a4>
  405b74:	ldr	w8, [x25, #872]
  405b78:	ldr	x0, [x24, #896]
  405b7c:	add	w8, w8, #0x1
  405b80:	str	w8, [x25, #872]
  405b84:	bl	401590 <getc@plt>
  405b88:	cmp	w0, #0x2b
  405b8c:	b.ne	405cfc <sqrt@plt+0x456c>  // b.any
  405b90:	cmp	x23, x21
  405b94:	b.cs	405c14 <sqrt@plt+0x4484>  // b.hs, b.nlast
  405b98:	mov	w20, #0xa                   	// #10
  405b9c:	mov	x26, x21
  405ba0:	b	405b34 <sqrt@plt+0x43a4>
  405ba4:	lsl	x26, x21, #1
  405ba8:	lsl	x22, x21, #3
  405bac:	cmp	xzr, x26, lsr #62
  405bb0:	csinv	x0, x22, xzr, eq  // eq = none
  405bb4:	bl	401440 <_Znam@plt>
  405bb8:	mov	x21, x0
  405bbc:	cbz	x26, 405bd0 <sqrt@plt+0x4440>
  405bc0:	mov	x0, x21
  405bc4:	mov	w1, wzr
  405bc8:	mov	x2, x22
  405bcc:	bl	401520 <memset@plt>
  405bd0:	cbz	x23, 405b24 <sqrt@plt+0x4394>
  405bd4:	cmp	x23, #0x7
  405bd8:	b.ls	405bf4 <sqrt@plt+0x4464>  // b.plast
  405bdc:	add	x8, x19, x23, lsl #2
  405be0:	cmp	x21, x8
  405be4:	b.cs	405c90 <sqrt@plt+0x4500>  // b.hs, b.nlast
  405be8:	add	x8, x21, x28
  405bec:	cmp	x8, x19
  405bf0:	b.ls	405c90 <sqrt@plt+0x4500>  // b.plast
  405bf4:	mov	x8, xzr
  405bf8:	lsl	x9, x8, #2
  405bfc:	ldr	w10, [x19, x9]
  405c00:	add	x8, x8, #0x1
  405c04:	cmp	x23, x8
  405c08:	str	w10, [x21, x9]
  405c0c:	b.ne	405bf8 <sqrt@plt+0x4468>  // b.any
  405c10:	b	405b28 <sqrt@plt+0x4398>
  405c14:	lsl	x26, x21, #1
  405c18:	lsl	x20, x21, #3
  405c1c:	cmp	xzr, x26, lsr #62
  405c20:	csinv	x0, x20, xzr, eq  // eq = none
  405c24:	bl	401440 <_Znam@plt>
  405c28:	mov	x21, x0
  405c2c:	cbz	x26, 405c40 <sqrt@plt+0x44b0>
  405c30:	mov	x0, x21
  405c34:	mov	w1, wzr
  405c38:	mov	x2, x20
  405c3c:	bl	401520 <memset@plt>
  405c40:	cbz	x23, 405c84 <sqrt@plt+0x44f4>
  405c44:	cmp	x23, #0x7
  405c48:	b.ls	405c64 <sqrt@plt+0x44d4>  // b.plast
  405c4c:	add	x8, x19, x23, lsl #2
  405c50:	cmp	x21, x8
  405c54:	b.cs	405cc0 <sqrt@plt+0x4530>  // b.hs, b.nlast
  405c58:	add	x8, x21, x28
  405c5c:	cmp	x8, x19
  405c60:	b.ls	405cc0 <sqrt@plt+0x4530>  // b.plast
  405c64:	mov	x8, xzr
  405c68:	lsl	x9, x8, #2
  405c6c:	ldr	w10, [x19, x9]
  405c70:	add	x8, x8, #0x1
  405c74:	cmp	x23, x8
  405c78:	str	w10, [x21, x9]
  405c7c:	b.ne	405c68 <sqrt@plt+0x44d8>  // b.any
  405c80:	b	405cec <sqrt@plt+0x455c>
  405c84:	cbnz	x19, 405cec <sqrt@plt+0x455c>
  405c88:	mov	w20, #0xa                   	// #10
  405c8c:	b	405b30 <sqrt@plt+0x43a0>
  405c90:	and	x8, x23, #0xfffffffffffffff8
  405c94:	add	x9, x19, #0x10
  405c98:	add	x10, x21, #0x10
  405c9c:	ldp	q0, q1, [x9, #-16]
  405ca0:	add	x9, x9, #0x20
  405ca4:	subs	x27, x27, #0x8
  405ca8:	stp	q0, q1, [x10, #-16]
  405cac:	add	x10, x10, #0x20
  405cb0:	b.ne	405c9c <sqrt@plt+0x450c>  // b.any
  405cb4:	cmp	x23, x8
  405cb8:	b.ne	405bf8 <sqrt@plt+0x4468>  // b.any
  405cbc:	b	405b28 <sqrt@plt+0x4398>
  405cc0:	and	x8, x23, #0xfffffffffffffff8
  405cc4:	add	x9, x19, #0x10
  405cc8:	add	x10, x21, #0x10
  405ccc:	ldp	q0, q1, [x9, #-16]
  405cd0:	add	x9, x9, #0x20
  405cd4:	subs	x27, x27, #0x8
  405cd8:	stp	q0, q1, [x10, #-16]
  405cdc:	add	x10, x10, #0x20
  405ce0:	b.ne	405ccc <sqrt@plt+0x453c>  // b.any
  405ce4:	cmp	x23, x8
  405ce8:	b.ne	405c68 <sqrt@plt+0x44d8>  // b.any
  405cec:	mov	x0, x19
  405cf0:	bl	401640 <_ZdaPv@plt>
  405cf4:	mov	w20, #0xa                   	// #10
  405cf8:	b	405b30 <sqrt@plt+0x43a0>
  405cfc:	cmn	w0, #0x1
  405d00:	b.eq	405d30 <sqrt@plt+0x45a0>  // b.none
  405d04:	ldr	x1, [x24, #896]
  405d08:	bl	401480 <ungetc@plt>
  405d0c:	cmn	w0, #0x1
  405d10:	b.ne	405d30 <sqrt@plt+0x45a0>  // b.any
  405d14:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405d18:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405d1c:	add	x1, x1, #0xed0
  405d20:	add	x0, x0, #0x5d7
  405d24:	mov	x2, x1
  405d28:	mov	x3, x1
  405d2c:	bl	409b50 <sqrt@plt+0x83c0>
  405d30:	add	x0, x23, #0x1
  405d34:	bl	401440 <_Znam@plt>
  405d38:	mov	x20, x0
  405d3c:	cbz	x23, 405d68 <sqrt@plt+0x45d8>
  405d40:	cmp	x23, #0x8
  405d44:	b.cc	405d60 <sqrt@plt+0x45d0>  // b.lo, b.ul, b.last
  405d48:	add	x8, x19, x23, lsl #2
  405d4c:	cmp	x20, x8
  405d50:	b.cs	405d74 <sqrt@plt+0x45e4>  // b.hs, b.nlast
  405d54:	add	x8, x20, x23
  405d58:	cmp	x8, x19
  405d5c:	b.ls	405d74 <sqrt@plt+0x45e4>  // b.plast
  405d60:	mov	x8, xzr
  405d64:	b	405dd0 <sqrt@plt+0x4640>
  405d68:	strb	wzr, [x20]
  405d6c:	cbnz	x19, 405de8 <sqrt@plt+0x4658>
  405d70:	b	405df0 <sqrt@plt+0x4660>
  405d74:	and	x8, x23, #0xfffffffffffffff8
  405d78:	add	x9, x19, #0x10
  405d7c:	add	x10, x20, #0x4
  405d80:	mov	x11, x8
  405d84:	ldp	q0, q1, [x9, #-16]
  405d88:	add	x9, x9, #0x20
  405d8c:	subs	x11, x11, #0x8
  405d90:	xtn	v0.4h, v0.4s
  405d94:	xtn	v1.4h, v1.4s
  405d98:	xtn	v0.8b, v0.8h
  405d9c:	xtn	v1.8b, v1.8h
  405da0:	mov	v0.s[1], v1.s[0]
  405da4:	stur	d0, [x10, #-4]
  405da8:	add	x10, x10, #0x8
  405dac:	b.ne	405d84 <sqrt@plt+0x45f4>  // b.any
  405db0:	b	405ddc <sqrt@plt+0x464c>
  405db4:	b	405db8 <sqrt@plt+0x4628>
  405db8:	mov	x20, x0
  405dbc:	cbz	x19, 405dc8 <sqrt@plt+0x4638>
  405dc0:	mov	x0, x19
  405dc4:	bl	401640 <_ZdaPv@plt>
  405dc8:	mov	x0, x20
  405dcc:	bl	401720 <_Unwind_Resume@plt>
  405dd0:	ldr	w9, [x19, x8, lsl #2]
  405dd4:	strb	w9, [x20, x8]
  405dd8:	add	x8, x8, #0x1
  405ddc:	cmp	x23, x8
  405de0:	b.ne	405dd0 <sqrt@plt+0x4640>  // b.any
  405de4:	strb	wzr, [x20, x23]
  405de8:	mov	x0, x19
  405dec:	bl	401640 <_ZdaPv@plt>
  405df0:	mov	x0, x20
  405df4:	ldp	x20, x19, [sp, #80]
  405df8:	ldp	x22, x21, [sp, #64]
  405dfc:	ldp	x24, x23, [sp, #48]
  405e00:	ldp	x26, x25, [sp, #32]
  405e04:	ldp	x28, x27, [sp, #16]
  405e08:	ldp	x29, x30, [sp], #96
  405e0c:	ret
  405e10:	stp	x29, x30, [sp, #-48]!
  405e14:	str	x21, [sp, #16]
  405e18:	stp	x20, x19, [sp, #32]
  405e1c:	mov	x29, sp
  405e20:	adrp	x21, 410000 <_ZdlPvm@@Base+0x8c4>
  405e24:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e28:	add	x21, x21, #0xf9a
  405e2c:	ldr	x0, [x20, #896]
  405e30:	bl	401590 <getc@plt>
  405e34:	add	w8, w0, #0x1
  405e38:	mov	w19, w0
  405e3c:	cmp	w8, #0x21
  405e40:	b.hi	405e70 <sqrt@plt+0x46e0>  // b.pmore
  405e44:	adr	x9, 405e2c <sqrt@plt+0x469c>
  405e48:	ldrb	w10, [x21, x8]
  405e4c:	add	x9, x9, x10, lsl #2
  405e50:	br	x9
  405e54:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e58:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405e5c:	add	x1, x1, #0xed0
  405e60:	add	x0, x0, #0x2e1
  405e64:	mov	x2, x1
  405e68:	mov	x3, x1
  405e6c:	bl	409ae8 <sqrt@plt+0x8358>
  405e70:	mov	w0, w19
  405e74:	ldp	x20, x19, [sp, #32]
  405e78:	ldr	x21, [sp, #16]
  405e7c:	ldp	x29, x30, [sp], #48
  405e80:	ret
  405e84:	stp	x29, x30, [sp, #-32]!
  405e88:	str	x19, [sp, #16]
  405e8c:	mov	x29, sp
  405e90:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405e94:	ldr	x0, [x19, #896]
  405e98:	bl	401590 <getc@plt>
  405e9c:	cmn	w0, #0x1
  405ea0:	b.eq	405ebc <sqrt@plt+0x472c>  // b.none
  405ea4:	cmp	w0, #0xa
  405ea8:	b.ne	405e94 <sqrt@plt+0x4704>  // b.any
  405eac:	ldr	x1, [x19, #896]
  405eb0:	bl	401480 <ungetc@plt>
  405eb4:	cmn	w0, #0x1
  405eb8:	b.eq	405ec8 <sqrt@plt+0x4738>  // b.none
  405ebc:	ldr	x19, [sp, #16]
  405ec0:	ldp	x29, x30, [sp], #32
  405ec4:	ret
  405ec8:	ldr	x19, [sp, #16]
  405ecc:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ed0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  405ed4:	add	x1, x1, #0xed0
  405ed8:	add	x0, x0, #0x5d7
  405edc:	mov	x2, x1
  405ee0:	mov	x3, x1
  405ee4:	ldp	x29, x30, [sp], #32
  405ee8:	b	409b50 <sqrt@plt+0x83c0>
  405eec:	stp	x29, x30, [sp, #-80]!
  405ef0:	str	x25, [sp, #16]
  405ef4:	stp	x24, x23, [sp, #32]
  405ef8:	stp	x22, x21, [sp, #48]
  405efc:	stp	x20, x19, [sp, #64]
  405f00:	mov	x29, sp
  405f04:	mov	w0, #0x200                 	// #512
  405f08:	bl	401440 <_Znam@plt>
  405f0c:	mov	x19, x0
  405f10:	movi	v0.2d, #0x0
  405f14:	stp	q0, q0, [x0]
  405f18:	stp	q0, q0, [x0, #32]
  405f1c:	stp	q0, q0, [x0, #64]
  405f20:	stp	q0, q0, [x0, #96]
  405f24:	stp	q0, q0, [x0, #128]
  405f28:	stp	q0, q0, [x0, #160]
  405f2c:	stp	q0, q0, [x0, #192]
  405f30:	stp	q0, q0, [x0, #224]
  405f34:	stp	q0, q0, [x0, #256]
  405f38:	stp	q0, q0, [x0, #288]
  405f3c:	stp	q0, q0, [x0, #320]
  405f40:	stp	q0, q0, [x0, #352]
  405f44:	stp	q0, q0, [x0, #384]
  405f48:	stp	q0, q0, [x0, #416]
  405f4c:	stp	q0, q0, [x0, #448]
  405f50:	stp	q0, q0, [x0, #480]
  405f54:	bl	405e10 <sqrt@plt+0x4680>
  405f58:	mov	x20, x0
  405f5c:	mov	x23, xzr
  405f60:	mov	w8, #0x80                  	// #128
  405f64:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f68:	b	405f88 <sqrt@plt+0x47f8>
  405f6c:	mov	x25, x8
  405f70:	ldr	x0, [x24, #896]
  405f74:	str	w20, [x19, x23, lsl #2]
  405f78:	add	x23, x23, #0x1
  405f7c:	bl	401590 <getc@plt>
  405f80:	mov	w20, w0
  405f84:	mov	x8, x25
  405f88:	sub	w9, w20, #0x9
  405f8c:	cmp	w9, #0x2
  405f90:	b.cc	406068 <sqrt@plt+0x48d8>  // b.lo, b.ul, b.last
  405f94:	cmn	w20, #0x1
  405f98:	b.eq	406098 <sqrt@plt+0x4908>  // b.none
  405f9c:	cmp	w20, #0x20
  405fa0:	b.eq	406068 <sqrt@plt+0x48d8>  // b.none
  405fa4:	cmp	x23, x8
  405fa8:	b.cc	405f6c <sqrt@plt+0x47dc>  // b.lo, b.ul, b.last
  405fac:	lsl	x25, x8, #1
  405fb0:	lsl	x22, x8, #3
  405fb4:	cmp	xzr, x25, lsr #62
  405fb8:	csinv	x0, x22, xzr, eq  // eq = none
  405fbc:	bl	401440 <_Znam@plt>
  405fc0:	mov	x21, x0
  405fc4:	cbz	x25, 405fd8 <sqrt@plt+0x4848>
  405fc8:	mov	x0, x21
  405fcc:	mov	w1, wzr
  405fd0:	mov	x2, x22
  405fd4:	bl	401520 <memset@plt>
  405fd8:	cbz	x23, 406020 <sqrt@plt+0x4890>
  405fdc:	cmp	x23, #0x7
  405fe0:	b.ls	406000 <sqrt@plt+0x4870>  // b.plast
  405fe4:	add	x8, x19, x23, lsl #2
  405fe8:	cmp	x21, x8
  405fec:	b.cs	406028 <sqrt@plt+0x4898>  // b.hs, b.nlast
  405ff0:	lsl	x8, x23, #2
  405ff4:	add	x8, x21, x8
  405ff8:	cmp	x8, x19
  405ffc:	b.ls	406028 <sqrt@plt+0x4898>  // b.plast
  406000:	mov	x8, xzr
  406004:	lsl	x9, x8, #2
  406008:	ldr	w10, [x19, x9]
  40600c:	add	x8, x8, #0x1
  406010:	cmp	x23, x8
  406014:	str	w10, [x21, x9]
  406018:	b.ne	406004 <sqrt@plt+0x4874>  // b.any
  40601c:	b	406058 <sqrt@plt+0x48c8>
  406020:	cbnz	x19, 406058 <sqrt@plt+0x48c8>
  406024:	b	406060 <sqrt@plt+0x48d0>
  406028:	and	x9, x23, #0xfffffffffffffff8
  40602c:	and	x8, x23, #0xfffffffffffffff8
  406030:	add	x10, x19, #0x10
  406034:	add	x11, x21, #0x10
  406038:	ldp	q0, q1, [x10, #-16]
  40603c:	add	x10, x10, #0x20
  406040:	subs	x9, x9, #0x8
  406044:	stp	q0, q1, [x11, #-16]
  406048:	add	x11, x11, #0x20
  40604c:	b.ne	406038 <sqrt@plt+0x48a8>  // b.any
  406050:	cmp	x23, x8
  406054:	b.ne	406004 <sqrt@plt+0x4874>  // b.any
  406058:	mov	x0, x19
  40605c:	bl	401640 <_ZdaPv@plt>
  406060:	mov	x19, x21
  406064:	b	405f70 <sqrt@plt+0x47e0>
  406068:	ldr	x1, [x24, #896]
  40606c:	mov	w0, w20
  406070:	bl	401480 <ungetc@plt>
  406074:	cmn	w0, #0x1
  406078:	b.ne	406098 <sqrt@plt+0x4908>  // b.any
  40607c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406080:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406084:	add	x1, x1, #0xed0
  406088:	add	x0, x0, #0x5d7
  40608c:	mov	x2, x1
  406090:	mov	x3, x1
  406094:	bl	409b50 <sqrt@plt+0x83c0>
  406098:	add	x0, x23, #0x1
  40609c:	bl	401440 <_Znam@plt>
  4060a0:	mov	x20, x0
  4060a4:	cbz	x23, 4060d0 <sqrt@plt+0x4940>
  4060a8:	cmp	x23, #0x8
  4060ac:	b.cc	4060c8 <sqrt@plt+0x4938>  // b.lo, b.ul, b.last
  4060b0:	add	x8, x19, x23, lsl #2
  4060b4:	cmp	x20, x8
  4060b8:	b.cs	4060dc <sqrt@plt+0x494c>  // b.hs, b.nlast
  4060bc:	add	x8, x20, x23
  4060c0:	cmp	x8, x19
  4060c4:	b.ls	4060dc <sqrt@plt+0x494c>  // b.plast
  4060c8:	mov	x8, xzr
  4060cc:	b	406138 <sqrt@plt+0x49a8>
  4060d0:	strb	wzr, [x20]
  4060d4:	cbnz	x19, 406150 <sqrt@plt+0x49c0>
  4060d8:	b	406158 <sqrt@plt+0x49c8>
  4060dc:	and	x8, x23, #0xfffffffffffffff8
  4060e0:	add	x9, x19, #0x10
  4060e4:	add	x10, x20, #0x4
  4060e8:	mov	x11, x8
  4060ec:	ldp	q0, q1, [x9, #-16]
  4060f0:	add	x9, x9, #0x20
  4060f4:	subs	x11, x11, #0x8
  4060f8:	xtn	v0.4h, v0.4s
  4060fc:	xtn	v1.4h, v1.4s
  406100:	xtn	v0.8b, v0.8h
  406104:	xtn	v1.8b, v1.8h
  406108:	mov	v0.s[1], v1.s[0]
  40610c:	stur	d0, [x10, #-4]
  406110:	add	x10, x10, #0x8
  406114:	b.ne	4060ec <sqrt@plt+0x495c>  // b.any
  406118:	b	406144 <sqrt@plt+0x49b4>
  40611c:	b	406120 <sqrt@plt+0x4990>
  406120:	mov	x20, x0
  406124:	cbz	x19, 406130 <sqrt@plt+0x49a0>
  406128:	mov	x0, x19
  40612c:	bl	401640 <_ZdaPv@plt>
  406130:	mov	x0, x20
  406134:	bl	401720 <_Unwind_Resume@plt>
  406138:	ldr	w9, [x19, x8, lsl #2]
  40613c:	strb	w9, [x20, x8]
  406140:	add	x8, x8, #0x1
  406144:	cmp	x23, x8
  406148:	b.ne	406138 <sqrt@plt+0x49a8>  // b.any
  40614c:	strb	wzr, [x20, x23]
  406150:	mov	x0, x19
  406154:	bl	401640 <_ZdaPv@plt>
  406158:	mov	x0, x20
  40615c:	ldp	x20, x19, [sp, #64]
  406160:	ldp	x22, x21, [sp, #48]
  406164:	ldp	x24, x23, [sp, #32]
  406168:	ldr	x25, [sp, #16]
  40616c:	ldp	x29, x30, [sp], #80
  406170:	ret
  406174:	stp	x29, x30, [sp, #-48]!
  406178:	stp	x20, x19, [sp, #32]
  40617c:	adrp	x20, 410000 <_ZdlPvm@@Base+0x8c4>
  406180:	str	x21, [sp, #16]
  406184:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406188:	add	x20, x20, #0xfbc
  40618c:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406190:	mov	x29, sp
  406194:	b	4061a4 <sqrt@plt+0x4a14>
  406198:	ldr	w8, [x21, #872]
  40619c:	add	w8, w8, #0x1
  4061a0:	str	w8, [x21, #872]
  4061a4:	ldr	x0, [x19, #896]
  4061a8:	bl	401590 <getc@plt>
  4061ac:	sub	w8, w0, #0x9
  4061b0:	cmp	w8, #0x1a
  4061b4:	b.hi	4061e4 <sqrt@plt+0x4a54>  // b.pmore
  4061b8:	adr	x9, 406198 <sqrt@plt+0x4a08>
  4061bc:	ldrb	w10, [x20, x8]
  4061c0:	add	x9, x9, x10, lsl #2
  4061c4:	br	x9
  4061c8:	ldr	x0, [x19, #896]
  4061cc:	bl	401590 <getc@plt>
  4061d0:	cmn	w0, #0x1
  4061d4:	b.eq	4061a4 <sqrt@plt+0x4a14>  // b.none
  4061d8:	cmp	w0, #0xa
  4061dc:	b.ne	4061c8 <sqrt@plt+0x4a38>  // b.any
  4061e0:	b	406198 <sqrt@plt+0x4a08>
  4061e4:	ldp	x20, x19, [sp, #32]
  4061e8:	ldr	x21, [sp, #16]
  4061ec:	mov	w0, w0
  4061f0:	ldp	x29, x30, [sp], #48
  4061f4:	ret
  4061f8:	stp	x29, x30, [sp, #-32]!
  4061fc:	str	x19, [sp, #16]
  406200:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406204:	mov	x29, sp
  406208:	ldr	x0, [x19, #896]
  40620c:	bl	401590 <getc@plt>
  406210:	cmn	w0, #0x1
  406214:	b.eq	406230 <sqrt@plt+0x4aa0>  // b.none
  406218:	cmp	w0, #0xa
  40621c:	b.ne	406208 <sqrt@plt+0x4a78>  // b.any
  406220:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406224:	ldr	w9, [x8, #872]
  406228:	add	w9, w9, #0x1
  40622c:	str	w9, [x8, #872]
  406230:	ldr	x19, [sp, #16]
  406234:	ldp	x29, x30, [sp], #32
  406238:	ret
  40623c:	stp	x29, x30, [sp, #-64]!
  406240:	stp	x24, x23, [sp, #16]
  406244:	stp	x22, x21, [sp, #32]
  406248:	stp	x20, x19, [sp, #48]
  40624c:	mov	x29, sp
  406250:	ldr	x22, [x0, #8]
  406254:	cbz	x22, 406330 <sqrt@plt+0x4ba0>
  406258:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  40625c:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406260:	mov	x19, x0
  406264:	mov	x24, xzr
  406268:	adrp	x23, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40626c:	add	x20, x20, #0x5c4
  406270:	add	x21, x21, #0xed0
  406274:	mov	x8, x22
  406278:	cmp	x8, x24
  40627c:	b.hi	406294 <sqrt@plt+0x4b04>  // b.pmore
  406280:	mov	x0, x20
  406284:	mov	x1, x21
  406288:	mov	x2, x21
  40628c:	mov	x3, x21
  406290:	bl	409b50 <sqrt@plt+0x83c0>
  406294:	ldr	x8, [x19, #16]
  406298:	ldr	x9, [x23, #912]
  40629c:	ldr	w8, [x8, x24, lsl #2]
  4062a0:	ldr	w10, [x9, #8]
  4062a4:	add	x24, x24, #0x2
  4062a8:	cmp	x24, x22
  4062ac:	add	w8, w10, w8
  4062b0:	str	w8, [x9, #8]
  4062b4:	b.cs	4062c8 <sqrt@plt+0x4b38>  // b.hs, b.nlast
  4062b8:	ldr	x8, [x19, #8]
  4062bc:	cmp	x8, x24
  4062c0:	b.ls	406280 <sqrt@plt+0x4af0>  // b.plast
  4062c4:	b	406294 <sqrt@plt+0x4b04>
  4062c8:	cmp	x22, #0x2
  4062cc:	b.cc	406330 <sqrt@plt+0x4ba0>  // b.lo, b.ul, b.last
  4062d0:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  4062d4:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062d8:	mov	w24, #0x1                   	// #1
  4062dc:	add	x20, x20, #0x5c4
  4062e0:	add	x21, x21, #0xed0
  4062e4:	b	40630c <sqrt@plt+0x4b7c>
  4062e8:	ldr	x8, [x19, #16]
  4062ec:	ldr	x9, [x23, #912]
  4062f0:	ldr	w8, [x8, x24, lsl #2]
  4062f4:	ldr	w10, [x9, #12]
  4062f8:	add	x24, x24, #0x2
  4062fc:	cmp	x24, x22
  406300:	add	w8, w10, w8
  406304:	str	w8, [x9, #12]
  406308:	b.cs	406330 <sqrt@plt+0x4ba0>  // b.hs, b.nlast
  40630c:	ldr	x8, [x19, #8]
  406310:	cmp	x8, x24
  406314:	b.hi	4062e8 <sqrt@plt+0x4b58>  // b.pmore
  406318:	mov	x0, x20
  40631c:	mov	x1, x21
  406320:	mov	x2, x21
  406324:	mov	x3, x21
  406328:	bl	409b50 <sqrt@plt+0x83c0>
  40632c:	b	4062e8 <sqrt@plt+0x4b58>
  406330:	ldp	x20, x19, [sp, #48]
  406334:	ldp	x22, x21, [sp, #32]
  406338:	ldp	x24, x23, [sp, #16]
  40633c:	ldp	x29, x30, [sp], #64
  406340:	ret
  406344:	stp	x29, x30, [sp, #-48]!
  406348:	str	x21, [sp, #16]
  40634c:	stp	x20, x19, [sp, #32]
  406350:	mov	x29, sp
  406354:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  406358:	add	x1, x1, #0x4fe
  40635c:	mov	x19, x0
  406360:	bl	401680 <strcmp@plt>
  406364:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  406368:	add	x8, x8, #0x2f2
  40636c:	cmp	w0, #0x0
  406370:	csel	x19, x8, x19, eq  // eq = none
  406374:	mov	x0, x19
  406378:	bl	4014a0 <strlen@plt>
  40637c:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406380:	ldr	x8, [x21, #856]
  406384:	add	x20, x0, #0x1
  406388:	cbz	x8, 406394 <sqrt@plt+0x4c04>
  40638c:	mov	x0, x8
  406390:	bl	401510 <free@plt>
  406394:	mov	x0, x20
  406398:	bl	4016a0 <malloc@plt>
  40639c:	str	x0, [x21, #856]
  4063a0:	cbnz	x0, 4063c4 <sqrt@plt+0x4c34>
  4063a4:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4063a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4063ac:	add	x1, x1, #0xed0
  4063b0:	add	x0, x0, #0x303
  4063b4:	mov	x2, x1
  4063b8:	mov	x3, x1
  4063bc:	bl	409b50 <sqrt@plt+0x83c0>
  4063c0:	ldr	x0, [x21, #856]
  4063c4:	mov	x1, x19
  4063c8:	mov	x2, x20
  4063cc:	ldp	x20, x19, [sp, #32]
  4063d0:	ldr	x21, [sp, #16]
  4063d4:	ldp	x29, x30, [sp], #48
  4063d8:	b	4015b0 <strncpy@plt>
  4063dc:	stp	x29, x30, [sp, #-48]!
  4063e0:	str	x21, [sp, #16]
  4063e4:	stp	x20, x19, [sp, #32]
  4063e8:	mov	x29, sp
  4063ec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  4063f0:	add	x1, x1, #0x4fe
  4063f4:	mov	x19, x0
  4063f8:	bl	401680 <strcmp@plt>
  4063fc:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  406400:	add	x8, x8, #0x2f2
  406404:	cmp	w0, #0x0
  406408:	csel	x19, x8, x19, eq  // eq = none
  40640c:	mov	x0, x19
  406410:	bl	4014a0 <strlen@plt>
  406414:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406418:	ldr	x8, [x21, #864]
  40641c:	add	x20, x0, #0x1
  406420:	cbz	x8, 40642c <sqrt@plt+0x4c9c>
  406424:	mov	x0, x8
  406428:	bl	401510 <free@plt>
  40642c:	mov	x0, x20
  406430:	bl	4016a0 <malloc@plt>
  406434:	str	x0, [x21, #864]
  406438:	cbnz	x0, 40645c <sqrt@plt+0x4ccc>
  40643c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406440:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406444:	add	x1, x1, #0xed0
  406448:	add	x0, x0, #0x303
  40644c:	mov	x2, x1
  406450:	mov	x3, x1
  406454:	bl	409b50 <sqrt@plt+0x83c0>
  406458:	ldr	x0, [x21, #864]
  40645c:	mov	x1, x19
  406460:	mov	x2, x20
  406464:	ldp	x20, x19, [sp, #32]
  406468:	ldr	x21, [sp, #16]
  40646c:	ldp	x29, x30, [sp], #48
  406470:	b	4015b0 <strncpy@plt>
  406474:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406478:	ldr	x8, [x8, #888]
  40647c:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406480:	ldr	w3, [x1, #8]
  406484:	ldr	x2, [x1, #16]
  406488:	ldr	x9, [x8]
  40648c:	ldr	x4, [x10, #912]
  406490:	mov	x1, x0
  406494:	mov	x0, x8
  406498:	ldr	x5, [x9, #24]
  40649c:	br	x5
  4064a0:	stp	x29, x30, [sp, #-32]!
  4064a4:	stp	x20, x19, [sp, #16]
  4064a8:	adrp	x20, 410000 <_ZdlPvm@@Base+0x8c4>
  4064ac:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064b0:	add	x20, x20, #0xfd7
  4064b4:	mov	x29, sp
  4064b8:	ldr	x0, [x19, #896]
  4064bc:	bl	401590 <getc@plt>
  4064c0:	add	w8, w0, #0x1
  4064c4:	cmp	w8, #0x24
  4064c8:	b.hi	40651c <sqrt@plt+0x4d8c>  // b.pmore
  4064cc:	adr	x9, 4064b8 <sqrt@plt+0x4d28>
  4064d0:	ldrb	w10, [x20, x8]
  4064d4:	add	x9, x9, x10, lsl #2
  4064d8:	br	x9
  4064dc:	ldr	x0, [x19, #896]
  4064e0:	bl	401590 <getc@plt>
  4064e4:	cmn	w0, #0x1
  4064e8:	b.eq	406504 <sqrt@plt+0x4d74>  // b.none
  4064ec:	cmp	w0, #0xa
  4064f0:	b.ne	4064dc <sqrt@plt+0x4d4c>  // b.any
  4064f4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064f8:	ldr	w9, [x8, #872]
  4064fc:	add	w9, w9, #0x1
  406500:	str	w9, [x8, #872]
  406504:	mov	w0, #0x1                   	// #1
  406508:	ldp	x20, x19, [sp, #16]
  40650c:	ldp	x29, x30, [sp], #32
  406510:	ret
  406514:	cmp	w0, #0xa
  406518:	b.eq	406534 <sqrt@plt+0x4da4>  // b.none
  40651c:	ldr	x0, [x19, #896]
  406520:	bl	401590 <getc@plt>
  406524:	cmn	w0, #0x1
  406528:	b.ne	406514 <sqrt@plt+0x4d84>  // b.any
  40652c:	mov	w0, wzr
  406530:	b	406508 <sqrt@plt+0x4d78>
  406534:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406538:	ldr	w9, [x8, #872]
  40653c:	mov	w0, wzr
  406540:	add	w9, w9, #0x1
  406544:	str	w9, [x8, #872]
  406548:	b	406508 <sqrt@plt+0x4d78>
  40654c:	stp	x29, x30, [sp, #-32]!
  406550:	str	x19, [sp, #16]
  406554:	mov	x29, sp
  406558:	bl	4064a0 <sqrt@plt+0x4d10>
  40655c:	tbnz	w0, #0, 406598 <sqrt@plt+0x4e08>
  406560:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406564:	ldr	w8, [x19, #872]
  406568:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40656c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406570:	add	x1, x1, #0xed0
  406574:	sub	w8, w8, #0x1
  406578:	add	x0, x0, #0x241
  40657c:	mov	x2, x1
  406580:	mov	x3, x1
  406584:	str	w8, [x19, #872]
  406588:	bl	409ae8 <sqrt@plt+0x8358>
  40658c:	ldr	w8, [x19, #872]
  406590:	add	w8, w8, #0x1
  406594:	str	w8, [x19, #872]
  406598:	ldr	x19, [sp, #16]
  40659c:	ldp	x29, x30, [sp], #32
  4065a0:	ret
  4065a4:	stp	x29, x30, [sp, #-32]!
  4065a8:	str	x19, [sp, #16]
  4065ac:	mov	x29, sp
  4065b0:	bl	4064a0 <sqrt@plt+0x4d10>
  4065b4:	tbnz	w0, #0, 4065f0 <sqrt@plt+0x4e60>
  4065b8:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065bc:	ldr	w8, [x19, #872]
  4065c0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4065c8:	add	x1, x1, #0xed0
  4065cc:	sub	w8, w8, #0x1
  4065d0:	add	x0, x0, #0x323
  4065d4:	mov	x2, x1
  4065d8:	mov	x3, x1
  4065dc:	str	w8, [x19, #872]
  4065e0:	bl	409b1c <sqrt@plt+0x838c>
  4065e4:	ldr	w8, [x19, #872]
  4065e8:	add	w8, w8, #0x1
  4065ec:	str	w8, [x19, #872]
  4065f0:	ldr	x19, [sp, #16]
  4065f4:	ldp	x29, x30, [sp], #32
  4065f8:	ret
  4065fc:	stp	x29, x30, [sp, #-32]!
  406600:	str	x19, [sp, #16]
  406604:	mov	x29, sp
  406608:	bl	4064a0 <sqrt@plt+0x4d10>
  40660c:	tbnz	w0, #0, 406648 <sqrt@plt+0x4eb8>
  406610:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406614:	ldr	w8, [x19, #872]
  406618:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40661c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406620:	add	x1, x1, #0xed0
  406624:	sub	w8, w8, #0x1
  406628:	add	x0, x0, #0x323
  40662c:	mov	x2, x1
  406630:	mov	x3, x1
  406634:	str	w8, [x19, #872]
  406638:	bl	409b1c <sqrt@plt+0x838c>
  40663c:	ldr	w8, [x19, #872]
  406640:	add	w8, w8, #0x1
  406644:	str	w8, [x19, #872]
  406648:	ldr	x19, [sp, #16]
  40664c:	ldp	x29, x30, [sp], #32
  406650:	ret
  406654:	sub	sp, sp, #0x40
  406658:	stp	x29, x30, [sp, #16]
  40665c:	stp	x22, x21, [sp, #32]
  406660:	stp	x20, x19, [sp, #48]
  406664:	add	x29, sp, #0x10
  406668:	mov	x19, x0
  40666c:	bl	405e10 <sqrt@plt+0x4680>
  406670:	mov	x1, x0
  406674:	sub	w8, w1, #0x63
  406678:	cmp	w8, #0xf
  40667c:	b.hi	406760 <sqrt@plt+0x4fd0>  // b.pmore
  406680:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  406684:	add	x9, x9, #0xffc
  406688:	adr	x10, 406698 <sqrt@plt+0x4f08>
  40668c:	ldrb	w11, [x9, x8]
  406690:	add	x10, x10, x11, lsl #2
  406694:	br	x10
  406698:	bl	404cd4 <sqrt@plt+0x3544>
  40669c:	mov	w20, w0
  4066a0:	cmp	w0, #0x10, lsl #12
  4066a4:	b.ls	4066c8 <sqrt@plt+0x4f38>  // b.plast
  4066a8:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4066b0:	add	x1, x1, #0xed0
  4066b4:	add	x0, x0, #0x1f1
  4066b8:	mov	x2, x1
  4066bc:	mov	x3, x1
  4066c0:	bl	409ae8 <sqrt@plt+0x8358>
  4066c4:	mov	w20, wzr
  4066c8:	bl	404cd4 <sqrt@plt+0x3544>
  4066cc:	mov	w21, w0
  4066d0:	cmp	w0, #0x10, lsl #12
  4066d4:	b.ls	4066f8 <sqrt@plt+0x4f68>  // b.plast
  4066d8:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4066e0:	add	x1, x1, #0xed0
  4066e4:	add	x0, x0, #0x1f1
  4066e8:	mov	x2, x1
  4066ec:	mov	x3, x1
  4066f0:	bl	409ae8 <sqrt@plt+0x8358>
  4066f4:	mov	w21, wzr
  4066f8:	bl	404cd4 <sqrt@plt+0x3544>
  4066fc:	mov	w3, w0
  406700:	cmp	w0, #0x10, lsl #12
  406704:	b.ls	406728 <sqrt@plt+0x4f98>  // b.plast
  406708:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40670c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406710:	add	x1, x1, #0xed0
  406714:	add	x0, x0, #0x1f1
  406718:	mov	x2, x1
  40671c:	mov	x3, x1
  406720:	bl	409ae8 <sqrt@plt+0x8358>
  406724:	mov	w3, wzr
  406728:	mov	x0, x19
  40672c:	mov	w1, w20
  406730:	mov	w2, w21
  406734:	ldp	x20, x19, [sp, #48]
  406738:	ldp	x22, x21, [sp, #32]
  40673c:	ldp	x29, x30, [sp, #16]
  406740:	add	sp, sp, #0x40
  406744:	b	4087b8 <sqrt@plt+0x7028>
  406748:	mov	x0, x19
  40674c:	ldp	x20, x19, [sp, #48]
  406750:	ldp	x22, x21, [sp, #32]
  406754:	ldp	x29, x30, [sp, #16]
  406758:	add	sp, sp, #0x40
  40675c:	b	408784 <sqrt@plt+0x6ff4>
  406760:	mov	x0, sp
  406764:	bl	4098c0 <sqrt@plt+0x8130>
  406768:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40676c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406770:	add	x2, x2, #0xed0
  406774:	add	x0, x0, #0x346
  406778:	mov	x1, sp
  40677c:	mov	x3, x2
  406780:	bl	409ae8 <sqrt@plt+0x8358>
  406784:	ldp	x20, x19, [sp, #48]
  406788:	ldp	x22, x21, [sp, #32]
  40678c:	ldp	x29, x30, [sp, #16]
  406790:	add	sp, sp, #0x40
  406794:	ret
  406798:	bl	404cd4 <sqrt@plt+0x3544>
  40679c:	mov	w1, w0
  4067a0:	cmp	w0, #0x10, lsl #12
  4067a4:	b.ls	4067c8 <sqrt@plt+0x5038>  // b.plast
  4067a8:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4067b0:	add	x1, x1, #0xed0
  4067b4:	add	x0, x0, #0x1f1
  4067b8:	mov	x2, x1
  4067bc:	mov	x3, x1
  4067c0:	bl	409ae8 <sqrt@plt+0x8358>
  4067c4:	mov	w1, wzr
  4067c8:	mov	x0, x19
  4067cc:	ldp	x20, x19, [sp, #48]
  4067d0:	ldp	x22, x21, [sp, #32]
  4067d4:	ldp	x29, x30, [sp, #16]
  4067d8:	add	sp, sp, #0x40
  4067dc:	b	40881c <sqrt@plt+0x708c>
  4067e0:	bl	404cd4 <sqrt@plt+0x3544>
  4067e4:	mov	w20, w0
  4067e8:	cmp	w0, #0x10, lsl #12
  4067ec:	b.ls	406810 <sqrt@plt+0x5080>  // b.plast
  4067f0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4067f8:	add	x1, x1, #0xed0
  4067fc:	add	x0, x0, #0x1f1
  406800:	mov	x2, x1
  406804:	mov	x3, x1
  406808:	bl	409ae8 <sqrt@plt+0x8358>
  40680c:	mov	w20, wzr
  406810:	bl	404cd4 <sqrt@plt+0x3544>
  406814:	mov	w21, w0
  406818:	cmp	w0, #0x10, lsl #12
  40681c:	b.ls	406840 <sqrt@plt+0x50b0>  // b.plast
  406820:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406824:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406828:	add	x1, x1, #0xed0
  40682c:	add	x0, x0, #0x1f1
  406830:	mov	x2, x1
  406834:	mov	x3, x1
  406838:	bl	409ae8 <sqrt@plt+0x8358>
  40683c:	mov	w21, wzr
  406840:	bl	404cd4 <sqrt@plt+0x3544>
  406844:	mov	w22, w0
  406848:	cmp	w0, #0x10, lsl #12
  40684c:	b.ls	406870 <sqrt@plt+0x50e0>  // b.plast
  406850:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406854:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406858:	add	x1, x1, #0xed0
  40685c:	add	x0, x0, #0x1f1
  406860:	mov	x2, x1
  406864:	mov	x3, x1
  406868:	bl	409ae8 <sqrt@plt+0x8358>
  40686c:	mov	w22, wzr
  406870:	bl	404cd4 <sqrt@plt+0x3544>
  406874:	mov	w4, w0
  406878:	cmp	w0, #0x10, lsl #12
  40687c:	b.ls	4068a0 <sqrt@plt+0x5110>  // b.plast
  406880:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406884:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406888:	add	x1, x1, #0xed0
  40688c:	add	x0, x0, #0x1f1
  406890:	mov	x2, x1
  406894:	mov	x3, x1
  406898:	bl	409ae8 <sqrt@plt+0x8358>
  40689c:	mov	w4, wzr
  4068a0:	mov	x0, x19
  4068a4:	mov	w1, w20
  4068a8:	mov	w2, w21
  4068ac:	mov	w3, w22
  4068b0:	ldp	x20, x19, [sp, #48]
  4068b4:	ldp	x22, x21, [sp, #32]
  4068b8:	ldp	x29, x30, [sp, #16]
  4068bc:	add	sp, sp, #0x40
  4068c0:	b	4087e4 <sqrt@plt+0x7054>
  4068c4:	bl	404cd4 <sqrt@plt+0x3544>
  4068c8:	mov	w20, w0
  4068cc:	cmp	w0, #0x10, lsl #12
  4068d0:	b.ls	4068f4 <sqrt@plt+0x5164>  // b.plast
  4068d4:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4068d8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4068dc:	add	x1, x1, #0xed0
  4068e0:	add	x0, x0, #0x1f1
  4068e4:	mov	x2, x1
  4068e8:	mov	x3, x1
  4068ec:	bl	409ae8 <sqrt@plt+0x8358>
  4068f0:	mov	w20, wzr
  4068f4:	bl	404cd4 <sqrt@plt+0x3544>
  4068f8:	mov	w21, w0
  4068fc:	cmp	w0, #0x10, lsl #12
  406900:	b.ls	406924 <sqrt@plt+0x5194>  // b.plast
  406904:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406908:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40690c:	add	x1, x1, #0xed0
  406910:	add	x0, x0, #0x1f1
  406914:	mov	x2, x1
  406918:	mov	x3, x1
  40691c:	bl	409ae8 <sqrt@plt+0x8358>
  406920:	mov	w21, wzr
  406924:	bl	404cd4 <sqrt@plt+0x3544>
  406928:	mov	w3, w0
  40692c:	cmp	w0, #0x10, lsl #12
  406930:	b.ls	406954 <sqrt@plt+0x51c4>  // b.plast
  406934:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406938:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40693c:	add	x1, x1, #0xed0
  406940:	add	x0, x0, #0x1f1
  406944:	mov	x2, x1
  406948:	mov	x3, x1
  40694c:	bl	409ae8 <sqrt@plt+0x8358>
  406950:	mov	w3, wzr
  406954:	mov	x0, x19
  406958:	mov	w1, w20
  40695c:	mov	w2, w21
  406960:	ldp	x20, x19, [sp, #48]
  406964:	ldp	x22, x21, [sp, #32]
  406968:	ldp	x29, x30, [sp, #16]
  40696c:	add	sp, sp, #0x40
  406970:	b	40878c <sqrt@plt+0x6ffc>
  406974:	stp	x29, x30, [sp, #-64]!
  406978:	stp	x24, x23, [sp, #16]
  40697c:	stp	x22, x21, [sp, #32]
  406980:	stp	x20, x19, [sp, #48]
  406984:	mov	x29, sp
  406988:	bl	405e10 <sqrt@plt+0x4680>
  40698c:	mov	x20, x0
  406990:	sub	w8, w20, #0x43
  406994:	cmp	w8, #0x31
  406998:	b.hi	406ddc <sqrt@plt+0x564c>  // b.pmore
  40699c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  4069a0:	add	x9, x9, #0xc
  4069a4:	adr	x10, 4069b4 <sqrt@plt+0x5224>
  4069a8:	ldrh	w11, [x9, x8, lsl #1]
  4069ac:	add	x10, x10, x11, lsl #2
  4069b0:	br	x10
  4069b4:	mov	w0, #0x2                   	// #2
  4069b8:	bl	40502c <sqrt@plt+0x389c>
  4069bc:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4069c0:	mov	x19, x0
  4069c4:	ldr	x0, [x8, #888]
  4069c8:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4069cc:	ldr	w3, [x19, #8]
  4069d0:	ldr	x2, [x19, #16]
  4069d4:	ldr	x8, [x0]
  4069d8:	ldr	x4, [x21, #912]
  4069dc:	mov	w1, w20
  4069e0:	ldr	x8, [x8, #24]
  4069e4:	blr	x8
  4069e8:	ldr	x8, [x19, #8]
  4069ec:	cbnz	x8, 406a0c <sqrt@plt+0x527c>
  4069f0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4069f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4069f8:	add	x1, x1, #0xed0
  4069fc:	add	x0, x0, #0x5c4
  406a00:	mov	x2, x1
  406a04:	mov	x3, x1
  406a08:	bl	409b50 <sqrt@plt+0x83c0>
  406a0c:	ldr	x0, [x19, #16]
  406a10:	ldr	x8, [x21, #912]
  406a14:	b	406dc8 <sqrt@plt+0x5638>
  406a18:	bl	405a04 <sqrt@plt+0x4274>
  406a1c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a20:	mov	x19, x0
  406a24:	ldr	x0, [x8, #888]
  406a28:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a2c:	ldr	w3, [x19, #8]
  406a30:	ldr	x2, [x19, #16]
  406a34:	ldr	x8, [x0]
  406a38:	ldr	x4, [x22, #912]
  406a3c:	mov	w1, w20
  406a40:	ldr	x8, [x8, #24]
  406a44:	blr	x8
  406a48:	ldr	x23, [x19, #8]
  406a4c:	cbz	x23, 40706c <sqrt@plt+0x58dc>
  406a50:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406a54:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a58:	mov	x24, xzr
  406a5c:	add	x20, x20, #0x5c4
  406a60:	add	x21, x21, #0xed0
  406a64:	mov	x8, x23
  406a68:	cmp	x8, x24
  406a6c:	b.hi	406a94 <sqrt@plt+0x5304>  // b.pmore
  406a70:	b	406a80 <sqrt@plt+0x52f0>
  406a74:	ldr	x8, [x19, #8]
  406a78:	cmp	x8, x24
  406a7c:	b.hi	406a94 <sqrt@plt+0x5304>  // b.pmore
  406a80:	mov	x0, x20
  406a84:	mov	x1, x21
  406a88:	mov	x2, x21
  406a8c:	mov	x3, x21
  406a90:	bl	409b50 <sqrt@plt+0x83c0>
  406a94:	ldr	x0, [x19, #16]
  406a98:	ldr	x8, [x22, #912]
  406a9c:	ldr	w9, [x0, x24, lsl #2]
  406aa0:	ldr	w10, [x8, #8]
  406aa4:	add	x24, x24, #0x2
  406aa8:	cmp	x24, x23
  406aac:	add	w9, w10, w9
  406ab0:	str	w9, [x8, #8]
  406ab4:	b.cc	406a74 <sqrt@plt+0x52e4>  // b.lo, b.ul, b.last
  406ab8:	cmp	x23, #0x2
  406abc:	b.cc	407134 <sqrt@plt+0x59a4>  // b.lo, b.ul, b.last
  406ac0:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406ac4:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ac8:	mov	w24, #0x1                   	// #1
  406acc:	add	x20, x20, #0x5c4
  406ad0:	add	x21, x21, #0xed0
  406ad4:	b	406af4 <sqrt@plt+0x5364>
  406ad8:	ldr	w9, [x0, x24, lsl #2]
  406adc:	ldr	w10, [x8, #12]
  406ae0:	add	x24, x24, #0x2
  406ae4:	cmp	x24, x23
  406ae8:	add	w9, w10, w9
  406aec:	str	w9, [x8, #12]
  406af0:	b.cs	407134 <sqrt@plt+0x59a4>  // b.hs, b.nlast
  406af4:	ldr	x9, [x19, #8]
  406af8:	cmp	x9, x24
  406afc:	b.hi	406ad8 <sqrt@plt+0x5348>  // b.pmore
  406b00:	mov	x0, x20
  406b04:	mov	x1, x21
  406b08:	mov	x2, x21
  406b0c:	mov	x3, x21
  406b10:	bl	409b50 <sqrt@plt+0x83c0>
  406b14:	ldr	x0, [x19, #16]
  406b18:	ldr	x8, [x22, #912]
  406b1c:	b	406ad8 <sqrt@plt+0x5348>
  406b20:	mov	w0, #0x1                   	// #1
  406b24:	bl	40502c <sqrt@plt+0x389c>
  406b28:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b2c:	mov	x19, x0
  406b30:	ldr	x0, [x8, #888]
  406b34:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b38:	ldr	w3, [x19, #8]
  406b3c:	ldr	x2, [x19, #16]
  406b40:	ldr	x8, [x0]
  406b44:	ldr	x4, [x20, #912]
  406b48:	mov	w1, #0x63                  	// #99
  406b4c:	b	406d94 <sqrt@plt+0x5604>
  406b50:	mov	w0, #0x2                   	// #2
  406b54:	bl	40502c <sqrt@plt+0x389c>
  406b58:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b5c:	mov	x19, x0
  406b60:	ldr	x0, [x8, #888]
  406b64:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b68:	ldr	w3, [x19, #8]
  406b6c:	ldr	x2, [x19, #16]
  406b70:	ldr	x8, [x0]
  406b74:	ldr	x4, [x22, #912]
  406b78:	mov	w1, #0x6c                  	// #108
  406b7c:	ldr	x8, [x8, #24]
  406b80:	blr	x8
  406b84:	ldr	x23, [x19, #8]
  406b88:	cbz	x23, 40706c <sqrt@plt+0x58dc>
  406b8c:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406b90:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b94:	mov	x24, xzr
  406b98:	add	x20, x20, #0x5c4
  406b9c:	add	x21, x21, #0xed0
  406ba0:	mov	x8, x23
  406ba4:	cmp	x8, x24
  406ba8:	b.hi	406bd0 <sqrt@plt+0x5440>  // b.pmore
  406bac:	b	406bbc <sqrt@plt+0x542c>
  406bb0:	ldr	x8, [x19, #8]
  406bb4:	cmp	x8, x24
  406bb8:	b.hi	406bd0 <sqrt@plt+0x5440>  // b.pmore
  406bbc:	mov	x0, x20
  406bc0:	mov	x1, x21
  406bc4:	mov	x2, x21
  406bc8:	mov	x3, x21
  406bcc:	bl	409b50 <sqrt@plt+0x83c0>
  406bd0:	ldr	x0, [x19, #16]
  406bd4:	ldr	x8, [x22, #912]
  406bd8:	ldr	w9, [x0, x24, lsl #2]
  406bdc:	ldr	w10, [x8, #8]
  406be0:	add	x24, x24, #0x2
  406be4:	cmp	x24, x23
  406be8:	add	w9, w10, w9
  406bec:	str	w9, [x8, #8]
  406bf0:	b.cc	406bb0 <sqrt@plt+0x5420>  // b.lo, b.ul, b.last
  406bf4:	cmp	x23, #0x2
  406bf8:	b.cc	407134 <sqrt@plt+0x59a4>  // b.lo, b.ul, b.last
  406bfc:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406c00:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c04:	mov	w24, #0x1                   	// #1
  406c08:	add	x20, x20, #0x5c4
  406c0c:	add	x21, x21, #0xed0
  406c10:	b	406c30 <sqrt@plt+0x54a0>
  406c14:	ldr	w9, [x0, x24, lsl #2]
  406c18:	ldr	w10, [x8, #12]
  406c1c:	add	x24, x24, #0x2
  406c20:	cmp	x24, x23
  406c24:	add	w9, w10, w9
  406c28:	str	w9, [x8, #12]
  406c2c:	b.cs	407134 <sqrt@plt+0x59a4>  // b.hs, b.nlast
  406c30:	ldr	x9, [x19, #8]
  406c34:	cmp	x9, x24
  406c38:	b.hi	406c14 <sqrt@plt+0x5484>  // b.pmore
  406c3c:	mov	x0, x20
  406c40:	mov	x1, x21
  406c44:	mov	x2, x21
  406c48:	mov	x3, x21
  406c4c:	bl	409b50 <sqrt@plt+0x83c0>
  406c50:	ldr	x0, [x19, #16]
  406c54:	ldr	x8, [x22, #912]
  406c58:	b	406c14 <sqrt@plt+0x5484>
  406c5c:	mov	w0, #0x1                   	// #1
  406c60:	bl	405270 <sqrt@plt+0x3ae0>
  406c64:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c68:	mov	x19, x0
  406c6c:	ldr	x0, [x8, #888]
  406c70:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c74:	ldr	w3, [x19, #8]
  406c78:	ldr	x2, [x19, #16]
  406c7c:	ldr	x8, [x0]
  406c80:	ldr	x4, [x22, #912]
  406c84:	mov	w1, #0x74                  	// #116
  406c88:	ldr	x8, [x8, #24]
  406c8c:	blr	x8
  406c90:	ldr	x23, [x19, #8]
  406c94:	cbz	x23, 40706c <sqrt@plt+0x58dc>
  406c98:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406c9c:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ca0:	mov	x24, xzr
  406ca4:	add	x20, x20, #0x5c4
  406ca8:	add	x21, x21, #0xed0
  406cac:	mov	x8, x23
  406cb0:	cmp	x8, x24
  406cb4:	b.hi	406cdc <sqrt@plt+0x554c>  // b.pmore
  406cb8:	b	406cc8 <sqrt@plt+0x5538>
  406cbc:	ldr	x8, [x19, #8]
  406cc0:	cmp	x8, x24
  406cc4:	b.hi	406cdc <sqrt@plt+0x554c>  // b.pmore
  406cc8:	mov	x0, x20
  406ccc:	mov	x1, x21
  406cd0:	mov	x2, x21
  406cd4:	mov	x3, x21
  406cd8:	bl	409b50 <sqrt@plt+0x83c0>
  406cdc:	ldr	x0, [x19, #16]
  406ce0:	ldr	x8, [x22, #912]
  406ce4:	ldr	w9, [x0, x24, lsl #2]
  406ce8:	ldr	w10, [x8, #8]
  406cec:	add	x24, x24, #0x2
  406cf0:	cmp	x24, x23
  406cf4:	add	w9, w10, w9
  406cf8:	str	w9, [x8, #8]
  406cfc:	b.cc	406cbc <sqrt@plt+0x552c>  // b.lo, b.ul, b.last
  406d00:	cmp	x23, #0x2
  406d04:	b.cc	407134 <sqrt@plt+0x59a4>  // b.lo, b.ul, b.last
  406d08:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406d0c:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d10:	mov	w24, #0x1                   	// #1
  406d14:	add	x20, x20, #0x5c4
  406d18:	add	x21, x21, #0xed0
  406d1c:	b	406d3c <sqrt@plt+0x55ac>
  406d20:	ldr	w9, [x0, x24, lsl #2]
  406d24:	ldr	w10, [x8, #12]
  406d28:	add	x24, x24, #0x2
  406d2c:	cmp	x24, x23
  406d30:	add	w9, w10, w9
  406d34:	str	w9, [x8, #12]
  406d38:	b.cs	407134 <sqrt@plt+0x59a4>  // b.hs, b.nlast
  406d3c:	ldr	x9, [x19, #8]
  406d40:	cmp	x9, x24
  406d44:	b.hi	406d20 <sqrt@plt+0x5590>  // b.pmore
  406d48:	mov	x0, x20
  406d4c:	mov	x1, x21
  406d50:	mov	x2, x21
  406d54:	mov	x3, x21
  406d58:	bl	409b50 <sqrt@plt+0x83c0>
  406d5c:	ldr	x0, [x19, #16]
  406d60:	ldr	x8, [x22, #912]
  406d64:	b	406d20 <sqrt@plt+0x5590>
  406d68:	mov	w0, #0x1                   	// #1
  406d6c:	bl	405270 <sqrt@plt+0x3ae0>
  406d70:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d74:	mov	x19, x0
  406d78:	ldr	x0, [x8, #888]
  406d7c:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d80:	ldr	w3, [x19, #8]
  406d84:	ldr	x2, [x19, #16]
  406d88:	ldr	x8, [x0]
  406d8c:	ldr	x4, [x20, #912]
  406d90:	mov	w1, #0x43                  	// #67
  406d94:	ldr	x8, [x8, #24]
  406d98:	blr	x8
  406d9c:	ldr	x8, [x19, #8]
  406da0:	cbnz	x8, 406dc0 <sqrt@plt+0x5630>
  406da4:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406da8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406dac:	add	x1, x1, #0xed0
  406db0:	add	x0, x0, #0x5c4
  406db4:	mov	x2, x1
  406db8:	mov	x3, x1
  406dbc:	bl	409b50 <sqrt@plt+0x83c0>
  406dc0:	ldr	x0, [x19, #16]
  406dc4:	ldr	x8, [x20, #912]
  406dc8:	ldr	w9, [x0]
  406dcc:	ldr	w10, [x8, #8]
  406dd0:	add	w9, w10, w9
  406dd4:	str	w9, [x8, #8]
  406dd8:	b	407138 <sqrt@plt+0x59a8>
  406ddc:	bl	405a04 <sqrt@plt+0x4274>
  406de0:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406de4:	mov	x19, x0
  406de8:	ldr	x0, [x8, #888]
  406dec:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406df0:	ldr	w3, [x19, #8]
  406df4:	ldr	x2, [x19, #16]
  406df8:	ldr	x8, [x0]
  406dfc:	ldr	x4, [x22, #912]
  406e00:	mov	w1, w20
  406e04:	ldr	x8, [x8, #24]
  406e08:	blr	x8
  406e0c:	ldr	x23, [x19, #8]
  406e10:	cbz	x23, 407130 <sqrt@plt+0x59a0>
  406e14:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406e18:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e1c:	mov	x24, xzr
  406e20:	add	x20, x20, #0x5c4
  406e24:	add	x21, x21, #0xed0
  406e28:	mov	x8, x23
  406e2c:	cmp	x8, x24
  406e30:	b.hi	406e58 <sqrt@plt+0x56c8>  // b.pmore
  406e34:	b	406e44 <sqrt@plt+0x56b4>
  406e38:	ldr	x8, [x19, #8]
  406e3c:	cmp	x8, x24
  406e40:	b.hi	406e58 <sqrt@plt+0x56c8>  // b.pmore
  406e44:	mov	x0, x20
  406e48:	mov	x1, x21
  406e4c:	mov	x2, x21
  406e50:	mov	x3, x21
  406e54:	bl	409b50 <sqrt@plt+0x83c0>
  406e58:	ldr	x0, [x19, #16]
  406e5c:	ldr	x8, [x22, #912]
  406e60:	ldr	w9, [x0, x24, lsl #2]
  406e64:	ldr	w10, [x8, #8]
  406e68:	add	x24, x24, #0x2
  406e6c:	cmp	x24, x23
  406e70:	add	w9, w10, w9
  406e74:	str	w9, [x8, #8]
  406e78:	b.cc	406e38 <sqrt@plt+0x56a8>  // b.lo, b.ul, b.last
  406e7c:	cmp	x23, #0x2
  406e80:	b.cc	407134 <sqrt@plt+0x59a4>  // b.lo, b.ul, b.last
  406e84:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406e88:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e8c:	mov	w24, #0x1                   	// #1
  406e90:	add	x20, x20, #0x5c4
  406e94:	add	x21, x21, #0xed0
  406e98:	b	406eb8 <sqrt@plt+0x5728>
  406e9c:	ldr	w9, [x0, x24, lsl #2]
  406ea0:	ldr	w10, [x8, #12]
  406ea4:	add	x24, x24, #0x2
  406ea8:	cmp	x24, x23
  406eac:	add	w9, w10, w9
  406eb0:	str	w9, [x8, #12]
  406eb4:	b.cs	407134 <sqrt@plt+0x59a4>  // b.hs, b.nlast
  406eb8:	ldr	x9, [x19, #8]
  406ebc:	cmp	x9, x24
  406ec0:	b.hi	406e9c <sqrt@plt+0x570c>  // b.pmore
  406ec4:	mov	x0, x20
  406ec8:	mov	x1, x21
  406ecc:	mov	x2, x21
  406ed0:	mov	x3, x21
  406ed4:	bl	409b50 <sqrt@plt+0x83c0>
  406ed8:	ldr	x0, [x19, #16]
  406edc:	ldr	x8, [x22, #912]
  406ee0:	b	406e9c <sqrt@plt+0x570c>
  406ee4:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ee8:	ldr	x8, [x19, #912]
  406eec:	ldr	x0, [x8, #32]
  406ef0:	bl	406654 <sqrt@plt+0x4ec4>
  406ef4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ef8:	ldr	x0, [x8, #888]
  406efc:	ldr	x1, [x19, #912]
  406f00:	ldr	x8, [x0]
  406f04:	ldr	x8, [x8, #40]
  406f08:	blr	x8
  406f0c:	bl	4064a0 <sqrt@plt+0x4d10>
  406f10:	tbnz	w0, #0, 406f4c <sqrt@plt+0x57bc>
  406f14:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f18:	ldr	w8, [x19, #872]
  406f1c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f20:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  406f24:	add	x1, x1, #0xed0
  406f28:	sub	w8, w8, #0x1
  406f2c:	add	x0, x0, #0x323
  406f30:	mov	x2, x1
  406f34:	mov	x3, x1
  406f38:	str	w8, [x19, #872]
  406f3c:	bl	409b1c <sqrt@plt+0x838c>
  406f40:	ldr	w8, [x19, #872]
  406f44:	add	w8, w8, #0x1
  406f48:	str	w8, [x19, #872]
  406f4c:	ldp	x20, x19, [sp, #48]
  406f50:	ldp	x22, x21, [sp, #32]
  406f54:	ldp	x24, x23, [sp, #16]
  406f58:	ldp	x29, x30, [sp], #64
  406f5c:	ret
  406f60:	mov	w0, #0x4                   	// #4
  406f64:	bl	40502c <sqrt@plt+0x389c>
  406f68:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f6c:	mov	x19, x0
  406f70:	ldr	x0, [x8, #888]
  406f74:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f78:	ldr	w3, [x19, #8]
  406f7c:	ldr	x2, [x19, #16]
  406f80:	ldr	x8, [x0]
  406f84:	ldr	x4, [x22, #912]
  406f88:	mov	w1, #0x61                  	// #97
  406f8c:	ldr	x8, [x8, #24]
  406f90:	blr	x8
  406f94:	ldr	x23, [x19, #8]
  406f98:	cbz	x23, 40706c <sqrt@plt+0x58dc>
  406f9c:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  406fa0:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406fa4:	mov	x24, xzr
  406fa8:	add	x20, x20, #0x5c4
  406fac:	add	x21, x21, #0xed0
  406fb0:	mov	x8, x23
  406fb4:	cmp	x8, x24
  406fb8:	b.hi	406fe0 <sqrt@plt+0x5850>  // b.pmore
  406fbc:	b	406fcc <sqrt@plt+0x583c>
  406fc0:	ldr	x8, [x19, #8]
  406fc4:	cmp	x8, x24
  406fc8:	b.hi	406fe0 <sqrt@plt+0x5850>  // b.pmore
  406fcc:	mov	x0, x20
  406fd0:	mov	x1, x21
  406fd4:	mov	x2, x21
  406fd8:	mov	x3, x21
  406fdc:	bl	409b50 <sqrt@plt+0x83c0>
  406fe0:	ldr	x0, [x19, #16]
  406fe4:	ldr	x8, [x22, #912]
  406fe8:	ldr	w9, [x0, x24, lsl #2]
  406fec:	ldr	w10, [x8, #8]
  406ff0:	add	x24, x24, #0x2
  406ff4:	cmp	x24, x23
  406ff8:	add	w9, w10, w9
  406ffc:	str	w9, [x8, #8]
  407000:	b.cc	406fc0 <sqrt@plt+0x5830>  // b.lo, b.ul, b.last
  407004:	cmp	x23, #0x2
  407008:	b.cc	407134 <sqrt@plt+0x59a4>  // b.lo, b.ul, b.last
  40700c:	adrp	x20, 411000 <_ZdlPvm@@Base+0x18c4>
  407010:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407014:	mov	w24, #0x1                   	// #1
  407018:	add	x20, x20, #0x5c4
  40701c:	add	x21, x21, #0xed0
  407020:	b	407040 <sqrt@plt+0x58b0>
  407024:	ldr	w9, [x0, x24, lsl #2]
  407028:	ldr	w10, [x8, #12]
  40702c:	add	x24, x24, #0x2
  407030:	cmp	x24, x23
  407034:	add	w9, w10, w9
  407038:	str	w9, [x8, #12]
  40703c:	b.cs	407134 <sqrt@plt+0x59a4>  // b.hs, b.nlast
  407040:	ldr	x9, [x19, #8]
  407044:	cmp	x9, x24
  407048:	b.hi	407024 <sqrt@plt+0x5894>  // b.pmore
  40704c:	mov	x0, x20
  407050:	mov	x1, x21
  407054:	mov	x2, x21
  407058:	mov	x3, x21
  40705c:	bl	409b50 <sqrt@plt+0x83c0>
  407060:	ldr	x0, [x19, #16]
  407064:	ldr	x8, [x22, #912]
  407068:	b	407024 <sqrt@plt+0x5894>
  40706c:	ldr	x0, [x19, #16]
  407070:	cbnz	x0, 407138 <sqrt@plt+0x59a8>
  407074:	b	40713c <sqrt@plt+0x59ac>
  407078:	bl	404cd4 <sqrt@plt+0x3544>
  40707c:	mov	w19, w0
  407080:	cmp	w0, #0x3e8
  407084:	b.hi	4070b8 <sqrt@plt+0x5928>  // b.pmore
  407088:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40708c:	ldr	x8, [x20, #912]
  407090:	mov	w9, #0x3e80000             	// #65536000
  407094:	sub	w9, w9, w19, lsl #16
  407098:	ldr	x0, [x8, #32]
  40709c:	mov	w8, #0x4dd3                	// #19923
  4070a0:	movk	w8, #0x1062, lsl #16
  4070a4:	umull	x8, w9, w8
  4070a8:	lsr	x1, x8, #38
  4070ac:	bl	40881c <sqrt@plt+0x708c>
  4070b0:	ldr	x1, [x20, #912]
  4070b4:	b	4070f8 <sqrt@plt+0x5968>
  4070b8:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4070bc:	ldr	x22, [x21, #912]
  4070c0:	ldr	x20, [x22, #32]
  4070c4:	cbz	x20, 4070dc <sqrt@plt+0x594c>
  4070c8:	mov	x0, x20
  4070cc:	bl	408634 <sqrt@plt+0x6ea4>
  4070d0:	mov	x0, x20
  4070d4:	bl	40f730 <_ZdlPv@@Base>
  4070d8:	ldr	x22, [x21, #912]
  4070dc:	mov	w0, #0x28                  	// #40
  4070e0:	bl	40f68c <_Znwm@@Base>
  4070e4:	ldr	x1, [x22, #24]
  4070e8:	mov	x20, x0
  4070ec:	bl	408604 <sqrt@plt+0x6e74>
  4070f0:	ldr	x1, [x21, #912]
  4070f4:	str	x20, [x1, #32]
  4070f8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4070fc:	ldr	x0, [x8, #888]
  407100:	ldr	x8, [x0]
  407104:	ldr	x8, [x8, #40]
  407108:	blr	x8
  40710c:	bl	404cd4 <sqrt@plt+0x3544>
  407110:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407114:	ldr	x8, [x8, #912]
  407118:	ldr	w9, [x8, #8]
  40711c:	add	w9, w9, w19
  407120:	str	w9, [x8, #8]
  407124:	bl	4064a0 <sqrt@plt+0x4d10>
  407128:	tbz	w0, #0, 406f14 <sqrt@plt+0x5784>
  40712c:	b	406f4c <sqrt@plt+0x57bc>
  407130:	ldr	x0, [x19, #16]
  407134:	cbz	x0, 40713c <sqrt@plt+0x59ac>
  407138:	bl	401640 <_ZdaPv@plt>
  40713c:	mov	x0, x19
  407140:	ldp	x20, x19, [sp, #48]
  407144:	ldp	x22, x21, [sp, #32]
  407148:	ldp	x24, x23, [sp, #16]
  40714c:	ldp	x29, x30, [sp], #64
  407150:	b	40f730 <_ZdlPv@@Base>
  407154:	mov	x19, x0
  407158:	mov	x0, x20
  40715c:	bl	40f730 <_ZdlPv@@Base>
  407160:	mov	x0, x19
  407164:	bl	401720 <_Unwind_Resume@plt>
  407168:	sub	sp, sp, #0x40
  40716c:	stp	x29, x30, [sp, #16]
  407170:	str	x21, [sp, #32]
  407174:	stp	x20, x19, [sp, #48]
  407178:	add	x29, sp, #0x10
  40717c:	bl	405eec <sqrt@plt+0x475c>
  407180:	ldrb	w1, [x0]
  407184:	mov	x19, x0
  407188:	sub	w8, w1, #0x46
  40718c:	cmp	w8, #0x2f
  407190:	b.hi	4071bc <sqrt@plt+0x5a2c>  // b.pmore
  407194:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  407198:	add	x9, x9, #0x70
  40719c:	adr	x10, 4071ac <sqrt@plt+0x5a1c>
  4071a0:	ldrb	w11, [x9, x8]
  4071a4:	add	x10, x10, x11, lsl #2
  4071a8:	br	x10
  4071ac:	bl	405a9c <sqrt@plt+0x430c>
  4071b0:	mov	x20, x0
  4071b4:	bl	4063dc <sqrt@plt+0x4c4c>
  4071b8:	b	40744c <sqrt@plt+0x5cbc>
  4071bc:	mov	x0, sp
  4071c0:	bl	4098e0 <sqrt@plt+0x8150>
  4071c4:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4071cc:	add	x2, x2, #0xed0
  4071d0:	add	x0, x0, #0x3e4
  4071d4:	mov	x1, sp
  4071d8:	mov	x3, x2
  4071dc:	bl	409b1c <sqrt@plt+0x838c>
  4071e0:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071e4:	ldr	x0, [x20, #896]
  4071e8:	bl	401590 <getc@plt>
  4071ec:	cmn	w0, #0x1
  4071f0:	b.eq	407454 <sqrt@plt+0x5cc4>  // b.none
  4071f4:	cmp	w0, #0xa
  4071f8:	b.ne	4071e4 <sqrt@plt+0x5a54>  // b.any
  4071fc:	b	407280 <sqrt@plt+0x5af0>
  407200:	bl	404cd4 <sqrt@plt+0x3544>
  407204:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407208:	ldr	x8, [x8, #912]
  40720c:	ldr	w9, [x8, #4]
  407210:	cmp	w0, w9
  407214:	csel	w9, wzr, w0, eq  // eq = none
  407218:	str	w9, [x8, #16]
  40721c:	bl	4064a0 <sqrt@plt+0x4d10>
  407220:	mov	w20, wzr
  407224:	tbz	w0, #0, 407398 <sqrt@plt+0x5c08>
  407228:	b	407458 <sqrt@plt+0x5cc8>
  40722c:	bl	404cd4 <sqrt@plt+0x3544>
  407230:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407234:	ldr	x8, [x8, #912]
  407238:	str	w0, [x8, #20]
  40723c:	bl	4064a0 <sqrt@plt+0x4d10>
  407240:	tbz	w0, #0, 407398 <sqrt@plt+0x5c08>
  407244:	b	407454 <sqrt@plt+0x5cc4>
  407248:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40724c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407250:	add	x1, x1, #0xed0
  407254:	add	x0, x0, #0x395
  407258:	mov	x2, x1
  40725c:	mov	x3, x1
  407260:	bl	409ae8 <sqrt@plt+0x8358>
  407264:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407268:	ldr	x0, [x20, #896]
  40726c:	bl	401590 <getc@plt>
  407270:	cmn	w0, #0x1
  407274:	b.eq	407454 <sqrt@plt+0x5cc4>  // b.none
  407278:	cmp	w0, #0xa
  40727c:	b.ne	407268 <sqrt@plt+0x5ad8>  // b.any
  407280:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407284:	ldr	w9, [x8, #872]
  407288:	mov	w20, wzr
  40728c:	add	w9, w9, #0x1
  407290:	str	w9, [x8, #872]
  407294:	b	407458 <sqrt@plt+0x5cc8>
  407298:	bl	405a9c <sqrt@plt+0x430c>
  40729c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072a0:	ldr	w8, [x8, #904]
  4072a4:	mov	x20, x0
  4072a8:	cmp	w8, #0x0
  4072ac:	b.le	407418 <sqrt@plt+0x5c88>
  4072b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4072b4:	add	x1, x1, #0x3dc
  4072b8:	mov	w2, #0x7                   	// #7
  4072bc:	mov	x0, x20
  4072c0:	bl	4015a0 <strncmp@plt>
  4072c4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072c8:	ldr	x8, [x8, #888]
  4072cc:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072d0:	ldr	x2, [x9, #912]
  4072d4:	ldr	x9, [x8]
  4072d8:	cbz	w0, 407438 <sqrt@plt+0x5ca8>
  4072dc:	ldr	x9, [x9, #80]
  4072e0:	b	40743c <sqrt@plt+0x5cac>
  4072e4:	bl	404cd4 <sqrt@plt+0x3544>
  4072e8:	mov	w20, w0
  4072ec:	bl	405eec <sqrt@plt+0x475c>
  4072f0:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072f4:	ldr	x8, [x8, #888]
  4072f8:	mov	x21, x0
  4072fc:	mov	w1, w20
  407300:	mov	x2, x21
  407304:	mov	x0, x8
  407308:	bl	407fc4 <sqrt@plt+0x6834>
  40730c:	mov	x0, x21
  407310:	b	40738c <sqrt@plt+0x5bfc>
  407314:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407318:	add	x0, x0, #0x360
  40731c:	b	407328 <sqrt@plt+0x5b98>
  407320:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407324:	add	x0, x0, #0x37b
  407328:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40732c:	add	x1, x1, #0xed0
  407330:	mov	x2, x1
  407334:	mov	x3, x1
  407338:	bl	409ae8 <sqrt@plt+0x8358>
  40733c:	bl	4064a0 <sqrt@plt+0x4d10>
  407340:	tbz	w0, #0, 407398 <sqrt@plt+0x5c08>
  407344:	b	407454 <sqrt@plt+0x5cc4>
  407348:	bl	4064a0 <sqrt@plt+0x4d10>
  40734c:	tbz	w0, #0, 4073d8 <sqrt@plt+0x5c48>
  407350:	mov	w20, #0x1                   	// #1
  407354:	b	407458 <sqrt@plt+0x5cc8>
  407358:	bl	405eec <sqrt@plt+0x475c>
  40735c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407360:	ldr	x8, [x8, #888]
  407364:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407368:	ldr	x2, [x10, #912]
  40736c:	mov	x20, x0
  407370:	ldr	x9, [x8]
  407374:	mov	w3, #0x75                  	// #117
  407378:	mov	x0, x8
  40737c:	mov	x1, x20
  407380:	ldr	x9, [x9, #80]
  407384:	blr	x9
  407388:	mov	x0, x20
  40738c:	bl	401640 <_ZdaPv@plt>
  407390:	bl	4064a0 <sqrt@plt+0x4d10>
  407394:	tbnz	w0, #0, 407454 <sqrt@plt+0x5cc4>
  407398:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40739c:	ldr	w8, [x21, #872]
  4073a0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4073a8:	add	x1, x1, #0xed0
  4073ac:	sub	w8, w8, #0x1
  4073b0:	add	x0, x0, #0x323
  4073b4:	mov	x2, x1
  4073b8:	mov	x3, x1
  4073bc:	str	w8, [x21, #872]
  4073c0:	bl	409b1c <sqrt@plt+0x838c>
  4073c4:	ldr	w8, [x21, #872]
  4073c8:	mov	w20, wzr
  4073cc:	add	w8, w8, #0x1
  4073d0:	str	w8, [x21, #872]
  4073d4:	b	407458 <sqrt@plt+0x5cc8>
  4073d8:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073dc:	ldr	w8, [x20, #872]
  4073e0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4073e8:	add	x1, x1, #0xed0
  4073ec:	sub	w8, w8, #0x1
  4073f0:	add	x0, x0, #0x323
  4073f4:	mov	x2, x1
  4073f8:	mov	x3, x1
  4073fc:	str	w8, [x20, #872]
  407400:	bl	409b1c <sqrt@plt+0x838c>
  407404:	ldr	w8, [x20, #872]
  407408:	add	w8, w8, #0x1
  40740c:	str	w8, [x20, #872]
  407410:	mov	w20, #0x1                   	// #1
  407414:	b	407458 <sqrt@plt+0x5cc8>
  407418:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40741c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407420:	add	x1, x1, #0xed0
  407424:	add	x0, x0, #0x3ad
  407428:	mov	x2, x1
  40742c:	mov	x3, x1
  407430:	bl	409ae8 <sqrt@plt+0x8358>
  407434:	b	40744c <sqrt@plt+0x5cbc>
  407438:	ldr	x9, [x9, #88]
  40743c:	mov	w3, #0x70                  	// #112
  407440:	mov	x0, x8
  407444:	mov	x1, x20
  407448:	blr	x9
  40744c:	mov	x0, x20
  407450:	bl	401640 <_ZdaPv@plt>
  407454:	mov	w20, wzr
  407458:	mov	x0, x19
  40745c:	bl	401640 <_ZdaPv@plt>
  407460:	mov	w0, w20
  407464:	ldp	x20, x19, [sp, #48]
  407468:	ldr	x21, [sp, #32]
  40746c:	ldp	x29, x30, [sp, #16]
  407470:	add	sp, sp, #0x40
  407474:	ret
  407478:	sub	sp, sp, #0x80
  40747c:	stp	x29, x30, [sp, #32]
  407480:	stp	x28, x27, [sp, #48]
  407484:	stp	x26, x25, [sp, #64]
  407488:	stp	x24, x23, [sp, #80]
  40748c:	stp	x22, x21, [sp, #96]
  407490:	stp	x20, x19, [sp, #112]
  407494:	add	x29, sp, #0x20
  407498:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40749c:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074a0:	mov	w8, #0x1                   	// #1
  4074a4:	str	wzr, [x24, #904]
  4074a8:	str	w8, [x22, #872]
  4074ac:	ldrb	w8, [x0]
  4074b0:	mov	x19, x0
  4074b4:	adrp	x25, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074b8:	cmp	w8, #0x2d
  4074bc:	b.ne	4074c8 <sqrt@plt+0x5d38>  // b.any
  4074c0:	ldrb	w8, [x19, #1]
  4074c4:	cbz	w8, 407520 <sqrt@plt+0x5d90>
  4074c8:	bl	401650 <__errno_location@plt>
  4074cc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  4074d0:	mov	x20, x0
  4074d4:	str	wzr, [x0]
  4074d8:	add	x1, x1, #0x954
  4074dc:	mov	x0, x19
  4074e0:	bl	401670 <fopen@plt>
  4074e4:	str	x0, [x25, #896]
  4074e8:	cbz	x0, 4074f4 <sqrt@plt+0x5d64>
  4074ec:	ldr	w8, [x20]
  4074f0:	cbz	w8, 40752c <sqrt@plt+0x5d9c>
  4074f4:	add	x0, sp, #0x10
  4074f8:	mov	x1, x19
  4074fc:	bl	409898 <sqrt@plt+0x8108>
  407500:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407504:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407508:	add	x2, x2, #0xed0
  40750c:	add	x0, x0, #0x3fb
  407510:	add	x1, sp, #0x10
  407514:	mov	x3, x2
  407518:	bl	409ae8 <sqrt@plt+0x8358>
  40751c:	b	407ed4 <sqrt@plt+0x6744>
  407520:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407524:	ldr	x8, [x8, #496]
  407528:	str	x8, [x25, #896]
  40752c:	mov	x0, x19
  407530:	bl	406344 <sqrt@plt+0x4bb4>
  407534:	adrp	x28, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407538:	ldr	x0, [x28, #912]
  40753c:	cbz	x0, 407584 <sqrt@plt+0x5df4>
  407540:	ldr	x19, [x0, #24]
  407544:	cbz	x19, 40755c <sqrt@plt+0x5dcc>
  407548:	mov	x0, x19
  40754c:	bl	408634 <sqrt@plt+0x6ea4>
  407550:	mov	x0, x19
  407554:	bl	40f730 <_ZdlPv@@Base>
  407558:	ldr	x0, [x28, #912]
  40755c:	ldr	x19, [x0, #32]
  407560:	cbz	x19, 407578 <sqrt@plt+0x5de8>
  407564:	mov	x0, x19
  407568:	bl	408634 <sqrt@plt+0x6ea4>
  40756c:	mov	x0, x19
  407570:	bl	40f730 <_ZdlPv@@Base>
  407574:	ldr	x0, [x28, #912]
  407578:	cbz	x0, 407580 <sqrt@plt+0x5df0>
  40757c:	bl	40f730 <_ZdlPv@@Base>
  407580:	str	xzr, [x28, #912]
  407584:	mov	w0, #0x28                  	// #40
  407588:	bl	40f68c <_Znwm@@Base>
  40758c:	mov	x19, x0
  407590:	str	x0, [x28, #912]
  407594:	mov	w0, #0x28                  	// #40
  407598:	bl	40f68c <_Znwm@@Base>
  40759c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  4075a0:	ldr	x20, [x8, #1048]
  4075a4:	str	wzr, [x0]
  4075a8:	str	x0, [x19, #24]
  4075ac:	str	x20, [x0, #32]
  4075b0:	mov	w0, #0x28                  	// #40
  4075b4:	bl	40f68c <_Znwm@@Base>
  4075b8:	movi	d0, #0xffffffff
  4075bc:	movi	v1.2d, #0xffffffffffffffff
  4075c0:	str	wzr, [x0]
  4075c4:	str	x20, [x0, #32]
  4075c8:	str	x0, [x19, #32]
  4075cc:	str	xzr, [x19, #16]
  4075d0:	stp	d0, d1, [x19]
  4075d4:	bl	406174 <sqrt@plt+0x49e4>
  4075d8:	cmn	w0, #0x1
  4075dc:	b.eq	407ed4 <sqrt@plt+0x6744>  // b.none
  4075e0:	cmp	w0, #0x78
  4075e4:	b.eq	407604 <sqrt@plt+0x5e74>  // b.none
  4075e8:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4075f0:	add	x1, x1, #0xed0
  4075f4:	add	x0, x0, #0x410
  4075f8:	mov	x2, x1
  4075fc:	mov	x3, x1
  407600:	bl	409b50 <sqrt@plt+0x83c0>
  407604:	bl	405eec <sqrt@plt+0x475c>
  407608:	ldrb	w8, [x0]
  40760c:	mov	x19, x0
  407610:	cmp	w8, #0x54
  407614:	b.eq	407634 <sqrt@plt+0x5ea4>  // b.none
  407618:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40761c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407620:	add	x1, x1, #0xed0
  407624:	add	x0, x0, #0x410
  407628:	mov	x2, x1
  40762c:	mov	x3, x1
  407630:	bl	409b50 <sqrt@plt+0x83c0>
  407634:	mov	x0, x19
  407638:	bl	401640 <_ZdaPv@plt>
  40763c:	bl	405eec <sqrt@plt+0x475c>
  407640:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407644:	ldr	x9, [x21, #888]
  407648:	mov	x19, x0
  40764c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407650:	cbz	x9, 407690 <sqrt@plt+0x5f00>
  407654:	ldr	x0, [x8, #880]
  407658:	cbz	x0, 407668 <sqrt@plt+0x5ed8>
  40765c:	mov	x1, x19
  407660:	bl	401680 <strcmp@plt>
  407664:	cbz	w0, 407684 <sqrt@plt+0x5ef4>
  407668:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40766c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407670:	add	x1, x1, #0xed0
  407674:	add	x0, x0, #0x458
  407678:	mov	x2, x1
  40767c:	mov	x3, x1
  407680:	bl	409b50 <sqrt@plt+0x83c0>
  407684:	mov	x0, x19
  407688:	bl	401640 <_ZdaPv@plt>
  40768c:	b	4076b8 <sqrt@plt+0x5f28>
  407690:	str	x19, [x8, #880]
  407694:	bl	40c40c <sqrt@plt+0xac7c>
  407698:	cbnz	w0, 4076b8 <sqrt@plt+0x5f28>
  40769c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076a0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4076a4:	add	x1, x1, #0xed0
  4076a8:	add	x0, x0, #0x430
  4076ac:	mov	x2, x1
  4076b0:	mov	x3, x1
  4076b4:	bl	409b50 <sqrt@plt+0x83c0>
  4076b8:	bl	4064a0 <sqrt@plt+0x4d10>
  4076bc:	tbnz	w0, #0, 4076f4 <sqrt@plt+0x5f64>
  4076c0:	ldr	w8, [x22, #872]
  4076c4:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4076cc:	add	x1, x1, #0xed0
  4076d0:	sub	w8, w8, #0x1
  4076d4:	add	x0, x0, #0x323
  4076d8:	mov	x2, x1
  4076dc:	mov	x3, x1
  4076e0:	str	w8, [x22, #872]
  4076e4:	bl	409b1c <sqrt@plt+0x838c>
  4076e8:	ldr	w8, [x22, #872]
  4076ec:	add	w8, w8, #0x1
  4076f0:	str	w8, [x22, #872]
  4076f4:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  4076f8:	ldr	w8, [x8, #1476]
  4076fc:	ldr	x9, [x28, #912]
  407700:	add	w8, w8, w8, lsl #2
  407704:	lsl	w8, w8, #1
  407708:	str	w8, [x9, #4]
  40770c:	bl	406174 <sqrt@plt+0x49e4>
  407710:	cmp	w0, #0x78
  407714:	b.eq	407734 <sqrt@plt+0x5fa4>  // b.none
  407718:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40771c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407720:	add	x1, x1, #0xed0
  407724:	add	x0, x0, #0x47b
  407728:	mov	x2, x1
  40772c:	mov	x3, x1
  407730:	bl	409b50 <sqrt@plt+0x83c0>
  407734:	bl	405eec <sqrt@plt+0x475c>
  407738:	ldrb	w8, [x0]
  40773c:	mov	x19, x0
  407740:	cmp	w8, #0x72
  407744:	b.eq	407764 <sqrt@plt+0x5fd4>  // b.none
  407748:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40774c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407750:	add	x1, x1, #0xed0
  407754:	add	x0, x0, #0x47b
  407758:	mov	x2, x1
  40775c:	mov	x3, x1
  407760:	bl	409b50 <sqrt@plt+0x83c0>
  407764:	mov	x0, x19
  407768:	bl	401640 <_ZdaPv@plt>
  40776c:	bl	404cd4 <sqrt@plt+0x3544>
  407770:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407774:	ldr	w8, [x8, #3832]
  407778:	cmp	w0, w8
  40777c:	b.eq	40779c <sqrt@plt+0x600c>  // b.none
  407780:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407784:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407788:	add	x1, x1, #0xed0
  40778c:	add	x0, x0, #0x49e
  407790:	mov	x2, x1
  407794:	mov	x3, x1
  407798:	bl	409b50 <sqrt@plt+0x83c0>
  40779c:	bl	404cd4 <sqrt@plt+0x3544>
  4077a0:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  4077a4:	ldr	w8, [x8, #1468]
  4077a8:	cmp	w0, w8
  4077ac:	b.eq	4077cc <sqrt@plt+0x603c>  // b.none
  4077b0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077b4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4077b8:	add	x1, x1, #0xed0
  4077bc:	add	x0, x0, #0x4b8
  4077c0:	mov	x2, x1
  4077c4:	mov	x3, x1
  4077c8:	bl	409b50 <sqrt@plt+0x83c0>
  4077cc:	bl	404cd4 <sqrt@plt+0x3544>
  4077d0:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  4077d4:	ldr	w8, [x8, #1472]
  4077d8:	cmp	w0, w8
  4077dc:	b.eq	4077fc <sqrt@plt+0x606c>  // b.none
  4077e0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4077e8:	add	x1, x1, #0xed0
  4077ec:	add	x0, x0, #0x4e1
  4077f0:	mov	x2, x1
  4077f4:	mov	x3, x1
  4077f8:	bl	409b50 <sqrt@plt+0x83c0>
  4077fc:	bl	4064a0 <sqrt@plt+0x4d10>
  407800:	tbnz	w0, #0, 407838 <sqrt@plt+0x60a8>
  407804:	ldr	w8, [x22, #872]
  407808:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40780c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407810:	add	x1, x1, #0xed0
  407814:	sub	w8, w8, #0x1
  407818:	add	x0, x0, #0x323
  40781c:	mov	x2, x1
  407820:	mov	x3, x1
  407824:	str	w8, [x22, #872]
  407828:	bl	409b1c <sqrt@plt+0x838c>
  40782c:	ldr	w8, [x22, #872]
  407830:	add	w8, w8, #0x1
  407834:	str	w8, [x22, #872]
  407838:	bl	406174 <sqrt@plt+0x49e4>
  40783c:	cmp	w0, #0x78
  407840:	b.eq	407860 <sqrt@plt+0x60d0>  // b.none
  407844:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407848:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40784c:	add	x1, x1, #0xed0
  407850:	add	x0, x0, #0x508
  407854:	mov	x2, x1
  407858:	mov	x3, x1
  40785c:	bl	409b50 <sqrt@plt+0x83c0>
  407860:	bl	405eec <sqrt@plt+0x475c>
  407864:	ldrb	w8, [x0]
  407868:	mov	x19, x0
  40786c:	cmp	w8, #0x69
  407870:	b.eq	407890 <sqrt@plt+0x6100>  // b.none
  407874:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407878:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40787c:	add	x1, x1, #0xed0
  407880:	add	x0, x0, #0x508
  407884:	mov	x2, x1
  407888:	mov	x3, x1
  40788c:	bl	409b50 <sqrt@plt+0x83c0>
  407890:	mov	x0, x19
  407894:	bl	401640 <_ZdaPv@plt>
  407898:	bl	4064a0 <sqrt@plt+0x4d10>
  40789c:	tbnz	w0, #0, 4078d4 <sqrt@plt+0x6144>
  4078a0:	ldr	w8, [x22, #872]
  4078a4:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4078ac:	add	x1, x1, #0xed0
  4078b0:	sub	w8, w8, #0x1
  4078b4:	add	x0, x0, #0x323
  4078b8:	mov	x2, x1
  4078bc:	mov	x3, x1
  4078c0:	str	w8, [x22, #872]
  4078c4:	bl	409b1c <sqrt@plt+0x838c>
  4078c8:	ldr	w8, [x22, #872]
  4078cc:	add	w8, w8, #0x1
  4078d0:	str	w8, [x22, #872]
  4078d4:	ldr	x8, [x21, #888]
  4078d8:	cbnz	x8, 4078e4 <sqrt@plt+0x6154>
  4078dc:	bl	403ae8 <sqrt@plt+0x2358>
  4078e0:	str	x0, [x21, #888]
  4078e4:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078e8:	adrp	x19, 411000 <_ZdlPvm@@Base+0x18c4>
  4078ec:	adrp	x23, 411000 <_ZdlPvm@@Base+0x18c4>
  4078f0:	adrp	x22, 411000 <_ZdlPvm@@Base+0x18c4>
  4078f4:	add	x20, x20, #0xed0
  4078f8:	add	x19, x19, #0xa0
  4078fc:	add	x23, x23, #0x1c3
  407900:	add	x22, x22, #0x554
  407904:	b	407918 <sqrt@plt+0x6188>
  407908:	ldr	x0, [x21, #888]
  40790c:	ldr	x2, [x28, #912]
  407910:	mov	x3, xzr
  407914:	bl	4081f0 <sqrt@plt+0x6a60>
  407918:	bl	406174 <sqrt@plt+0x49e4>
  40791c:	mov	x26, x0
  407920:	add	w8, w26, #0x1
  407924:	cmp	w8, #0x79
  407928:	b.hi	407c00 <sqrt@plt+0x6470>  // b.pmore
  40792c:	adr	x9, 407918 <sqrt@plt+0x6188>
  407930:	ldrh	w10, [x19, x8, lsl #1]
  407934:	add	x9, x9, x10, lsl #2
  407938:	mov	w27, wzr
  40793c:	br	x9
  407940:	bl	405e10 <sqrt@plt+0x4680>
  407944:	ldr	w8, [x24, #904]
  407948:	mov	x27, x0
  40794c:	cmp	w8, #0x0
  407950:	b.gt	407974 <sqrt@plt+0x61e4>
  407954:	add	x0, sp, #0x10
  407958:	mov	w1, w26
  40795c:	bl	4098e0 <sqrt@plt+0x8150>
  407960:	add	x1, sp, #0x10
  407964:	mov	x0, x23
  407968:	mov	x2, x20
  40796c:	mov	x3, x20
  407970:	bl	409b50 <sqrt@plt+0x83c0>
  407974:	sub	w8, w27, #0x30
  407978:	cmp	w8, #0xa
  40797c:	b.cc	40799c <sqrt@plt+0x620c>  // b.lo, b.ul, b.last
  407980:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407984:	add	x0, x0, #0x52b
  407988:	mov	x1, x20
  40798c:	mov	x2, x20
  407990:	mov	x3, x20
  407994:	bl	409ae8 <sqrt@plt+0x8358>
  407998:	mov	w27, wzr
  40799c:	strb	w26, [sp, #12]
  4079a0:	strb	w27, [sp, #13]
  4079a4:	strb	wzr, [sp, #14]
  4079a8:	bl	401650 <__errno_location@plt>
  4079ac:	mov	x26, x0
  4079b0:	str	wzr, [x0]
  4079b4:	add	x0, sp, #0xc
  4079b8:	mov	w2, #0xa                   	// #10
  4079bc:	mov	x1, xzr
  4079c0:	bl	401500 <strtol@plt>
  4079c4:	ldr	w8, [x26]
  4079c8:	mov	x26, x0
  4079cc:	cbz	w8, 4079e8 <sqrt@plt+0x6258>
  4079d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4079d4:	add	x0, x0, #0x53a
  4079d8:	mov	x1, x20
  4079dc:	mov	x2, x20
  4079e0:	mov	x3, x20
  4079e4:	bl	409ae8 <sqrt@plt+0x8358>
  4079e8:	ldr	x8, [x28, #912]
  4079ec:	ldr	w9, [x8, #8]
  4079f0:	add	w9, w9, w26
  4079f4:	str	w9, [x8, #8]
  4079f8:	bl	405e10 <sqrt@plt+0x4680>
  4079fc:	mov	x1, x0
  407a00:	cmp	w1, #0xa
  407a04:	b.eq	407a10 <sqrt@plt+0x6280>  // b.none
  407a08:	cmn	w1, #0x1
  407a0c:	b.ne	407908 <sqrt@plt+0x6178>  // b.any
  407a10:	mov	x0, x22
  407a14:	mov	x1, x20
  407a18:	mov	x2, x20
  407a1c:	mov	x3, x20
  407a20:	bl	409ae8 <sqrt@plt+0x8358>
  407a24:	b	407918 <sqrt@plt+0x6188>
  407a28:	ldr	x0, [x25, #896]
  407a2c:	bl	401590 <getc@plt>
  407a30:	cmn	w0, #0x1
  407a34:	b.eq	407918 <sqrt@plt+0x6188>  // b.none
  407a38:	cmp	w0, #0xa
  407a3c:	b.ne	407a28 <sqrt@plt+0x6298>  // b.any
  407a40:	b	407c3c <sqrt@plt+0x64ac>
  407a44:	ldr	w8, [x24, #904]
  407a48:	cmp	w8, #0x0
  407a4c:	b.gt	407a70 <sqrt@plt+0x62e0>
  407a50:	add	x0, sp, #0x10
  407a54:	mov	w1, w26
  407a58:	bl	4098e0 <sqrt@plt+0x8150>
  407a5c:	add	x1, sp, #0x10
  407a60:	mov	x0, x23
  407a64:	mov	x2, x20
  407a68:	mov	x3, x20
  407a6c:	bl	409b50 <sqrt@plt+0x83c0>
  407a70:	bl	405eec <sqrt@plt+0x475c>
  407a74:	ldr	x8, [x21, #888]
  407a78:	ldr	x2, [x28, #912]
  407a7c:	mov	x26, x0
  407a80:	mov	x1, x26
  407a84:	mov	x0, x8
  407a88:	mov	x3, xzr
  407a8c:	bl	4083c0 <sqrt@plt+0x6c30>
  407a90:	b	407c90 <sqrt@plt+0x6500>
  407a94:	bl	404cd4 <sqrt@plt+0x3544>
  407a98:	ldr	x8, [x28, #912]
  407a9c:	str	w0, [x8, #8]
  407aa0:	b	407918 <sqrt@plt+0x6188>
  407aa4:	ldr	w8, [x24, #904]
  407aa8:	cmp	w8, #0x0
  407aac:	b.gt	407ad0 <sqrt@plt+0x6340>
  407ab0:	add	x0, sp, #0x10
  407ab4:	mov	w1, w26
  407ab8:	bl	4098e0 <sqrt@plt+0x8150>
  407abc:	add	x1, sp, #0x10
  407ac0:	mov	x0, x23
  407ac4:	mov	x2, x20
  407ac8:	mov	x3, x20
  407acc:	bl	409b50 <sqrt@plt+0x83c0>
  407ad0:	ldr	x26, [x21, #888]
  407ad4:	bl	404cd4 <sqrt@plt+0x3544>
  407ad8:	ldr	x8, [x26]
  407adc:	ldr	x2, [x28, #912]
  407ae0:	mov	w1, w0
  407ae4:	mov	x0, x26
  407ae8:	ldr	x8, [x8, #16]
  407aec:	mov	x3, xzr
  407af0:	blr	x8
  407af4:	b	407918 <sqrt@plt+0x6188>
  407af8:	bl	404cd4 <sqrt@plt+0x3544>
  407afc:	ldr	x8, [x28, #912]
  407b00:	str	w0, [x8, #12]
  407b04:	b	407918 <sqrt@plt+0x6188>
  407b08:	ldr	w8, [x24, #904]
  407b0c:	cmp	w8, #0x0
  407b10:	b.gt	407b34 <sqrt@plt+0x63a4>
  407b14:	add	x0, sp, #0x10
  407b18:	mov	w1, w26
  407b1c:	bl	4098e0 <sqrt@plt+0x8150>
  407b20:	add	x1, sp, #0x10
  407b24:	mov	x0, x23
  407b28:	mov	x2, x20
  407b2c:	mov	x3, x20
  407b30:	bl	409b50 <sqrt@plt+0x83c0>
  407b34:	bl	405e10 <sqrt@plt+0x4680>
  407b38:	mov	x1, x0
  407b3c:	cmp	w1, #0xa
  407b40:	b.eq	407b4c <sqrt@plt+0x63bc>  // b.none
  407b44:	cmn	w1, #0x1
  407b48:	b.ne	407908 <sqrt@plt+0x6178>  // b.any
  407b4c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407b50:	add	x0, x0, #0x570
  407b54:	b	407a14 <sqrt@plt+0x6284>
  407b58:	bl	404cd4 <sqrt@plt+0x3544>
  407b5c:	ldr	x8, [x28, #912]
  407b60:	str	w0, [x8]
  407b64:	b	407918 <sqrt@plt+0x6188>
  407b68:	ldr	w8, [x24, #904]
  407b6c:	cmp	w8, #0x0
  407b70:	b.gt	407b94 <sqrt@plt+0x6404>
  407b74:	add	x0, sp, #0x10
  407b78:	mov	w1, w26
  407b7c:	bl	4098e0 <sqrt@plt+0x8150>
  407b80:	add	x1, sp, #0x10
  407b84:	mov	x0, x23
  407b88:	mov	x2, x20
  407b8c:	mov	x3, x20
  407b90:	bl	409b50 <sqrt@plt+0x83c0>
  407b94:	bl	405eec <sqrt@plt+0x475c>
  407b98:	ldrb	w1, [x0]
  407b9c:	mov	x26, x0
  407ba0:	cbz	w1, 407bd4 <sqrt@plt+0x6444>
  407ba4:	ldr	x2, [x28, #912]
  407ba8:	add	x23, x26, #0x1
  407bac:	ldr	x0, [x21, #888]
  407bb0:	add	x3, sp, #0x10
  407bb4:	bl	4081f0 <sqrt@plt+0x6a60>
  407bb8:	ldr	x2, [x28, #912]
  407bbc:	ldr	w8, [sp, #16]
  407bc0:	ldr	w9, [x2, #8]
  407bc4:	add	w8, w9, w8
  407bc8:	str	w8, [x2, #8]
  407bcc:	ldrb	w1, [x23], #1
  407bd0:	cbnz	w1, 407bac <sqrt@plt+0x641c>
  407bd4:	mov	x0, x26
  407bd8:	b	407e14 <sqrt@plt+0x6684>
  407bdc:	bl	404cd4 <sqrt@plt+0x3544>
  407be0:	ldr	x8, [x28, #912]
  407be4:	ldr	w9, [x8, #12]
  407be8:	add	w9, w9, w0
  407bec:	str	w9, [x8, #12]
  407bf0:	b	407918 <sqrt@plt+0x6188>
  407bf4:	bl	407168 <sqrt@plt+0x59d8>
  407bf8:	tbz	w0, #0, 407918 <sqrt@plt+0x6188>
  407bfc:	b	407e24 <sqrt@plt+0x6694>
  407c00:	add	x0, sp, #0x10
  407c04:	mov	w1, w26
  407c08:	bl	4098f0 <sqrt@plt+0x8160>
  407c0c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407c10:	add	x1, sp, #0x10
  407c14:	add	x0, x0, #0x590
  407c18:	mov	x2, x20
  407c1c:	mov	x3, x20
  407c20:	bl	409b1c <sqrt@plt+0x838c>
  407c24:	ldr	x0, [x25, #896]
  407c28:	bl	401590 <getc@plt>
  407c2c:	cmn	w0, #0x1
  407c30:	b.eq	407918 <sqrt@plt+0x6188>  // b.none
  407c34:	cmp	w0, #0xa
  407c38:	b.ne	407c24 <sqrt@plt+0x6494>  // b.any
  407c3c:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c40:	ldr	w8, [x9, #872]
  407c44:	add	w8, w8, #0x1
  407c48:	str	w8, [x9, #872]
  407c4c:	b	407918 <sqrt@plt+0x6188>
  407c50:	ldr	w8, [x24, #904]
  407c54:	cmp	w8, #0x0
  407c58:	b.gt	407c7c <sqrt@plt+0x64ec>
  407c5c:	add	x0, sp, #0x10
  407c60:	mov	w1, w26
  407c64:	bl	4098e0 <sqrt@plt+0x8150>
  407c68:	add	x1, sp, #0x10
  407c6c:	mov	x0, x23
  407c70:	mov	x2, x20
  407c74:	mov	x3, x20
  407c78:	bl	409b50 <sqrt@plt+0x83c0>
  407c7c:	bl	406974 <sqrt@plt+0x51e4>
  407c80:	b	407918 <sqrt@plt+0x6188>
  407c84:	bl	405a9c <sqrt@plt+0x430c>
  407c88:	mov	x26, x0
  407c8c:	bl	4063dc <sqrt@plt+0x4c4c>
  407c90:	mov	x0, x26
  407c94:	bl	401640 <_ZdaPv@plt>
  407c98:	b	407918 <sqrt@plt+0x6188>
  407c9c:	bl	404cd4 <sqrt@plt+0x3544>
  407ca0:	ldr	x8, [x28, #912]
  407ca4:	ldr	w9, [x8, #8]
  407ca8:	add	w9, w9, w0
  407cac:	str	w9, [x8, #8]
  407cb0:	b	407918 <sqrt@plt+0x6188>
  407cb4:	ldr	x8, [x28, #912]
  407cb8:	ldr	x0, [x8, #24]
  407cbc:	bl	406654 <sqrt@plt+0x4ec4>
  407cc0:	ldr	x0, [x21, #888]
  407cc4:	ldr	x1, [x28, #912]
  407cc8:	ldr	x8, [x0]
  407ccc:	ldr	x8, [x8, #32]
  407cd0:	blr	x8
  407cd4:	b	407918 <sqrt@plt+0x6188>
  407cd8:	ldr	w8, [x24, #904]
  407cdc:	cmp	w8, #0x0
  407ce0:	b.gt	407d04 <sqrt@plt+0x6574>
  407ce4:	add	x0, sp, #0x10
  407ce8:	mov	w1, w26
  407cec:	bl	4098e0 <sqrt@plt+0x8150>
  407cf0:	add	x1, sp, #0x10
  407cf4:	mov	x0, x23
  407cf8:	mov	x2, x20
  407cfc:	mov	x3, x20
  407d00:	bl	409b50 <sqrt@plt+0x83c0>
  407d04:	ldr	x0, [x21, #888]
  407d08:	ldr	x8, [x0]
  407d0c:	ldr	x8, [x8, #72]
  407d10:	blr	x8
  407d14:	bl	404cd4 <sqrt@plt+0x3544>
  407d18:	bl	404cd4 <sqrt@plt+0x3544>
  407d1c:	b	407918 <sqrt@plt+0x6188>
  407d20:	ldr	w8, [x24, #904]
  407d24:	cmp	w8, #0x1
  407d28:	b.lt	407d48 <sqrt@plt+0x65b8>  // b.tstop
  407d2c:	ldr	x0, [x21, #888]
  407d30:	ldr	x8, [x28, #912]
  407d34:	ldr	x9, [x0]
  407d38:	ldr	w1, [x8, #12]
  407d3c:	ldr	x8, [x9, #56]
  407d40:	blr	x8
  407d44:	ldr	w8, [x24, #904]
  407d48:	ldr	x26, [x21, #888]
  407d4c:	add	w8, w8, #0x1
  407d50:	str	w8, [x24, #904]
  407d54:	bl	404cd4 <sqrt@plt+0x3544>
  407d58:	ldr	x8, [x26]
  407d5c:	mov	w1, w0
  407d60:	mov	x0, x26
  407d64:	ldr	x8, [x8, #48]
  407d68:	blr	x8
  407d6c:	ldr	x8, [x28, #912]
  407d70:	str	wzr, [x8, #12]
  407d74:	b	407918 <sqrt@plt+0x6188>
  407d78:	bl	404cd4 <sqrt@plt+0x3544>
  407d7c:	ldr	x8, [x28, #912]
  407d80:	ldr	w9, [x8, #16]
  407d84:	str	w0, [x8, #4]
  407d88:	cmp	w9, w0
  407d8c:	b.ne	407918 <sqrt@plt+0x6188>  // b.any
  407d90:	str	wzr, [x8, #16]
  407d94:	b	407918 <sqrt@plt+0x6188>
  407d98:	ldr	w8, [x24, #904]
  407d9c:	cmp	w8, #0x0
  407da0:	b.gt	407dc4 <sqrt@plt+0x6634>
  407da4:	add	x0, sp, #0x10
  407da8:	mov	w1, w26
  407dac:	bl	4098e0 <sqrt@plt+0x8150>
  407db0:	add	x1, sp, #0x10
  407db4:	mov	x0, x23
  407db8:	mov	x2, x20
  407dbc:	mov	x3, x20
  407dc0:	bl	409b50 <sqrt@plt+0x83c0>
  407dc4:	bl	404cd4 <sqrt@plt+0x3544>
  407dc8:	mov	w26, w0
  407dcc:	bl	405eec <sqrt@plt+0x475c>
  407dd0:	ldrb	w1, [x0]
  407dd4:	mov	x27, x0
  407dd8:	cbz	w1, 407e10 <sqrt@plt+0x6680>
  407ddc:	ldr	x2, [x28, #912]
  407de0:	add	x23, x27, #0x1
  407de4:	ldr	x0, [x21, #888]
  407de8:	add	x3, sp, #0x10
  407dec:	bl	4081f0 <sqrt@plt+0x6a60>
  407df0:	ldr	x2, [x28, #912]
  407df4:	ldr	w8, [sp, #16]
  407df8:	ldr	w9, [x2, #8]
  407dfc:	add	w8, w8, w26
  407e00:	add	w8, w8, w9
  407e04:	str	w8, [x2, #8]
  407e08:	ldrb	w1, [x23], #1
  407e0c:	cbnz	w1, 407de4 <sqrt@plt+0x6654>
  407e10:	mov	x0, x27
  407e14:	bl	401640 <_ZdaPv@plt>
  407e18:	adrp	x23, 411000 <_ZdlPvm@@Base+0x18c4>
  407e1c:	add	x23, x23, #0x1c3
  407e20:	b	407918 <sqrt@plt+0x6188>
  407e24:	mov	w27, #0x1                   	// #1
  407e28:	ldr	w8, [x24, #904]
  407e2c:	cmp	w8, #0x1
  407e30:	b.lt	407e4c <sqrt@plt+0x66bc>  // b.tstop
  407e34:	ldr	x0, [x21, #888]
  407e38:	ldr	x8, [x28, #912]
  407e3c:	ldr	x9, [x0]
  407e40:	ldr	w1, [x8, #12]
  407e44:	ldr	x8, [x9, #56]
  407e48:	blr	x8
  407e4c:	ldr	x0, [x21, #888]
  407e50:	cbz	x0, 407e60 <sqrt@plt+0x66d0>
  407e54:	ldr	x8, [x0]
  407e58:	ldr	x8, [x8, #8]
  407e5c:	blr	x8
  407e60:	ldr	x0, [x25, #896]
  407e64:	str	xzr, [x21, #888]
  407e68:	bl	4014f0 <fclose@plt>
  407e6c:	tbnz	w27, #0, 407e8c <sqrt@plt+0x66fc>
  407e70:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407e78:	add	x1, x1, #0xed0
  407e7c:	add	x0, x0, #0x5aa
  407e80:	mov	x2, x1
  407e84:	mov	x3, x1
  407e88:	bl	409b1c <sqrt@plt+0x838c>
  407e8c:	ldr	x0, [x28, #912]
  407e90:	ldr	x19, [x0, #24]
  407e94:	cbz	x19, 407eac <sqrt@plt+0x671c>
  407e98:	mov	x0, x19
  407e9c:	bl	408634 <sqrt@plt+0x6ea4>
  407ea0:	mov	x0, x19
  407ea4:	bl	40f730 <_ZdlPv@@Base>
  407ea8:	ldr	x0, [x28, #912]
  407eac:	ldr	x19, [x0, #32]
  407eb0:	cbz	x19, 407ec8 <sqrt@plt+0x6738>
  407eb4:	mov	x0, x19
  407eb8:	bl	408634 <sqrt@plt+0x6ea4>
  407ebc:	mov	x0, x19
  407ec0:	bl	40f730 <_ZdlPv@@Base>
  407ec4:	ldr	x0, [x28, #912]
  407ec8:	cbz	x0, 407ed0 <sqrt@plt+0x6740>
  407ecc:	bl	40f730 <_ZdlPv@@Base>
  407ed0:	str	xzr, [x28, #912]
  407ed4:	ldp	x20, x19, [sp, #112]
  407ed8:	ldp	x22, x21, [sp, #96]
  407edc:	ldp	x24, x23, [sp, #80]
  407ee0:	ldp	x26, x25, [sp, #64]
  407ee4:	ldp	x28, x27, [sp, #48]
  407ee8:	ldp	x29, x30, [sp, #32]
  407eec:	add	sp, sp, #0x80
  407ef0:	ret
  407ef4:	stp	x1, x2, [x0]
  407ef8:	ret
  407efc:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  407f00:	add	x8, x8, #0x608
  407f04:	stp	xzr, xzr, [x0, #8]
  407f08:	str	x8, [x0]
  407f0c:	str	wzr, [x0, #24]
  407f10:	ret
  407f14:	stp	x29, x30, [sp, #-32]!
  407f18:	stp	x20, x19, [sp, #16]
  407f1c:	mov	x29, sp
  407f20:	mov	x19, x0
  407f24:	ldr	x0, [x0, #16]
  407f28:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  407f2c:	add	x8, x8, #0x608
  407f30:	str	x8, [x19]
  407f34:	cbz	x0, 407f48 <sqrt@plt+0x67b8>
  407f38:	bl	401640 <_ZdaPv@plt>
  407f3c:	b	407f48 <sqrt@plt+0x67b8>
  407f40:	mov	x0, x20
  407f44:	bl	40f730 <_ZdlPv@@Base>
  407f48:	ldr	x20, [x19, #8]
  407f4c:	cbz	x20, 407f70 <sqrt@plt+0x67e0>
  407f50:	ldr	x8, [x20, #8]
  407f54:	str	x8, [x19, #8]
  407f58:	ldr	x0, [x20]
  407f5c:	cbz	x0, 407f40 <sqrt@plt+0x67b0>
  407f60:	ldr	x8, [x0]
  407f64:	ldr	x8, [x8, #8]
  407f68:	blr	x8
  407f6c:	b	407f40 <sqrt@plt+0x67b0>
  407f70:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f74:	ldr	x19, [x8, #504]
  407f78:	mov	x0, x19
  407f7c:	bl	401730 <ferror@plt>
  407f80:	cbz	w0, 407fa4 <sqrt@plt+0x6814>
  407f84:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f88:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  407f8c:	add	x1, x1, #0xed0
  407f90:	add	x0, x0, #0x690
  407f94:	mov	x2, x1
  407f98:	mov	x3, x1
  407f9c:	bl	409b50 <sqrt@plt+0x83c0>
  407fa0:	b	407fb0 <sqrt@plt+0x6820>
  407fa4:	mov	x0, x19
  407fa8:	bl	401610 <fflush@plt>
  407fac:	tbnz	w0, #31, 407f84 <sqrt@plt+0x67f4>
  407fb0:	ldp	x20, x19, [sp, #16]
  407fb4:	ldp	x29, x30, [sp], #32
  407fb8:	ret
  407fbc:	bl	40859c <sqrt@plt+0x6e0c>
  407fc0:	brk	#0x1
  407fc4:	stp	x29, x30, [sp, #-80]!
  407fc8:	str	x25, [sp, #16]
  407fcc:	stp	x24, x23, [sp, #32]
  407fd0:	stp	x22, x21, [sp, #48]
  407fd4:	stp	x20, x19, [sp, #64]
  407fd8:	mov	x29, sp
  407fdc:	mov	x21, x2
  407fe0:	mov	w19, w1
  407fe4:	mov	x20, x0
  407fe8:	tbz	w1, #31, 407ffc <sqrt@plt+0x686c>
  407fec:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  407ff0:	add	x1, x1, #0x69d
  407ff4:	mov	w0, #0x64                  	// #100
  407ff8:	bl	4085a8 <sqrt@plt+0x6e18>
  407ffc:	ldr	w24, [x20, #24]
  408000:	cmp	w24, w19
  408004:	b.gt	4080f8 <sqrt@plt+0x6968>
  408008:	sxtw	x23, w24
  40800c:	cbz	w23, 4080a0 <sqrt@plt+0x6910>
  408010:	lsl	w8, w24, #1
  408014:	cmp	w8, w19
  408018:	csinc	w8, w8, w19, gt
  40801c:	ldr	x22, [x20, #16]
  408020:	sxtw	x25, w8
  408024:	str	w8, [x20, #24]
  408028:	sbfiz	x8, x8, #3, #32
  40802c:	cmp	xzr, x25, lsr #61
  408030:	csinv	x0, x8, xzr, eq  // eq = none
  408034:	bl	401440 <_Znam@plt>
  408038:	cmp	w23, #0x1
  40803c:	str	x0, [x20, #16]
  408040:	b.lt	408074 <sqrt@plt+0x68e4>  // b.tstop
  408044:	ldr	x8, [x22]
  408048:	cmp	w24, #0x1
  40804c:	str	x8, [x0]
  408050:	b.eq	408074 <sqrt@plt+0x68e4>  // b.none
  408054:	mov	w8, #0x1                   	// #1
  408058:	lsl	x10, x8, #3
  40805c:	ldr	x9, [x20, #16]
  408060:	ldr	x11, [x22, x10]
  408064:	add	x8, x8, #0x1
  408068:	cmp	x24, x8
  40806c:	str	x11, [x9, x10]
  408070:	b.ne	408058 <sqrt@plt+0x68c8>  // b.any
  408074:	cmp	w23, w25
  408078:	b.ge	408090 <sqrt@plt+0x6900>  // b.tcont
  40807c:	ldr	x8, [x20, #16]
  408080:	str	xzr, [x8, x23, lsl #3]
  408084:	add	x23, x23, #0x1
  408088:	cmp	x25, x23
  40808c:	b.ne	40807c <sqrt@plt+0x68ec>  // b.any
  408090:	cbz	x22, 4080f8 <sqrt@plt+0x6968>
  408094:	mov	x0, x22
  408098:	bl	401640 <_ZdaPv@plt>
  40809c:	b	4080f8 <sqrt@plt+0x6968>
  4080a0:	cmp	w19, #0xa
  4080a4:	mov	w8, #0xa                   	// #10
  4080a8:	csinc	w22, w8, w19, lt  // lt = tstop
  4080ac:	sxtw	x8, w22
  4080b0:	sbfiz	x9, x22, #3, #32
  4080b4:	cmp	xzr, x8, lsr #61
  4080b8:	csinv	x0, x9, xzr, eq  // eq = none
  4080bc:	str	w22, [x20, #24]
  4080c0:	bl	401440 <_Znam@plt>
  4080c4:	cmp	w22, #0x1
  4080c8:	str	x0, [x20, #16]
  4080cc:	b.lt	4080f8 <sqrt@plt+0x6968>  // b.tstop
  4080d0:	cmp	w22, #0x1
  4080d4:	str	xzr, [x0]
  4080d8:	b.eq	4080f8 <sqrt@plt+0x6968>  // b.none
  4080dc:	mov	w8, w22
  4080e0:	mov	w9, #0x1                   	// #1
  4080e4:	ldr	x10, [x20, #16]
  4080e8:	str	xzr, [x10, x9, lsl #3]
  4080ec:	add	x9, x9, #0x1
  4080f0:	cmp	x8, x9
  4080f4:	b.ne	4080e4 <sqrt@plt+0x6954>  // b.any
  4080f8:	mov	x0, x20
  4080fc:	mov	x1, x21
  408100:	bl	408124 <sqrt@plt+0x6994>
  408104:	ldr	x8, [x20, #16]
  408108:	ldr	x25, [sp, #16]
  40810c:	str	x0, [x8, w19, sxtw #3]
  408110:	ldp	x20, x19, [sp, #64]
  408114:	ldp	x22, x21, [sp, #48]
  408118:	ldp	x24, x23, [sp, #32]
  40811c:	ldp	x29, x30, [sp], #80
  408120:	ret
  408124:	stp	x29, x30, [sp, #-48]!
  408128:	str	x21, [sp, #16]
  40812c:	stp	x20, x19, [sp, #32]
  408130:	mov	x29, sp
  408134:	ldr	x21, [x0, #8]
  408138:	mov	x19, x0
  40813c:	mov	x20, x1
  408140:	cbz	x21, 408160 <sqrt@plt+0x69d0>
  408144:	ldr	x0, [x21]
  408148:	bl	40ad70 <sqrt@plt+0x95e0>
  40814c:	mov	x1, x20
  408150:	bl	401680 <strcmp@plt>
  408154:	cbz	w0, 4081b0 <sqrt@plt+0x6a20>
  408158:	ldr	x21, [x21, #8]
  40815c:	cbnz	x21, 408144 <sqrt@plt+0x69b4>
  408160:	ldr	x8, [x19]
  408164:	mov	x0, x19
  408168:	mov	x1, x20
  40816c:	ldr	x8, [x8, #64]
  408170:	blr	x8
  408174:	mov	x20, x0
  408178:	cbnz	x0, 408198 <sqrt@plt+0x6a08>
  40817c:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408180:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  408184:	add	x1, x1, #0xed0
  408188:	add	x0, x0, #0x6bc
  40818c:	mov	x2, x1
  408190:	mov	x3, x1
  408194:	bl	409b50 <sqrt@plt+0x83c0>
  408198:	mov	w0, #0x10                  	// #16
  40819c:	bl	40f68c <_Znwm@@Base>
  4081a0:	ldr	x8, [x19, #8]
  4081a4:	stp	x20, x8, [x0]
  4081a8:	str	x0, [x19, #8]
  4081ac:	b	4081b4 <sqrt@plt+0x6a24>
  4081b0:	ldr	x20, [x21]
  4081b4:	mov	x0, x20
  4081b8:	ldp	x20, x19, [sp, #32]
  4081bc:	ldr	x21, [sp, #16]
  4081c0:	ldp	x29, x30, [sp], #48
  4081c4:	ret
  4081c8:	mov	x0, x1
  4081cc:	mov	x1, xzr
  4081d0:	mov	w2, wzr
  4081d4:	b	40b2a4 <sqrt@plt+0x9b14>
  4081d8:	ret
  4081dc:	ret
  4081e0:	ret
  4081e4:	ret
  4081e8:	ret
  4081ec:	ret
  4081f0:	sub	sp, sp, #0x40
  4081f4:	stp	x29, x30, [sp, #16]
  4081f8:	str	x21, [sp, #32]
  4081fc:	stp	x20, x19, [sp, #48]
  408200:	add	x29, sp, #0x10
  408204:	mov	x19, x3
  408208:	strb	w1, [x29, #28]
  40820c:	add	x1, x29, #0x1c
  408210:	add	x3, x29, #0x18
  408214:	add	x4, sp, #0x8
  408218:	mov	x20, x2
  40821c:	mov	x21, x0
  408220:	strb	wzr, [x29, #29]
  408224:	bl	40826c <sqrt@plt+0x6adc>
  408228:	ldr	x8, [x21]
  40822c:	ldr	x2, [sp, #8]
  408230:	ldr	w4, [x29, #24]
  408234:	mov	x1, x0
  408238:	ldr	x8, [x8, #96]
  40823c:	mov	x0, x21
  408240:	mov	x3, x20
  408244:	mov	x5, xzr
  408248:	blr	x8
  40824c:	cbz	x19, 408258 <sqrt@plt+0x6ac8>
  408250:	ldr	w8, [x29, #24]
  408254:	str	w8, [x19]
  408258:	ldp	x20, x19, [sp, #48]
  40825c:	ldr	x21, [sp, #32]
  408260:	ldp	x29, x30, [sp, #16]
  408264:	add	sp, sp, #0x40
  408268:	ret
  40826c:	sub	sp, sp, #0x60
  408270:	stp	x29, x30, [sp, #32]
  408274:	stp	x24, x23, [sp, #48]
  408278:	stp	x22, x21, [sp, #64]
  40827c:	stp	x20, x19, [sp, #80]
  408280:	add	x29, sp, #0x20
  408284:	mov	x24, x0
  408288:	mov	x0, x1
  40828c:	mov	x22, x4
  408290:	mov	x21, x3
  408294:	mov	x23, x2
  408298:	mov	x19, x1
  40829c:	bl	40f2ec <sqrt@plt+0xdb5c>
  4082a0:	ldr	w1, [x23]
  4082a4:	tbnz	w1, #31, 4082f0 <sqrt@plt+0x6b60>
  4082a8:	ldr	w8, [x24, #24]
  4082ac:	cmp	w1, w8
  4082b0:	b.ge	4082f0 <sqrt@plt+0x6b60>  // b.tcont
  4082b4:	ldr	x8, [x24, #16]
  4082b8:	mov	x20, x0
  4082bc:	ldr	x0, [x8, x1, lsl #3]
  4082c0:	str	x0, [x22]
  4082c4:	cbz	x0, 408334 <sqrt@plt+0x6ba4>
  4082c8:	mov	x1, x20
  4082cc:	bl	40a48c <sqrt@plt+0x8cfc>
  4082d0:	cbz	w0, 408348 <sqrt@plt+0x6bb8>
  4082d4:	ldr	x0, [x22]
  4082d8:	ldr	w2, [x23, #4]
  4082dc:	mov	x1, x20
  4082e0:	bl	40a580 <sqrt@plt+0x8df0>
  4082e4:	cbz	x21, 408318 <sqrt@plt+0x6b88>
  4082e8:	str	w0, [x21]
  4082ec:	b	408318 <sqrt@plt+0x6b88>
  4082f0:	add	x0, sp, #0x10
  4082f4:	bl	4098c0 <sqrt@plt+0x8130>
  4082f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4082fc:	add	x0, x0, #0x6d4
  408300:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408304:	add	x2, x2, #0xed0
  408308:	add	x1, sp, #0x10
  40830c:	mov	x3, x2
  408310:	bl	409ae8 <sqrt@plt+0x8358>
  408314:	mov	x20, xzr
  408318:	mov	x0, x20
  40831c:	ldp	x20, x19, [sp, #80]
  408320:	ldp	x22, x21, [sp, #64]
  408324:	ldp	x24, x23, [sp, #48]
  408328:	ldp	x29, x30, [sp, #32]
  40832c:	add	sp, sp, #0x60
  408330:	ret
  408334:	add	x0, sp, #0x10
  408338:	bl	4098c0 <sqrt@plt+0x8130>
  40833c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  408340:	add	x0, x0, #0x6eb
  408344:	b	408300 <sqrt@plt+0x6b70>
  408348:	ldrb	w8, [x19]
  40834c:	cbz	w8, 408358 <sqrt@plt+0x6bc8>
  408350:	ldrb	w8, [x19, #1]
  408354:	cbz	w8, 408384 <sqrt@plt+0x6bf4>
  408358:	ldr	x0, [x22]
  40835c:	bl	40ad70 <sqrt@plt+0x95e0>
  408360:	mov	x1, x0
  408364:	add	x0, sp, #0x10
  408368:	bl	409898 <sqrt@plt+0x8108>
  40836c:	mov	x0, sp
  408370:	mov	x1, x19
  408374:	bl	409898 <sqrt@plt+0x8108>
  408378:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40837c:	add	x0, x0, #0x733
  408380:	b	4083ac <sqrt@plt+0x6c1c>
  408384:	ldr	x0, [x22]
  408388:	bl	40ad70 <sqrt@plt+0x95e0>
  40838c:	mov	x1, x0
  408390:	add	x0, sp, #0x10
  408394:	bl	409898 <sqrt@plt+0x8108>
  408398:	ldrb	w1, [x19]
  40839c:	mov	x0, sp
  4083a0:	bl	4098e0 <sqrt@plt+0x8150>
  4083a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4083a8:	add	x0, x0, #0x703
  4083ac:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083b0:	add	x3, x3, #0xed0
  4083b4:	add	x1, sp, #0x10
  4083b8:	mov	x2, sp
  4083bc:	b	408310 <sqrt@plt+0x6b80>
  4083c0:	sub	sp, sp, #0x40
  4083c4:	stp	x29, x30, [sp, #16]
  4083c8:	stp	x22, x21, [sp, #32]
  4083cc:	stp	x20, x19, [sp, #48]
  4083d0:	add	x29, sp, #0x10
  4083d4:	mov	x19, x3
  4083d8:	add	x3, sp, #0x4
  4083dc:	add	x4, sp, #0x8
  4083e0:	mov	x21, x2
  4083e4:	mov	x20, x1
  4083e8:	mov	x22, x0
  4083ec:	bl	40826c <sqrt@plt+0x6adc>
  4083f0:	cbz	x0, 408424 <sqrt@plt+0x6c94>
  4083f4:	ldr	x8, [x22]
  4083f8:	ldr	x2, [sp, #8]
  4083fc:	ldr	w4, [sp, #4]
  408400:	mov	x1, x0
  408404:	ldr	x8, [x8, #96]
  408408:	mov	x0, x22
  40840c:	mov	x3, x21
  408410:	mov	x5, x20
  408414:	blr	x8
  408418:	cbz	x19, 408424 <sqrt@plt+0x6c94>
  40841c:	ldr	w8, [sp, #4]
  408420:	str	w8, [x19]
  408424:	ldp	x20, x19, [sp, #48]
  408428:	ldp	x22, x21, [sp, #32]
  40842c:	ldp	x29, x30, [sp, #16]
  408430:	add	sp, sp, #0x40
  408434:	ret
  408438:	sub	sp, sp, #0x60
  40843c:	stp	x29, x30, [sp, #32]
  408440:	stp	x24, x23, [sp, #48]
  408444:	stp	x22, x21, [sp, #64]
  408448:	stp	x20, x19, [sp, #80]
  40844c:	add	x29, sp, #0x20
  408450:	mov	x20, x0
  408454:	mov	w0, w1
  408458:	mov	x22, x3
  40845c:	mov	x19, x2
  408460:	mov	w21, w1
  408464:	bl	40f2d8 <sqrt@plt+0xdb48>
  408468:	ldr	w1, [x19]
  40846c:	tbnz	w1, #31, 4084ec <sqrt@plt+0x6d5c>
  408470:	ldr	w8, [x20, #24]
  408474:	cmp	w1, w8
  408478:	b.ge	4084ec <sqrt@plt+0x6d5c>  // b.tcont
  40847c:	ldr	x8, [x20, #16]
  408480:	ldr	x24, [x8, x1, lsl #3]
  408484:	cbz	x24, 408528 <sqrt@plt+0x6d98>
  408488:	mov	x23, x0
  40848c:	mov	x0, x24
  408490:	mov	x1, x23
  408494:	bl	40a48c <sqrt@plt+0x8cfc>
  408498:	cbz	w0, 40853c <sqrt@plt+0x6dac>
  40849c:	ldr	w2, [x19, #4]
  4084a0:	mov	x0, x24
  4084a4:	mov	x1, x23
  4084a8:	bl	40a580 <sqrt@plt+0x8df0>
  4084ac:	mov	w4, w0
  4084b0:	cbz	x22, 4084b8 <sqrt@plt+0x6d28>
  4084b4:	str	w4, [x22]
  4084b8:	ldr	x8, [x20]
  4084bc:	mov	x0, x20
  4084c0:	mov	x1, x23
  4084c4:	mov	x2, x24
  4084c8:	ldr	x6, [x8, #96]
  4084cc:	mov	x3, x19
  4084d0:	ldp	x20, x19, [sp, #80]
  4084d4:	ldp	x22, x21, [sp, #64]
  4084d8:	ldp	x24, x23, [sp, #48]
  4084dc:	ldp	x29, x30, [sp, #32]
  4084e0:	mov	x5, xzr
  4084e4:	add	sp, sp, #0x60
  4084e8:	br	x6
  4084ec:	add	x0, sp, #0x10
  4084f0:	bl	4098c0 <sqrt@plt+0x8130>
  4084f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  4084f8:	add	x0, x0, #0x6d4
  4084fc:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408500:	add	x2, x2, #0xed0
  408504:	add	x1, sp, #0x10
  408508:	mov	x3, x2
  40850c:	bl	409ae8 <sqrt@plt+0x8358>
  408510:	ldp	x20, x19, [sp, #80]
  408514:	ldp	x22, x21, [sp, #64]
  408518:	ldp	x24, x23, [sp, #48]
  40851c:	ldp	x29, x30, [sp, #32]
  408520:	add	sp, sp, #0x60
  408524:	ret
  408528:	add	x0, sp, #0x10
  40852c:	bl	4098c0 <sqrt@plt+0x8130>
  408530:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  408534:	add	x0, x0, #0x6eb
  408538:	b	4084fc <sqrt@plt+0x6d6c>
  40853c:	mov	x0, x24
  408540:	bl	40ad70 <sqrt@plt+0x95e0>
  408544:	mov	x1, x0
  408548:	add	x0, sp, #0x10
  40854c:	bl	409898 <sqrt@plt+0x8108>
  408550:	mov	x0, sp
  408554:	mov	w1, w21
  408558:	bl	4098c0 <sqrt@plt+0x8130>
  40855c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  408560:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408564:	add	x0, x0, #0x765
  408568:	add	x3, x3, #0xed0
  40856c:	add	x1, sp, #0x10
  408570:	mov	x2, sp
  408574:	b	40850c <sqrt@plt+0x6d7c>
  408578:	tbnz	w1, #31, 408594 <sqrt@plt+0x6e04>
  40857c:	ldr	w8, [x0, #24]
  408580:	cmp	w8, w1
  408584:	b.le	408594 <sqrt@plt+0x6e04>
  408588:	ldr	x8, [x0, #16]
  40858c:	ldr	x0, [x8, w1, uxtw #3]
  408590:	ret
  408594:	mov	x0, xzr
  408598:	ret
  40859c:	str	x30, [sp, #-16]!
  4085a0:	bl	4014d0 <__cxa_begin_catch@plt>
  4085a4:	bl	401490 <_ZSt9terminatev@plt>
  4085a8:	stp	x29, x30, [sp, #-48]!
  4085ac:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  4085b0:	ldr	x2, [x8, #992]
  4085b4:	str	x21, [sp, #16]
  4085b8:	stp	x20, x19, [sp, #32]
  4085bc:	mov	x19, x1
  4085c0:	mov	w20, w0
  4085c4:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4085c8:	mov	x29, sp
  4085cc:	cbz	x2, 4085e0 <sqrt@plt+0x6e50>
  4085d0:	ldr	x0, [x21, #512]
  4085d4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4085d8:	add	x1, x1, #0x796
  4085dc:	bl	4014b0 <fprintf@plt>
  4085e0:	ldr	x0, [x21, #512]
  4085e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4085e8:	add	x1, x1, #0x79b
  4085ec:	mov	w2, w20
  4085f0:	mov	x3, x19
  4085f4:	bl	4014b0 <fprintf@plt>
  4085f8:	ldr	x0, [x21, #512]
  4085fc:	bl	401610 <fflush@plt>
  408600:	bl	4016b0 <abort@plt>
  408604:	str	xzr, [x0, #32]
  408608:	ldr	x8, [x1, #32]
  40860c:	str	x8, [x0, #32]
  408610:	ldr	x8, [x1]
  408614:	str	x8, [x0]
  408618:	ldr	w8, [x1, #8]
  40861c:	str	w8, [x0, #8]
  408620:	ldr	w8, [x1, #12]
  408624:	str	w8, [x0, #12]
  408628:	ldr	w8, [x1, #16]
  40862c:	str	w8, [x0, #16]
  408630:	ret
  408634:	ret
  408638:	ldr	w8, [x0]
  40863c:	ldr	w9, [x1]
  408640:	cmp	w8, w9
  408644:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  408648:	sub	w8, w8, #0x1
  40864c:	cmp	w8, #0x3
  408650:	b.hi	4086e8 <sqrt@plt+0x6f58>  // b.pmore
  408654:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  408658:	add	x9, x9, #0x7c4
  40865c:	adr	x10, 40866c <sqrt@plt+0x6edc>
  408660:	ldrb	w11, [x9, x8]
  408664:	add	x10, x10, x11, lsl #2
  408668:	br	x10
  40866c:	ldr	w8, [x0, #4]
  408670:	ldr	w9, [x1, #4]
  408674:	cmp	w8, w9
  408678:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  40867c:	ldr	w8, [x0, #8]
  408680:	ldr	w9, [x1, #8]
  408684:	cmp	w8, w9
  408688:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  40868c:	ldr	w8, [x0, #12]
  408690:	ldr	w9, [x1, #12]
  408694:	cmp	w8, w9
  408698:	b.eq	4086e8 <sqrt@plt+0x6f58>  // b.none
  40869c:	b	408738 <sqrt@plt+0x6fa8>
  4086a0:	ldr	w8, [x0, #4]
  4086a4:	ldr	w9, [x1, #4]
  4086a8:	cmp	w8, w9
  4086ac:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  4086b0:	ldr	w8, [x0, #8]
  4086b4:	ldr	w9, [x1, #8]
  4086b8:	cmp	w8, w9
  4086bc:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  4086c0:	ldr	w8, [x0, #12]
  4086c4:	ldr	w9, [x1, #12]
  4086c8:	cmp	w8, w9
  4086cc:	b.eq	4086e8 <sqrt@plt+0x6f58>  // b.none
  4086d0:	mov	w0, wzr
  4086d4:	ret
  4086d8:	ldr	w8, [x0, #4]
  4086dc:	ldr	w9, [x1, #4]
  4086e0:	cmp	w8, w9
  4086e4:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  4086e8:	mov	w0, #0x1                   	// #1
  4086ec:	ret
  4086f0:	ldr	w8, [x0, #4]
  4086f4:	ldr	w9, [x1, #4]
  4086f8:	cmp	w8, w9
  4086fc:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  408700:	ldr	w8, [x0, #8]
  408704:	ldr	w9, [x1, #8]
  408708:	cmp	w8, w9
  40870c:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  408710:	ldr	w8, [x0, #12]
  408714:	ldr	w9, [x1, #12]
  408718:	cmp	w8, w9
  40871c:	b.ne	408738 <sqrt@plt+0x6fa8>  // b.any
  408720:	ldr	w8, [x0, #16]
  408724:	ldr	w9, [x1, #16]
  408728:	cmp	w8, w9
  40872c:	b.eq	4086e8 <sqrt@plt+0x6f58>  // b.none
  408730:	mov	w0, wzr
  408734:	ret
  408738:	mov	w0, wzr
  40873c:	ret
  408740:	stp	x29, x30, [sp, #-16]!
  408744:	mov	x29, sp
  408748:	bl	408638 <sqrt@plt+0x6ea8>
  40874c:	cmp	w0, #0x0
  408750:	cset	w0, eq  // eq = none
  408754:	ldp	x29, x30, [sp], #16
  408758:	ret
  40875c:	ldr	w8, [x0, #4]
  408760:	str	w8, [x1]
  408764:	ldr	w8, [x0, #8]
  408768:	str	w8, [x1, #4]
  40876c:	ldr	w8, [x0, #12]
  408770:	str	w8, [x1, #8]
  408774:	ldr	w8, [x0, #16]
  408778:	str	w8, [x1, #12]
  40877c:	ldr	w0, [x0]
  408780:	ret
  408784:	str	wzr, [x0]
  408788:	ret
  40878c:	mov	w9, #0xffff                	// #65535
  408790:	cmp	w1, w9
  408794:	mov	w8, #0x3                   	// #3
  408798:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  40879c:	cmp	w2, w9
  4087a0:	stp	w8, w10, [x0]
  4087a4:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  4087a8:	cmp	w3, w9
  4087ac:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  4087b0:	stp	w8, w9, [x0, #8]
  4087b4:	ret
  4087b8:	mov	w9, #0xffff                	// #65535
  4087bc:	cmp	w1, w9
  4087c0:	mov	w8, #0x1                   	// #1
  4087c4:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  4087c8:	cmp	w2, w9
  4087cc:	stp	w8, w10, [x0]
  4087d0:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  4087d4:	cmp	w3, w9
  4087d8:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  4087dc:	stp	w8, w9, [x0, #8]
  4087e0:	ret
  4087e4:	mov	w9, #0xffff                	// #65535
  4087e8:	cmp	w1, w9
  4087ec:	mov	w8, #0x2                   	// #2
  4087f0:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  4087f4:	cmp	w2, w9
  4087f8:	stp	w8, w10, [x0]
  4087fc:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  408800:	cmp	w3, w9
  408804:	csel	w10, w3, w9, cc  // cc = lo, ul, last
  408808:	cmp	w4, w9
  40880c:	stp	w8, w10, [x0, #8]
  408810:	csel	w8, w4, w9, cc  // cc = lo, ul, last
  408814:	str	w8, [x0, #16]
  408818:	ret
  40881c:	mov	w9, #0xffff                	// #65535
  408820:	cmp	w1, w9
  408824:	mov	w8, #0x4                   	// #4
  408828:	csel	w9, w1, w9, cc  // cc = lo, ul, last
  40882c:	stp	w8, w9, [x0]
  408830:	ret
  408834:	str	w1, [x0]
  408838:	mov	x13, x2
  40883c:	ldrb	w8, [x13, #1]!
  408840:	mov	w9, #0x2                   	// #2
  408844:	mov	w10, #0x4                   	// #4
  408848:	cmp	w8, #0x23
  40884c:	csel	x9, x10, x9, eq  // eq = none
  408850:	cbz	x3, 408900 <sqrt@plt+0x7170>
  408854:	add	x14, x2, #0x2
  408858:	cmp	w8, #0x23
  40885c:	adrp	x11, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408860:	adrp	x12, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408864:	csel	x13, x14, x13, eq  // eq = none
  408868:	adrp	x14, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40886c:	mov	x10, xzr
  408870:	add	x11, x11, #0x7c8
  408874:	add	x12, x12, #0x6c8
  408878:	add	x14, x14, #0x4c8
  40887c:	b	4088a8 <sqrt@plt+0x7118>
  408880:	cmp	x9, x17
  408884:	b.ne	408908 <sqrt@plt+0x7178>  // b.any
  408888:	add	w17, w16, w16, lsl #8
  40888c:	cmp	w8, #0x23
  408890:	add	x10, x10, #0x1
  408894:	csel	w16, w16, w17, eq  // eq = none
  408898:	cmp	x10, x3
  40889c:	add	x13, x13, x9
  4088a0:	str	w16, [x15]
  4088a4:	b.eq	408900 <sqrt@plt+0x7170>  // b.none
  4088a8:	add	x15, x0, x10, lsl #2
  4088ac:	mov	w16, wzr
  4088b0:	mov	x17, xzr
  4088b4:	add	x15, x15, #0x4
  4088b8:	b	4088d0 <sqrt@plt+0x7140>
  4088bc:	add	w16, w18, w16, lsl #4
  4088c0:	sub	w16, w16, #0x30
  4088c4:	add	x17, x17, #0x1
  4088c8:	cmp	x9, x17
  4088cc:	b.eq	408888 <sqrt@plt+0x70f8>  // b.none
  4088d0:	ldrb	w18, [x13, x17]
  4088d4:	ldrb	w1, [x11, x18]
  4088d8:	cbz	w1, 408880 <sqrt@plt+0x70f0>
  4088dc:	ldrb	w1, [x12, x18]
  4088e0:	cbnz	w1, 4088bc <sqrt@plt+0x712c>
  4088e4:	ldrb	w1, [x14, x18]
  4088e8:	add	w16, w18, w16, lsl #4
  4088ec:	cbz	w1, 4088f8 <sqrt@plt+0x7168>
  4088f0:	sub	w16, w16, #0x37
  4088f4:	b	4088c4 <sqrt@plt+0x7134>
  4088f8:	sub	w16, w16, #0x57
  4088fc:	b	4088c4 <sqrt@plt+0x7134>
  408900:	mov	w0, #0x1                   	// #1
  408904:	ret
  408908:	mov	w0, wzr
  40890c:	ret
  408910:	mov	w8, #0x3                   	// #3
  408914:	str	w8, [x0]
  408918:	ldrb	w8, [x1, #1]!
  40891c:	mov	w9, #0x2                   	// #2
  408920:	mov	w11, #0x4                   	// #4
  408924:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408928:	cmp	w8, #0x23
  40892c:	csel	x9, x11, x9, eq  // eq = none
  408930:	cinc	x15, x1, eq  // eq = none
  408934:	adrp	x11, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408938:	adrp	x12, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40893c:	mov	w13, wzr
  408940:	add	x10, x10, #0x7c8
  408944:	add	x11, x11, #0x6c8
  408948:	add	x12, x12, #0x4c8
  40894c:	mov	x16, x15
  408950:	mov	x14, x9
  408954:	b	40896c <sqrt@plt+0x71dc>
  408958:	add	w13, w17, w13, lsl #4
  40895c:	sub	w13, w13, #0x30
  408960:	subs	x14, x14, #0x1
  408964:	add	x16, x16, #0x1
  408968:	b.eq	4089a0 <sqrt@plt+0x7210>  // b.none
  40896c:	ldrb	w17, [x16]
  408970:	ldrb	w18, [x10, x17]
  408974:	cbz	w18, 40899c <sqrt@plt+0x720c>
  408978:	ldrb	w18, [x11, x17]
  40897c:	cbnz	w18, 408958 <sqrt@plt+0x71c8>
  408980:	ldrb	w18, [x12, x17]
  408984:	add	w13, w17, w13, lsl #4
  408988:	cbz	w18, 408994 <sqrt@plt+0x7204>
  40898c:	sub	w13, w13, #0x37
  408990:	b	408960 <sqrt@plt+0x71d0>
  408994:	sub	w13, w13, #0x57
  408998:	b	408960 <sqrt@plt+0x71d0>
  40899c:	cbnz	x14, 408a70 <sqrt@plt+0x72e0>
  4089a0:	add	w16, w13, w13, lsl #8
  4089a4:	cmp	w8, #0x23
  4089a8:	csel	w16, w13, w16, eq  // eq = none
  4089ac:	add	x13, x15, x9
  4089b0:	mov	w14, wzr
  4089b4:	str	w16, [x0, #4]
  4089b8:	mov	x16, x13
  4089bc:	mov	x15, x9
  4089c0:	b	4089d8 <sqrt@plt+0x7248>
  4089c4:	add	w14, w17, w14, lsl #4
  4089c8:	sub	w14, w14, #0x30
  4089cc:	subs	x15, x15, #0x1
  4089d0:	add	x16, x16, #0x1
  4089d4:	b.eq	408a0c <sqrt@plt+0x727c>  // b.none
  4089d8:	ldrb	w17, [x16]
  4089dc:	ldrb	w18, [x10, x17]
  4089e0:	cbz	w18, 408a08 <sqrt@plt+0x7278>
  4089e4:	ldrb	w18, [x11, x17]
  4089e8:	cbnz	w18, 4089c4 <sqrt@plt+0x7234>
  4089ec:	ldrb	w18, [x12, x17]
  4089f0:	add	w14, w17, w14, lsl #4
  4089f4:	cbz	w18, 408a00 <sqrt@plt+0x7270>
  4089f8:	sub	w14, w14, #0x37
  4089fc:	b	4089cc <sqrt@plt+0x723c>
  408a00:	sub	w14, w14, #0x57
  408a04:	b	4089cc <sqrt@plt+0x723c>
  408a08:	cbnz	x15, 408a70 <sqrt@plt+0x72e0>
  408a0c:	add	w16, w14, w14, lsl #8
  408a10:	cmp	w8, #0x23
  408a14:	mov	w15, wzr
  408a18:	csel	w14, w14, w16, eq  // eq = none
  408a1c:	add	x13, x13, x9
  408a20:	str	w14, [x0, #8]
  408a24:	b	408a3c <sqrt@plt+0x72ac>
  408a28:	add	w14, w14, w15, lsl #4
  408a2c:	sub	w15, w14, #0x30
  408a30:	subs	x9, x9, #0x1
  408a34:	add	x13, x13, #0x1
  408a38:	b.eq	408a78 <sqrt@plt+0x72e8>  // b.none
  408a3c:	ldrb	w14, [x13]
  408a40:	ldrb	w16, [x10, x14]
  408a44:	cbz	w16, 408a6c <sqrt@plt+0x72dc>
  408a48:	ldrb	w16, [x11, x14]
  408a4c:	cbnz	w16, 408a28 <sqrt@plt+0x7298>
  408a50:	ldrb	w16, [x12, x14]
  408a54:	add	w14, w14, w15, lsl #4
  408a58:	cbz	w16, 408a64 <sqrt@plt+0x72d4>
  408a5c:	sub	w15, w14, #0x37
  408a60:	b	408a30 <sqrt@plt+0x72a0>
  408a64:	sub	w15, w14, #0x57
  408a68:	b	408a30 <sqrt@plt+0x72a0>
  408a6c:	cbz	x9, 408a78 <sqrt@plt+0x72e8>
  408a70:	mov	w0, wzr
  408a74:	ret
  408a78:	add	w9, w15, w15, lsl #8
  408a7c:	cmp	w8, #0x23
  408a80:	csel	w8, w15, w9, eq  // eq = none
  408a84:	str	w8, [x0, #12]
  408a88:	mov	w0, #0x1                   	// #1
  408a8c:	ret
  408a90:	mov	w8, #0x1                   	// #1
  408a94:	str	w8, [x0]
  408a98:	ldrb	w8, [x1, #1]!
  408a9c:	mov	w9, #0x2                   	// #2
  408aa0:	mov	w11, #0x4                   	// #4
  408aa4:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408aa8:	cmp	w8, #0x23
  408aac:	csel	x9, x11, x9, eq  // eq = none
  408ab0:	cinc	x15, x1, eq  // eq = none
  408ab4:	adrp	x11, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408ab8:	adrp	x12, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408abc:	mov	w13, wzr
  408ac0:	add	x10, x10, #0x7c8
  408ac4:	add	x11, x11, #0x6c8
  408ac8:	add	x12, x12, #0x4c8
  408acc:	mov	x16, x15
  408ad0:	mov	x14, x9
  408ad4:	b	408aec <sqrt@plt+0x735c>
  408ad8:	add	w13, w17, w13, lsl #4
  408adc:	sub	w13, w13, #0x30
  408ae0:	subs	x14, x14, #0x1
  408ae4:	add	x16, x16, #0x1
  408ae8:	b.eq	408b20 <sqrt@plt+0x7390>  // b.none
  408aec:	ldrb	w17, [x16]
  408af0:	ldrb	w18, [x10, x17]
  408af4:	cbz	w18, 408b1c <sqrt@plt+0x738c>
  408af8:	ldrb	w18, [x11, x17]
  408afc:	cbnz	w18, 408ad8 <sqrt@plt+0x7348>
  408b00:	ldrb	w18, [x12, x17]
  408b04:	add	w13, w17, w13, lsl #4
  408b08:	cbz	w18, 408b14 <sqrt@plt+0x7384>
  408b0c:	sub	w13, w13, #0x37
  408b10:	b	408ae0 <sqrt@plt+0x7350>
  408b14:	sub	w13, w13, #0x57
  408b18:	b	408ae0 <sqrt@plt+0x7350>
  408b1c:	cbnz	x14, 408bf0 <sqrt@plt+0x7460>
  408b20:	add	w16, w13, w13, lsl #8
  408b24:	cmp	w8, #0x23
  408b28:	csel	w16, w13, w16, eq  // eq = none
  408b2c:	add	x13, x15, x9
  408b30:	mov	w14, wzr
  408b34:	str	w16, [x0, #4]
  408b38:	mov	x16, x13
  408b3c:	mov	x15, x9
  408b40:	b	408b58 <sqrt@plt+0x73c8>
  408b44:	add	w14, w17, w14, lsl #4
  408b48:	sub	w14, w14, #0x30
  408b4c:	subs	x15, x15, #0x1
  408b50:	add	x16, x16, #0x1
  408b54:	b.eq	408b8c <sqrt@plt+0x73fc>  // b.none
  408b58:	ldrb	w17, [x16]
  408b5c:	ldrb	w18, [x10, x17]
  408b60:	cbz	w18, 408b88 <sqrt@plt+0x73f8>
  408b64:	ldrb	w18, [x11, x17]
  408b68:	cbnz	w18, 408b44 <sqrt@plt+0x73b4>
  408b6c:	ldrb	w18, [x12, x17]
  408b70:	add	w14, w17, w14, lsl #4
  408b74:	cbz	w18, 408b80 <sqrt@plt+0x73f0>
  408b78:	sub	w14, w14, #0x37
  408b7c:	b	408b4c <sqrt@plt+0x73bc>
  408b80:	sub	w14, w14, #0x57
  408b84:	b	408b4c <sqrt@plt+0x73bc>
  408b88:	cbnz	x15, 408bf0 <sqrt@plt+0x7460>
  408b8c:	add	w16, w14, w14, lsl #8
  408b90:	cmp	w8, #0x23
  408b94:	mov	w15, wzr
  408b98:	csel	w14, w14, w16, eq  // eq = none
  408b9c:	add	x13, x13, x9
  408ba0:	str	w14, [x0, #8]
  408ba4:	b	408bbc <sqrt@plt+0x742c>
  408ba8:	add	w14, w14, w15, lsl #4
  408bac:	sub	w15, w14, #0x30
  408bb0:	subs	x9, x9, #0x1
  408bb4:	add	x13, x13, #0x1
  408bb8:	b.eq	408bf8 <sqrt@plt+0x7468>  // b.none
  408bbc:	ldrb	w14, [x13]
  408bc0:	ldrb	w16, [x10, x14]
  408bc4:	cbz	w16, 408bec <sqrt@plt+0x745c>
  408bc8:	ldrb	w16, [x11, x14]
  408bcc:	cbnz	w16, 408ba8 <sqrt@plt+0x7418>
  408bd0:	ldrb	w16, [x12, x14]
  408bd4:	add	w14, w14, w15, lsl #4
  408bd8:	cbz	w16, 408be4 <sqrt@plt+0x7454>
  408bdc:	sub	w15, w14, #0x37
  408be0:	b	408bb0 <sqrt@plt+0x7420>
  408be4:	sub	w15, w14, #0x57
  408be8:	b	408bb0 <sqrt@plt+0x7420>
  408bec:	cbz	x9, 408bf8 <sqrt@plt+0x7468>
  408bf0:	mov	w0, wzr
  408bf4:	ret
  408bf8:	add	w9, w15, w15, lsl #8
  408bfc:	cmp	w8, #0x23
  408c00:	csel	w8, w15, w9, eq  // eq = none
  408c04:	str	w8, [x0, #12]
  408c08:	mov	w0, #0x1                   	// #1
  408c0c:	ret
  408c10:	mov	w9, #0x2                   	// #2
  408c14:	str	w9, [x0]
  408c18:	ldrb	w8, [x1, #1]!
  408c1c:	mov	w11, #0x4                   	// #4
  408c20:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408c24:	adrp	x12, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408c28:	cmp	w8, #0x23
  408c2c:	csel	x9, x11, x9, eq  // eq = none
  408c30:	cinc	x15, x1, eq  // eq = none
  408c34:	adrp	x11, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408c38:	mov	w13, wzr
  408c3c:	add	x10, x10, #0x7c8
  408c40:	add	x11, x11, #0x6c8
  408c44:	add	x12, x12, #0x4c8
  408c48:	mov	x16, x15
  408c4c:	mov	x14, x9
  408c50:	b	408c68 <sqrt@plt+0x74d8>
  408c54:	add	w13, w17, w13, lsl #4
  408c58:	sub	w13, w13, #0x30
  408c5c:	subs	x14, x14, #0x1
  408c60:	add	x16, x16, #0x1
  408c64:	b.eq	408c9c <sqrt@plt+0x750c>  // b.none
  408c68:	ldrb	w17, [x16]
  408c6c:	ldrb	w18, [x10, x17]
  408c70:	cbz	w18, 408c98 <sqrt@plt+0x7508>
  408c74:	ldrb	w18, [x11, x17]
  408c78:	cbnz	w18, 408c54 <sqrt@plt+0x74c4>
  408c7c:	ldrb	w18, [x12, x17]
  408c80:	add	w13, w17, w13, lsl #4
  408c84:	cbz	w18, 408c90 <sqrt@plt+0x7500>
  408c88:	sub	w13, w13, #0x37
  408c8c:	b	408c5c <sqrt@plt+0x74cc>
  408c90:	sub	w13, w13, #0x57
  408c94:	b	408c5c <sqrt@plt+0x74cc>
  408c98:	cbnz	x14, 408dd8 <sqrt@plt+0x7648>
  408c9c:	add	w16, w13, w13, lsl #8
  408ca0:	cmp	w8, #0x23
  408ca4:	csel	w16, w13, w16, eq  // eq = none
  408ca8:	add	x13, x15, x9
  408cac:	mov	w14, wzr
  408cb0:	str	w16, [x0, #4]
  408cb4:	mov	x16, x13
  408cb8:	mov	x15, x9
  408cbc:	b	408cd4 <sqrt@plt+0x7544>
  408cc0:	add	w14, w17, w14, lsl #4
  408cc4:	sub	w14, w14, #0x30
  408cc8:	subs	x15, x15, #0x1
  408ccc:	add	x16, x16, #0x1
  408cd0:	b.eq	408d08 <sqrt@plt+0x7578>  // b.none
  408cd4:	ldrb	w17, [x16]
  408cd8:	ldrb	w18, [x10, x17]
  408cdc:	cbz	w18, 408d04 <sqrt@plt+0x7574>
  408ce0:	ldrb	w18, [x11, x17]
  408ce4:	cbnz	w18, 408cc0 <sqrt@plt+0x7530>
  408ce8:	ldrb	w18, [x12, x17]
  408cec:	add	w14, w17, w14, lsl #4
  408cf0:	cbz	w18, 408cfc <sqrt@plt+0x756c>
  408cf4:	sub	w14, w14, #0x37
  408cf8:	b	408cc8 <sqrt@plt+0x7538>
  408cfc:	sub	w14, w14, #0x57
  408d00:	b	408cc8 <sqrt@plt+0x7538>
  408d04:	cbnz	x15, 408dd8 <sqrt@plt+0x7648>
  408d08:	add	w16, w14, w14, lsl #8
  408d0c:	cmp	w8, #0x23
  408d10:	csel	w14, w14, w16, eq  // eq = none
  408d14:	add	x13, x13, x9
  408d18:	mov	w15, wzr
  408d1c:	str	w14, [x0, #8]
  408d20:	mov	x16, x13
  408d24:	mov	x14, x9
  408d28:	b	408d40 <sqrt@plt+0x75b0>
  408d2c:	add	w15, w17, w15, lsl #4
  408d30:	sub	w15, w15, #0x30
  408d34:	subs	x14, x14, #0x1
  408d38:	add	x16, x16, #0x1
  408d3c:	b.eq	408d74 <sqrt@plt+0x75e4>  // b.none
  408d40:	ldrb	w17, [x16]
  408d44:	ldrb	w18, [x10, x17]
  408d48:	cbz	w18, 408d70 <sqrt@plt+0x75e0>
  408d4c:	ldrb	w18, [x11, x17]
  408d50:	cbnz	w18, 408d2c <sqrt@plt+0x759c>
  408d54:	ldrb	w18, [x12, x17]
  408d58:	add	w15, w17, w15, lsl #4
  408d5c:	cbz	w18, 408d68 <sqrt@plt+0x75d8>
  408d60:	sub	w15, w15, #0x37
  408d64:	b	408d34 <sqrt@plt+0x75a4>
  408d68:	sub	w15, w15, #0x57
  408d6c:	b	408d34 <sqrt@plt+0x75a4>
  408d70:	cbnz	x14, 408dd8 <sqrt@plt+0x7648>
  408d74:	add	w16, w15, w15, lsl #8
  408d78:	cmp	w8, #0x23
  408d7c:	mov	w14, wzr
  408d80:	csel	w15, w15, w16, eq  // eq = none
  408d84:	add	x13, x13, x9
  408d88:	str	w15, [x0, #12]
  408d8c:	b	408da4 <sqrt@plt+0x7614>
  408d90:	add	w14, w15, w14, lsl #4
  408d94:	sub	w14, w14, #0x30
  408d98:	subs	x9, x9, #0x1
  408d9c:	add	x13, x13, #0x1
  408da0:	b.eq	408de0 <sqrt@plt+0x7650>  // b.none
  408da4:	ldrb	w15, [x13]
  408da8:	ldrb	w16, [x10, x15]
  408dac:	cbz	w16, 408dd4 <sqrt@plt+0x7644>
  408db0:	ldrb	w16, [x11, x15]
  408db4:	cbnz	w16, 408d90 <sqrt@plt+0x7600>
  408db8:	ldrb	w16, [x12, x15]
  408dbc:	add	w14, w15, w14, lsl #4
  408dc0:	cbz	w16, 408dcc <sqrt@plt+0x763c>
  408dc4:	sub	w14, w14, #0x37
  408dc8:	b	408d98 <sqrt@plt+0x7608>
  408dcc:	sub	w14, w14, #0x57
  408dd0:	b	408d98 <sqrt@plt+0x7608>
  408dd4:	cbz	x9, 408de0 <sqrt@plt+0x7650>
  408dd8:	mov	w0, wzr
  408ddc:	ret
  408de0:	add	w9, w14, w14, lsl #8
  408de4:	cmp	w8, #0x23
  408de8:	csel	w8, w14, w9, eq  // eq = none
  408dec:	str	w8, [x0, #16]
  408df0:	mov	w0, #0x1                   	// #1
  408df4:	ret
  408df8:	mov	w10, #0x4                   	// #4
  408dfc:	str	w10, [x0]
  408e00:	ldrb	w8, [x1, #1]!
  408e04:	mov	w13, #0x2                   	// #2
  408e08:	adrp	x11, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408e0c:	adrp	x12, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408e10:	cmp	w8, #0x23
  408e14:	adrp	x14, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408e18:	mov	w9, wzr
  408e1c:	add	x11, x11, #0x7c8
  408e20:	add	x12, x12, #0x6c8
  408e24:	csel	x10, x10, x13, eq  // eq = none
  408e28:	cinc	x13, x1, eq  // eq = none
  408e2c:	add	x14, x14, #0x4c8
  408e30:	b	408e48 <sqrt@plt+0x76b8>
  408e34:	add	w9, w15, w9, lsl #4
  408e38:	sub	w9, w9, #0x30
  408e3c:	subs	x10, x10, #0x1
  408e40:	add	x13, x13, #0x1
  408e44:	b.eq	408e84 <sqrt@plt+0x76f4>  // b.none
  408e48:	ldrb	w15, [x13]
  408e4c:	ldrb	w16, [x11, x15]
  408e50:	cbz	w16, 408e78 <sqrt@plt+0x76e8>
  408e54:	ldrb	w16, [x12, x15]
  408e58:	cbnz	w16, 408e34 <sqrt@plt+0x76a4>
  408e5c:	ldrb	w16, [x14, x15]
  408e60:	add	w9, w15, w9, lsl #4
  408e64:	cbz	w16, 408e70 <sqrt@plt+0x76e0>
  408e68:	sub	w9, w9, #0x37
  408e6c:	b	408e3c <sqrt@plt+0x76ac>
  408e70:	sub	w9, w9, #0x57
  408e74:	b	408e3c <sqrt@plt+0x76ac>
  408e78:	cbz	x10, 408e84 <sqrt@plt+0x76f4>
  408e7c:	mov	w0, wzr
  408e80:	ret
  408e84:	add	w10, w9, w9, lsl #8
  408e88:	cmp	w8, #0x23
  408e8c:	csel	w8, w9, w10, eq  // eq = none
  408e90:	str	w8, [x0, #4]
  408e94:	mov	w0, #0x1                   	// #1
  408e98:	ret
  408e9c:	ldr	w8, [x0]
  408ea0:	sub	w8, w8, #0x1
  408ea4:	cmp	w8, #0x3
  408ea8:	b.hi	408ef0 <sqrt@plt+0x7760>  // b.pmore
  408eac:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  408eb0:	add	x9, x9, #0x7c8
  408eb4:	adr	x10, 408ec4 <sqrt@plt+0x7734>
  408eb8:	ldrb	w11, [x9, x8]
  408ebc:	add	x10, x10, x11, lsl #2
  408ec0:	br	x10
  408ec4:	ldr	w8, [x0, #4]
  408ec8:	mov	w9, #0xffff                	// #65535
  408ecc:	sub	w8, w9, w8
  408ed0:	str	w8, [x1]
  408ed4:	ldr	w8, [x0, #8]
  408ed8:	sub	w8, w9, w8
  408edc:	str	w8, [x2]
  408ee0:	ldr	w8, [x0, #12]
  408ee4:	sub	w8, w9, w8
  408ee8:	str	w8, [x3]
  408eec:	ret
  408ef0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  408ef4:	add	x1, x1, #0x7dd
  408ef8:	mov	w0, #0x100                 	// #256
  408efc:	b	4085a8 <sqrt@plt+0x6e18>
  408f00:	ldr	w8, [x0, #16]
  408f04:	ldr	w9, [x0, #4]
  408f08:	mov	w10, #0xffff                	// #65535
  408f0c:	sub	w11, w10, w8
  408f10:	mul	w9, w11, w9
  408f14:	mov	w11, #0x8001                	// #32769
  408f18:	movk	w11, #0x8000, lsl #16
  408f1c:	umull	x9, w9, w11
  408f20:	lsr	x9, x9, #47
  408f24:	add	w8, w9, w8
  408f28:	cmp	w8, w10
  408f2c:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408f30:	eor	w8, w8, #0xffff
  408f34:	str	w8, [x1]
  408f38:	ldr	w8, [x0, #16]
  408f3c:	ldr	w9, [x0, #8]
  408f40:	sub	w12, w10, w8
  408f44:	mul	w9, w12, w9
  408f48:	umull	x9, w9, w11
  408f4c:	lsr	x9, x9, #47
  408f50:	add	w8, w9, w8
  408f54:	cmp	w8, w10
  408f58:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408f5c:	eor	w8, w8, #0xffff
  408f60:	str	w8, [x2]
  408f64:	ldp	w9, w8, [x0, #12]
  408f68:	sub	w12, w10, w8
  408f6c:	mul	w9, w12, w9
  408f70:	umull	x9, w9, w11
  408f74:	lsr	x9, x9, #47
  408f78:	add	w8, w9, w8
  408f7c:	cmp	w8, w10
  408f80:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408f84:	eor	w8, w8, #0xffff
  408f88:	str	w8, [x3]
  408f8c:	ret
  408f90:	ldr	w8, [x0, #4]
  408f94:	str	w8, [x1]
  408f98:	ldr	w8, [x0, #8]
  408f9c:	str	w8, [x2]
  408fa0:	ldr	w8, [x0, #12]
  408fa4:	str	w8, [x3]
  408fa8:	ret
  408fac:	ldr	w8, [x0, #4]
  408fb0:	str	w8, [x3]
  408fb4:	str	w8, [x2]
  408fb8:	str	w8, [x1]
  408fbc:	ret
  408fc0:	ldr	w8, [x0]
  408fc4:	sub	w8, w8, #0x1
  408fc8:	cmp	w8, #0x3
  408fcc:	b.hi	409004 <sqrt@plt+0x7874>  // b.pmore
  408fd0:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  408fd4:	add	x9, x9, #0x7cc
  408fd8:	adr	x10, 408fe8 <sqrt@plt+0x7858>
  408fdc:	ldrb	w11, [x9, x8]
  408fe0:	add	x10, x10, x11, lsl #2
  408fe4:	br	x10
  408fe8:	ldr	w8, [x0, #4]
  408fec:	str	w8, [x1]
  408ff0:	ldr	w8, [x0, #8]
  408ff4:	str	w8, [x2]
  408ff8:	ldr	w8, [x0, #12]
  408ffc:	str	w8, [x3]
  409000:	ret
  409004:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  409008:	add	x1, x1, #0x7dd
  40900c:	mov	w0, #0x11f                 	// #287
  409010:	b	4085a8 <sqrt@plt+0x6e18>
  409014:	ldr	w8, [x0, #16]
  409018:	ldr	w9, [x0, #4]
  40901c:	mov	w10, #0xffff                	// #65535
  409020:	sub	w11, w10, w8
  409024:	mul	w9, w11, w9
  409028:	mov	w11, #0x8001                	// #32769
  40902c:	movk	w11, #0x8000, lsl #16
  409030:	umull	x9, w9, w11
  409034:	lsr	x9, x9, #47
  409038:	add	w8, w9, w8
  40903c:	cmp	w8, w10
  409040:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  409044:	str	w8, [x1]
  409048:	ldr	w8, [x0, #16]
  40904c:	ldr	w9, [x0, #8]
  409050:	sub	w12, w10, w8
  409054:	mul	w9, w12, w9
  409058:	umull	x9, w9, w11
  40905c:	lsr	x9, x9, #47
  409060:	add	w8, w9, w8
  409064:	cmp	w8, w10
  409068:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  40906c:	str	w8, [x2]
  409070:	ldp	w9, w8, [x0, #12]
  409074:	sub	w12, w10, w8
  409078:	mul	w9, w12, w9
  40907c:	umull	x9, w9, w11
  409080:	lsr	x9, x9, #47
  409084:	add	w8, w9, w8
  409088:	cmp	w8, w10
  40908c:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  409090:	str	w8, [x3]
  409094:	ret
  409098:	ldr	w8, [x0, #4]
  40909c:	mov	w9, #0xffff                	// #65535
  4090a0:	sub	w8, w9, w8
  4090a4:	str	w8, [x1]
  4090a8:	ldr	w8, [x0, #8]
  4090ac:	sub	w8, w9, w8
  4090b0:	str	w8, [x2]
  4090b4:	ldr	w8, [x0, #12]
  4090b8:	sub	w8, w9, w8
  4090bc:	str	w8, [x3]
  4090c0:	ret
  4090c4:	ldr	w8, [x0, #4]
  4090c8:	mov	w9, #0xffff                	// #65535
  4090cc:	sub	w8, w9, w8
  4090d0:	str	w8, [x3]
  4090d4:	str	w8, [x2]
  4090d8:	str	w8, [x1]
  4090dc:	ret
  4090e0:	ldr	w8, [x0]
  4090e4:	sub	w8, w8, #0x1
  4090e8:	cmp	w8, #0x3
  4090ec:	b.hi	4091e0 <sqrt@plt+0x7a50>  // b.pmore
  4090f0:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  4090f4:	add	x9, x9, #0x7d0
  4090f8:	adr	x10, 409108 <sqrt@plt+0x7978>
  4090fc:	ldrb	w11, [x9, x8]
  409100:	add	x10, x10, x11, lsl #2
  409104:	br	x10
  409108:	ldp	w8, w9, [x0, #8]
  40910c:	ldr	w10, [x0, #4]
  409110:	cmp	w8, w9
  409114:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  409118:	cmp	w10, w8
  40911c:	csel	w9, w10, w8, cc  // cc = lo, ul, last
  409120:	mov	w8, #0xffff                	// #65535
  409124:	cmp	w9, w8
  409128:	str	w9, [x4]
  40912c:	b.eq	4091b0 <sqrt@plt+0x7a20>  // b.none
  409130:	ldr	w10, [x0, #4]
  409134:	sub	w11, w8, w9
  409138:	sub	w9, w10, w9
  40913c:	lsl	w10, w9, #16
  409140:	sub	w9, w10, w9
  409144:	udiv	w9, w9, w11
  409148:	str	w9, [x1]
  40914c:	ldr	w9, [x0, #8]
  409150:	ldr	w10, [x4]
  409154:	sub	w9, w9, w10
  409158:	lsl	w11, w9, #16
  40915c:	sub	w10, w8, w10
  409160:	sub	w9, w11, w9
  409164:	udiv	w9, w9, w10
  409168:	str	w9, [x2]
  40916c:	ldr	w9, [x0, #12]
  409170:	ldr	w10, [x4]
  409174:	sub	w9, w9, w10
  409178:	b	409264 <sqrt@plt+0x7ad4>
  40917c:	ldp	w9, w10, [x0, #4]
  409180:	ldr	w11, [x0, #12]
  409184:	mov	w8, #0xffff                	// #65535
  409188:	sub	w10, w8, w10
  40918c:	sub	w11, w8, w11
  409190:	cmp	w10, w11
  409194:	sub	w9, w8, w9
  409198:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  40919c:	cmp	w9, w10
  4091a0:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  4091a4:	cmp	w9, w8
  4091a8:	str	w9, [x4]
  4091ac:	b.ne	409214 <sqrt@plt+0x7a84>  // b.any
  4091b0:	str	w8, [x1]
  4091b4:	str	w8, [x2]
  4091b8:	str	w8, [x3]
  4091bc:	ret
  4091c0:	str	wzr, [x3]
  4091c4:	str	wzr, [x2]
  4091c8:	str	wzr, [x1]
  4091cc:	ldr	w8, [x0, #4]
  4091d0:	mov	w9, #0xffff                	// #65535
  4091d4:	sub	w8, w9, w8
  4091d8:	str	w8, [x4]
  4091dc:	ret
  4091e0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4091e4:	add	x1, x1, #0x7dd
  4091e8:	mov	w0, #0x151                 	// #337
  4091ec:	b	4085a8 <sqrt@plt+0x6e18>
  4091f0:	ldr	w8, [x0, #4]
  4091f4:	str	w8, [x1]
  4091f8:	ldr	w8, [x0, #8]
  4091fc:	str	w8, [x2]
  409200:	ldr	w8, [x0, #12]
  409204:	str	w8, [x3]
  409208:	ldr	w8, [x0, #16]
  40920c:	str	w8, [x4]
  409210:	ret
  409214:	ldr	w10, [x0, #4]
  409218:	sub	w9, w8, w9
  40921c:	sub	w10, w9, w10
  409220:	lsl	w11, w10, #16
  409224:	sub	w10, w11, w10
  409228:	udiv	w9, w10, w9
  40922c:	str	w9, [x1]
  409230:	ldr	w9, [x0, #8]
  409234:	ldr	w10, [x4]
  409238:	add	w9, w9, w10
  40923c:	sub	w9, w8, w9
  409240:	lsl	w11, w9, #16
  409244:	sub	w10, w8, w10
  409248:	sub	w9, w11, w9
  40924c:	udiv	w9, w9, w10
  409250:	str	w9, [x2]
  409254:	ldr	w9, [x0, #12]
  409258:	ldr	w10, [x4]
  40925c:	add	w9, w9, w10
  409260:	sub	w9, w8, w9
  409264:	lsl	w11, w9, #16
  409268:	sub	w9, w11, w9
  40926c:	sub	w8, w8, w10
  409270:	udiv	w8, w9, w8
  409274:	str	w8, [x3]
  409278:	ret
  40927c:	ldr	w8, [x0]
  409280:	sub	w8, w8, #0x1
  409284:	cmp	w8, #0x3
  409288:	b.hi	4092e4 <sqrt@plt+0x7b54>  // b.pmore
  40928c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  409290:	add	x9, x9, #0x7d4
  409294:	adr	x10, 4092a4 <sqrt@plt+0x7b14>
  409298:	ldrb	w11, [x9, x8]
  40929c:	add	x10, x10, x11, lsl #2
  4092a0:	br	x10
  4092a4:	ldp	w9, w10, [x0, #4]
  4092a8:	ldr	w12, [x0, #12]
  4092ac:	mov	w8, #0xde                  	// #222
  4092b0:	mov	w11, #0x2c3                 	// #707
  4092b4:	mul	w8, w9, w8
  4092b8:	mov	w13, #0x47                  	// #71
  4092bc:	mov	w14, #0x4dd3                	// #19923
  4092c0:	madd	w8, w10, w11, w8
  4092c4:	movk	w14, #0x1062, lsl #16
  4092c8:	madd	w8, w12, w13, w8
  4092cc:	umull	x8, w8, w14
  4092d0:	lsr	x8, x8, #38
  4092d4:	mov	w9, #0xffff                	// #65535
  4092d8:	sub	w8, w9, w8
  4092dc:	str	w8, [x1]
  4092e0:	ret
  4092e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4092e8:	add	x1, x1, #0x7dd
  4092ec:	mov	w0, #0x16a                 	// #362
  4092f0:	b	4085a8 <sqrt@plt+0x6e18>
  4092f4:	ldp	w8, w10, [x0, #4]
  4092f8:	mov	w9, #0xde                  	// #222
  4092fc:	mov	w11, #0x2c3                 	// #707
  409300:	mul	w8, w8, w9
  409304:	madd	w8, w10, w11, w8
  409308:	ldp	w9, w11, [x0, #12]
  40930c:	mov	w10, #0x47                  	// #71
  409310:	madd	w8, w9, w10, w8
  409314:	mov	w9, #0x4dd3                	// #19923
  409318:	movk	w9, #0x1062, lsl #16
  40931c:	umull	x8, w8, w9
  409320:	mov	w10, #0xffff                	// #65535
  409324:	lsr	x8, x8, #38
  409328:	sub	w8, w10, w8
  40932c:	sub	w9, w10, w11
  409330:	mul	w8, w8, w9
  409334:	str	w8, [x1]
  409338:	ret
  40933c:	ldp	w9, w10, [x0, #4]
  409340:	ldr	w12, [x0, #12]
  409344:	mov	w8, #0xde                  	// #222
  409348:	mov	w11, #0x2c3                 	// #707
  40934c:	mul	w8, w9, w8
  409350:	mov	w13, #0x47                  	// #71
  409354:	madd	w8, w10, w11, w8
  409358:	mov	w9, #0x4dd3                	// #19923
  40935c:	madd	w8, w12, w13, w8
  409360:	movk	w9, #0x1062, lsl #16
  409364:	umull	x8, w8, w9
  409368:	lsr	x8, x8, #38
  40936c:	str	w8, [x1]
  409370:	ret
  409374:	ldr	w8, [x0, #4]
  409378:	str	w8, [x1]
  40937c:	ret
  409380:	stp	x29, x30, [sp, #-32]!
  409384:	stp	x20, x19, [sp, #16]
  409388:	mov	x29, sp
  40938c:	mov	x20, x0
  409390:	mov	w0, #0x1e                  	// #30
  409394:	bl	401440 <_Znam@plt>
  409398:	ldr	w8, [x20]
  40939c:	mov	x19, x0
  4093a0:	cmp	w8, #0x4
  4093a4:	b.hi	4094c0 <sqrt@plt+0x7d30>  // b.pmore
  4093a8:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  4093ac:	add	x9, x9, #0x7d8
  4093b0:	adr	x10, 4093c0 <sqrt@plt+0x7c30>
  4093b4:	ldrb	w11, [x9, x8]
  4093b8:	add	x10, x10, x11, lsl #2
  4093bc:	br	x10
  4093c0:	mov	x8, #0x6564                	// #25956
  4093c4:	movk	x8, #0x6166, lsl #16
  4093c8:	movk	x8, #0x6c75, lsl #32
  4093cc:	movk	x8, #0x74, lsl #48
  4093d0:	str	x8, [x19]
  4093d4:	b	4094c0 <sqrt@plt+0x7d30>
  4093d8:	ldp	s0, s1, [x20, #4]
  4093dc:	ldr	s2, [x20, #12]
  4093e0:	mov	x8, #0xffe000000000        	// #281337537757184
  4093e4:	movk	x8, #0x40ef, lsl #48
  4093e8:	fmov	d3, x8
  4093ec:	ucvtf	d0, d0
  4093f0:	ucvtf	d1, d1
  4093f4:	ucvtf	d2, d2
  4093f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4093fc:	fdiv	d0, d0, d3
  409400:	fdiv	d1, d1, d3
  409404:	fdiv	d2, d2, d3
  409408:	add	x1, x1, #0x80f
  40940c:	b	40948c <sqrt@plt+0x7cfc>
  409410:	ldp	s0, s1, [x20, #4]
  409414:	ldp	s2, s3, [x20, #12]
  409418:	mov	x8, #0xffe000000000        	// #281337537757184
  40941c:	movk	x8, #0x40ef, lsl #48
  409420:	fmov	d4, x8
  409424:	ucvtf	d0, d0
  409428:	ucvtf	d1, d1
  40942c:	ucvtf	d2, d2
  409430:	ucvtf	d3, d3
  409434:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  409438:	fdiv	d0, d0, d4
  40943c:	fdiv	d1, d1, d4
  409440:	fdiv	d2, d2, d4
  409444:	fdiv	d3, d3, d4
  409448:	add	x1, x1, #0x825
  40944c:	mov	x0, x19
  409450:	bl	401570 <sprintf@plt>
  409454:	b	4094c0 <sqrt@plt+0x7d30>
  409458:	ldp	s0, s1, [x20, #4]
  40945c:	ldr	s2, [x20, #12]
  409460:	mov	x8, #0xffe000000000        	// #281337537757184
  409464:	movk	x8, #0x40ef, lsl #48
  409468:	fmov	d3, x8
  40946c:	ucvtf	d0, d0
  409470:	ucvtf	d1, d1
  409474:	ucvtf	d2, d2
  409478:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40947c:	fdiv	d0, d0, d3
  409480:	fdiv	d1, d1, d3
  409484:	fdiv	d2, d2, d3
  409488:	add	x1, x1, #0x7f9
  40948c:	mov	x0, x19
  409490:	bl	401570 <sprintf@plt>
  409494:	b	4094c0 <sqrt@plt+0x7d30>
  409498:	ldr	s0, [x20, #4]
  40949c:	mov	x8, #0xffe000000000        	// #281337537757184
  4094a0:	movk	x8, #0x40ef, lsl #48
  4094a4:	fmov	d1, x8
  4094a8:	ucvtf	d0, d0
  4094ac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4094b0:	fdiv	d0, d0, d1
  4094b4:	add	x1, x1, #0x842
  4094b8:	mov	x0, x19
  4094bc:	bl	401570 <sprintf@plt>
  4094c0:	mov	x0, x19
  4094c4:	ldp	x20, x19, [sp, #16]
  4094c8:	ldp	x29, x30, [sp], #32
  4094cc:	ret
  4094d0:	movi	v0.2d, #0x0
  4094d4:	stp	q0, q0, [x0, #224]
  4094d8:	stp	q0, q0, [x0, #192]
  4094dc:	stp	q0, q0, [x0, #160]
  4094e0:	stp	q0, q0, [x0, #128]
  4094e4:	stp	q0, q0, [x0, #96]
  4094e8:	stp	q0, q0, [x0, #64]
  4094ec:	stp	q0, q0, [x0, #32]
  4094f0:	stp	q0, q0, [x0]
  4094f4:	ret
  4094f8:	movi	v0.2d, #0x0
  4094fc:	stp	q0, q0, [x0, #224]
  409500:	stp	q0, q0, [x0, #192]
  409504:	stp	q0, q0, [x0, #160]
  409508:	stp	q0, q0, [x0, #128]
  40950c:	stp	q0, q0, [x0, #96]
  409510:	stp	q0, q0, [x0, #64]
  409514:	stp	q0, q0, [x0, #32]
  409518:	stp	q0, q0, [x0]
  40951c:	ret
  409520:	movi	v0.2d, #0x0
  409524:	stp	q0, q0, [x0, #224]
  409528:	stp	q0, q0, [x0, #192]
  40952c:	stp	q0, q0, [x0, #160]
  409530:	stp	q0, q0, [x0, #128]
  409534:	stp	q0, q0, [x0, #96]
  409538:	stp	q0, q0, [x0, #64]
  40953c:	stp	q0, q0, [x0, #32]
  409540:	stp	q0, q0, [x0]
  409544:	ldrb	w8, [x1]
  409548:	cbz	w8, 409564 <sqrt@plt+0x7dd4>
  40954c:	add	x9, x1, #0x1
  409550:	mov	w10, #0x1                   	// #1
  409554:	and	x8, x8, #0xff
  409558:	strb	w10, [x0, x8]
  40955c:	ldrb	w8, [x9], #1
  409560:	cbnz	w8, 409554 <sqrt@plt+0x7dc4>
  409564:	ret
  409568:	movi	v0.2d, #0x0
  40956c:	stp	q0, q0, [x0, #224]
  409570:	stp	q0, q0, [x0, #192]
  409574:	stp	q0, q0, [x0, #160]
  409578:	stp	q0, q0, [x0, #128]
  40957c:	stp	q0, q0, [x0, #96]
  409580:	stp	q0, q0, [x0, #64]
  409584:	stp	q0, q0, [x0, #32]
  409588:	stp	q0, q0, [x0]
  40958c:	ldrb	w8, [x1]
  409590:	cbz	w8, 4095ac <sqrt@plt+0x7e1c>
  409594:	add	x9, x1, #0x1
  409598:	mov	w10, #0x1                   	// #1
  40959c:	and	x8, x8, #0xff
  4095a0:	strb	w10, [x0, x8]
  4095a4:	ldrb	w8, [x9], #1
  4095a8:	cbnz	w8, 40959c <sqrt@plt+0x7e0c>
  4095ac:	ret
  4095b0:	ret
  4095b4:	add	x8, x1, #0x100
  4095b8:	cmp	x0, x8
  4095bc:	b.cs	4095f4 <sqrt@plt+0x7e64>  // b.hs, b.nlast
  4095c0:	add	x8, x0, #0x100
  4095c4:	cmp	x1, x8
  4095c8:	b.cs	4095f4 <sqrt@plt+0x7e64>  // b.hs, b.nlast
  4095cc:	mov	x8, xzr
  4095d0:	mov	w9, #0x1                   	// #1
  4095d4:	b	4095e4 <sqrt@plt+0x7e54>
  4095d8:	add	x8, x8, #0x1
  4095dc:	cmp	x8, #0x100
  4095e0:	b.eq	4096d8 <sqrt@plt+0x7f48>  // b.none
  4095e4:	ldrb	w10, [x1, x8]
  4095e8:	cbz	w10, 4095d8 <sqrt@plt+0x7e48>
  4095ec:	strb	w9, [x0, x8]
  4095f0:	b	4095d8 <sqrt@plt+0x7e48>
  4095f4:	mov	x8, xzr
  4095f8:	add	x9, x0, #0x7
  4095fc:	mov	w10, #0x1                   	// #1
  409600:	b	409610 <sqrt@plt+0x7e80>
  409604:	add	x8, x8, #0x8
  409608:	cmp	x8, #0x100
  40960c:	b.eq	4096d8 <sqrt@plt+0x7f48>  // b.none
  409610:	ldr	d0, [x1, x8]
  409614:	cmeq	v0.8b, v0.8b, #0
  409618:	mvn	v0.8b, v0.8b
  40961c:	umov	w11, v0.b[0]
  409620:	tbnz	w11, #0, 409660 <sqrt@plt+0x7ed0>
  409624:	umov	w11, v0.b[1]
  409628:	tbnz	w11, #0, 409670 <sqrt@plt+0x7ee0>
  40962c:	umov	w11, v0.b[2]
  409630:	tbnz	w11, #0, 409680 <sqrt@plt+0x7ef0>
  409634:	umov	w11, v0.b[3]
  409638:	tbnz	w11, #0, 409690 <sqrt@plt+0x7f00>
  40963c:	umov	w11, v0.b[4]
  409640:	tbnz	w11, #0, 4096a0 <sqrt@plt+0x7f10>
  409644:	umov	w11, v0.b[5]
  409648:	tbnz	w11, #0, 4096b0 <sqrt@plt+0x7f20>
  40964c:	umov	w11, v0.b[6]
  409650:	tbnz	w11, #0, 4096c0 <sqrt@plt+0x7f30>
  409654:	umov	w11, v0.b[7]
  409658:	tbz	w11, #0, 409604 <sqrt@plt+0x7e74>
  40965c:	b	4096d0 <sqrt@plt+0x7f40>
  409660:	add	x11, x9, x8
  409664:	sturb	w10, [x11, #-7]
  409668:	umov	w11, v0.b[1]
  40966c:	tbz	w11, #0, 40962c <sqrt@plt+0x7e9c>
  409670:	add	x11, x9, x8
  409674:	sturb	w10, [x11, #-6]
  409678:	umov	w11, v0.b[2]
  40967c:	tbz	w11, #0, 409634 <sqrt@plt+0x7ea4>
  409680:	add	x11, x9, x8
  409684:	sturb	w10, [x11, #-5]
  409688:	umov	w11, v0.b[3]
  40968c:	tbz	w11, #0, 40963c <sqrt@plt+0x7eac>
  409690:	add	x11, x9, x8
  409694:	sturb	w10, [x11, #-4]
  409698:	umov	w11, v0.b[4]
  40969c:	tbz	w11, #0, 409644 <sqrt@plt+0x7eb4>
  4096a0:	add	x11, x9, x8
  4096a4:	sturb	w10, [x11, #-3]
  4096a8:	umov	w11, v0.b[5]
  4096ac:	tbz	w11, #0, 40964c <sqrt@plt+0x7ebc>
  4096b0:	add	x11, x9, x8
  4096b4:	sturb	w10, [x11, #-2]
  4096b8:	umov	w11, v0.b[6]
  4096bc:	tbz	w11, #0, 409654 <sqrt@plt+0x7ec4>
  4096c0:	add	x11, x9, x8
  4096c4:	sturb	w10, [x11, #-1]
  4096c8:	umov	w11, v0.b[7]
  4096cc:	tbz	w11, #0, 409604 <sqrt@plt+0x7e74>
  4096d0:	strb	w10, [x9, x8]
  4096d4:	b	409604 <sqrt@plt+0x7e74>
  4096d8:	ret
  4096dc:	stp	x29, x30, [sp, #-96]!
  4096e0:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4096e4:	ldr	w9, [x8, #3784]
  4096e8:	stp	x28, x27, [sp, #16]
  4096ec:	stp	x26, x25, [sp, #32]
  4096f0:	stp	x24, x23, [sp, #48]
  4096f4:	stp	x22, x21, [sp, #64]
  4096f8:	stp	x20, x19, [sp, #80]
  4096fc:	mov	x29, sp
  409700:	cbz	w9, 409720 <sqrt@plt+0x7f90>
  409704:	ldp	x20, x19, [sp, #80]
  409708:	ldp	x22, x21, [sp, #64]
  40970c:	ldp	x24, x23, [sp, #48]
  409710:	ldp	x26, x25, [sp, #32]
  409714:	ldp	x28, x27, [sp, #16]
  409718:	ldp	x29, x30, [sp], #96
  40971c:	ret
  409720:	mov	w9, #0x1                   	// #1
  409724:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409728:	adrp	x23, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40972c:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409730:	adrp	x25, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409734:	adrp	x26, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409738:	adrp	x27, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40973c:	adrp	x28, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409740:	adrp	x20, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409744:	adrp	x18, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409748:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40974c:	str	w9, [x8, #3784]
  409750:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409754:	mov	x19, xzr
  409758:	add	x22, x22, #0x3c8
  40975c:	add	x23, x23, #0x4c8
  409760:	add	x24, x24, #0x5c8
  409764:	add	x25, x25, #0x6c8
  409768:	add	x26, x26, #0x7c8
  40976c:	add	x27, x27, #0x8c8
  409770:	add	x28, x28, #0x9c8
  409774:	add	x20, x20, #0xac8
  409778:	add	x18, x18, #0xbc8
  40977c:	add	x21, x21, #0xcc8
  409780:	add	x9, x9, #0xdc8
  409784:	b	4097c4 <sqrt@plt+0x8034>
  409788:	mov	w8, wzr
  40978c:	strb	wzr, [x22, x19]
  409790:	strb	wzr, [x23, x19]
  409794:	strb	wzr, [x24, x19]
  409798:	strb	wzr, [x25, x19]
  40979c:	strb	wzr, [x26, x19]
  4097a0:	strb	wzr, [x27, x19]
  4097a4:	strb	wzr, [x28, x19]
  4097a8:	strb	wzr, [x20, x19]
  4097ac:	strb	wzr, [x18, x19]
  4097b0:	strb	wzr, [x21, x19]
  4097b4:	strb	w8, [x9, x19]
  4097b8:	add	x19, x19, #0x1
  4097bc:	cmp	x19, #0x100
  4097c0:	b.eq	409704 <sqrt@plt+0x7f74>  // b.none
  4097c4:	tst	x19, #0x7fffff80
  4097c8:	b.ne	409788 <sqrt@plt+0x7ff8>  // b.any
  4097cc:	bl	4015e0 <__ctype_b_loc@plt>
  4097d0:	ldr	x8, [x0]
  4097d4:	lsl	x9, x19, #1
  4097d8:	adrp	x18, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4097dc:	add	x18, x18, #0xbc8
  4097e0:	ldrh	w8, [x8, x9]
  4097e4:	ubfx	w8, w8, #10, #1
  4097e8:	strb	w8, [x22, x19]
  4097ec:	ldr	x8, [x0]
  4097f0:	add	x8, x8, x9
  4097f4:	ldrb	w8, [x8, #1]
  4097f8:	and	w8, w8, #0x1
  4097fc:	strb	w8, [x23, x19]
  409800:	ldr	x8, [x0]
  409804:	ldrh	w8, [x8, x9]
  409808:	ubfx	w8, w8, #9, #1
  40980c:	strb	w8, [x24, x19]
  409810:	ldr	x8, [x0]
  409814:	ldrh	w8, [x8, x9]
  409818:	ubfx	w8, w8, #11, #1
  40981c:	strb	w8, [x25, x19]
  409820:	ldr	x8, [x0]
  409824:	ldrh	w8, [x8, x9]
  409828:	ubfx	w8, w8, #12, #1
  40982c:	strb	w8, [x26, x19]
  409830:	ldr	x8, [x0]
  409834:	ldrh	w8, [x8, x9]
  409838:	ubfx	w8, w8, #13, #1
  40983c:	strb	w8, [x27, x19]
  409840:	ldr	x8, [x0]
  409844:	ldrb	w8, [x8, x9]
  409848:	ubfx	w8, w8, #2, #1
  40984c:	strb	w8, [x28, x19]
  409850:	ldr	x8, [x0]
  409854:	ldrb	w8, [x8, x9]
  409858:	ubfx	w8, w8, #3, #1
  40985c:	strb	w8, [x20, x19]
  409860:	ldr	x8, [x0]
  409864:	ldrh	w8, [x8, x9]
  409868:	ubfx	w8, w8, #14, #1
  40986c:	strb	w8, [x18, x19]
  409870:	ldr	x8, [x0]
  409874:	ldrh	w8, [x8, x9]
  409878:	lsr	w8, w8, #15
  40987c:	strb	w8, [x21, x19]
  409880:	ldr	x8, [x0]
  409884:	ldrb	w8, [x8, x9]
  409888:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40988c:	add	x9, x9, #0xdc8
  409890:	ubfx	w8, w8, #1, #1
  409894:	b	4097b4 <sqrt@plt+0x8024>
  409898:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  40989c:	mov	w8, #0x1                   	// #1
  4098a0:	add	x9, x9, #0x861
  4098a4:	cmp	x1, #0x0
  4098a8:	str	w8, [x0]
  4098ac:	csel	x8, x9, x1, eq  // eq = none
  4098b0:	str	x8, [x0, #8]
  4098b4:	ret
  4098b8:	str	wzr, [x0]
  4098bc:	ret
  4098c0:	mov	w8, #0x3                   	// #3
  4098c4:	str	w8, [x0]
  4098c8:	str	w1, [x0, #8]
  4098cc:	ret
  4098d0:	mov	w8, #0x4                   	// #4
  4098d4:	str	w8, [x0]
  4098d8:	str	w1, [x0, #8]
  4098dc:	ret
  4098e0:	mov	w8, #0x2                   	// #2
  4098e4:	str	w8, [x0]
  4098e8:	strb	w1, [x0, #8]
  4098ec:	ret
  4098f0:	mov	w8, #0x2                   	// #2
  4098f4:	str	w8, [x0]
  4098f8:	strb	w1, [x0, #8]
  4098fc:	ret
  409900:	mov	w8, #0x5                   	// #5
  409904:	str	w8, [x0]
  409908:	str	d0, [x0, #8]
  40990c:	ret
  409910:	ldr	w8, [x0]
  409914:	cmp	w8, #0x0
  409918:	cset	w0, eq  // eq = none
  40991c:	ret
  409920:	stp	x29, x30, [sp, #-16]!
  409924:	mov	x29, sp
  409928:	ldr	w8, [x0]
  40992c:	sub	w8, w8, #0x1
  409930:	cmp	w8, #0x4
  409934:	b.hi	409964 <sqrt@plt+0x81d4>  // b.pmore
  409938:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  40993c:	add	x9, x9, #0x84d
  409940:	adr	x10, 409950 <sqrt@plt+0x81c0>
  409944:	ldrb	w11, [x9, x8]
  409948:	add	x10, x10, x11, lsl #2
  40994c:	br	x10
  409950:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409954:	ldrb	w0, [x0, #8]
  409958:	ldr	x1, [x8, #512]
  40995c:	ldp	x29, x30, [sp], #16
  409960:	b	4014e0 <putc@plt>
  409964:	ldp	x29, x30, [sp], #16
  409968:	ret
  40996c:	ldr	x0, [x0, #8]
  409970:	b	409988 <sqrt@plt+0x81f8>
  409974:	ldr	w0, [x0, #8]
  409978:	bl	40e624 <sqrt@plt+0xce94>
  40997c:	b	409988 <sqrt@plt+0x81f8>
  409980:	ldr	w0, [x0, #8]
  409984:	bl	40e6c0 <sqrt@plt+0xcf30>
  409988:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40998c:	ldr	x1, [x8, #512]
  409990:	ldp	x29, x30, [sp], #16
  409994:	b	401450 <fputs@plt>
  409998:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40999c:	ldr	x8, [x8, #512]
  4099a0:	ldr	d0, [x0, #8]
  4099a4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4099a8:	add	x1, x1, #0x868
  4099ac:	mov	x0, x8
  4099b0:	ldp	x29, x30, [sp], #16
  4099b4:	b	4014b0 <fprintf@plt>
  4099b8:	stp	x29, x30, [sp, #-80]!
  4099bc:	stp	x26, x25, [sp, #16]
  4099c0:	stp	x24, x23, [sp, #32]
  4099c4:	stp	x22, x21, [sp, #48]
  4099c8:	stp	x20, x19, [sp, #64]
  4099cc:	mov	x29, sp
  4099d0:	mov	x19, x3
  4099d4:	mov	x20, x2
  4099d8:	mov	x21, x1
  4099dc:	mov	x23, x0
  4099e0:	cbnz	x0, 4099f4 <sqrt@plt+0x8264>
  4099e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  4099e8:	add	x1, x1, #0x86b
  4099ec:	mov	w0, #0x62                  	// #98
  4099f0:	bl	4085a8 <sqrt@plt+0x6e18>
  4099f4:	adrp	x22, 411000 <_ZdlPvm@@Base+0x18c4>
  4099f8:	adrp	x24, 411000 <_ZdlPvm@@Base+0x18c4>
  4099fc:	add	x22, x22, #0x86b
  409a00:	add	x24, x24, #0x852
  409a04:	adrp	x25, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a08:	b	409a18 <sqrt@plt+0x8288>
  409a0c:	mov	w0, #0x78                  	// #120
  409a10:	mov	x1, x22
  409a14:	bl	4085a8 <sqrt@plt+0x6e18>
  409a18:	mov	x26, x23
  409a1c:	ldrb	w0, [x26], #1
  409a20:	cmp	w0, #0x25
  409a24:	b.eq	409a3c <sqrt@plt+0x82ac>  // b.none
  409a28:	cbz	w0, 409ad0 <sqrt@plt+0x8340>
  409a2c:	ldr	x1, [x25, #512]
  409a30:	bl	4014e0 <putc@plt>
  409a34:	mov	x23, x26
  409a38:	b	409a18 <sqrt@plt+0x8288>
  409a3c:	ldrb	w8, [x23, #1]
  409a40:	add	x23, x23, #0x2
  409a44:	sub	w8, w8, #0x25
  409a48:	cmp	w8, #0xe
  409a4c:	b.hi	409a0c <sqrt@plt+0x827c>  // b.pmore
  409a50:	adr	x9, 409a0c <sqrt@plt+0x827c>
  409a54:	ldrb	w10, [x24, x8]
  409a58:	add	x9, x9, x10, lsl #2
  409a5c:	br	x9
  409a60:	ldr	w8, [x21]
  409a64:	cbnz	w8, 409a74 <sqrt@plt+0x82e4>
  409a68:	mov	w0, #0x6c                  	// #108
  409a6c:	mov	x1, x22
  409a70:	bl	4085a8 <sqrt@plt+0x6e18>
  409a74:	mov	x0, x21
  409a78:	bl	409920 <sqrt@plt+0x8190>
  409a7c:	b	409a18 <sqrt@plt+0x8288>
  409a80:	ldr	w8, [x20]
  409a84:	cbnz	w8, 409a94 <sqrt@plt+0x8304>
  409a88:	mov	w0, #0x70                  	// #112
  409a8c:	mov	x1, x22
  409a90:	bl	4085a8 <sqrt@plt+0x6e18>
  409a94:	mov	x0, x20
  409a98:	bl	409920 <sqrt@plt+0x8190>
  409a9c:	b	409a18 <sqrt@plt+0x8288>
  409aa0:	ldr	w8, [x19]
  409aa4:	cbnz	w8, 409ab4 <sqrt@plt+0x8324>
  409aa8:	mov	w0, #0x74                  	// #116
  409aac:	mov	x1, x22
  409ab0:	bl	4085a8 <sqrt@plt+0x6e18>
  409ab4:	mov	x0, x19
  409ab8:	bl	409920 <sqrt@plt+0x8190>
  409abc:	b	409a18 <sqrt@plt+0x8288>
  409ac0:	ldr	x1, [x25, #512]
  409ac4:	mov	w0, #0x25                  	// #37
  409ac8:	bl	4015c0 <fputc@plt>
  409acc:	b	409a18 <sqrt@plt+0x8288>
  409ad0:	ldp	x20, x19, [sp, #64]
  409ad4:	ldp	x22, x21, [sp, #48]
  409ad8:	ldp	x24, x23, [sp, #32]
  409adc:	ldp	x26, x25, [sp, #16]
  409ae0:	ldp	x29, x30, [sp], #80
  409ae4:	ret
  409ae8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409aec:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409af0:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409af4:	ldr	x8, [x8, #856]
  409af8:	mov	x6, x2
  409afc:	mov	x5, x1
  409b00:	ldr	x1, [x9, #864]
  409b04:	ldr	w2, [x10, #872]
  409b08:	mov	x7, x3
  409b0c:	mov	w3, #0x1                   	// #1
  409b10:	mov	x4, x0
  409b14:	mov	x0, x8
  409b18:	b	409ba4 <sqrt@plt+0x8414>
  409b1c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b20:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b24:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b28:	ldr	x8, [x8, #856]
  409b2c:	mov	x6, x2
  409b30:	mov	x5, x1
  409b34:	ldr	x1, [x9, #864]
  409b38:	ldr	w2, [x10, #872]
  409b3c:	mov	x7, x3
  409b40:	mov	x4, x0
  409b44:	mov	x0, x8
  409b48:	mov	w3, wzr
  409b4c:	b	409ba4 <sqrt@plt+0x8414>
  409b50:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b54:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b58:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b5c:	ldr	x8, [x8, #856]
  409b60:	mov	x6, x2
  409b64:	mov	x5, x1
  409b68:	ldr	x1, [x9, #864]
  409b6c:	ldr	w2, [x10, #872]
  409b70:	mov	x7, x3
  409b74:	mov	w3, #0x2                   	// #2
  409b78:	mov	x4, x0
  409b7c:	mov	x0, x8
  409b80:	b	409ba4 <sqrt@plt+0x8414>
  409b84:	mov	x7, x5
  409b88:	mov	x6, x4
  409b8c:	mov	x5, x3
  409b90:	mov	x4, x2
  409b94:	mov	w2, w1
  409b98:	mov	w3, #0x1                   	// #1
  409b9c:	mov	x1, xzr
  409ba0:	b	409ba4 <sqrt@plt+0x8414>
  409ba4:	stp	x29, x30, [sp, #-96]!
  409ba8:	str	x27, [sp, #16]
  409bac:	stp	x26, x25, [sp, #32]
  409bb0:	stp	x24, x23, [sp, #48]
  409bb4:	stp	x22, x21, [sp, #64]
  409bb8:	stp	x20, x19, [sp, #80]
  409bbc:	mov	x29, sp
  409bc0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  409bc4:	mov	w24, w2
  409bc8:	ldr	x2, [x8, #992]
  409bcc:	mov	x20, x7
  409bd0:	mov	x21, x6
  409bd4:	mov	x22, x5
  409bd8:	mov	x23, x4
  409bdc:	mov	w19, w3
  409be0:	mov	x25, x1
  409be4:	mov	x26, x0
  409be8:	adrp	x27, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409bec:	cbnz	x2, 409bfc <sqrt@plt+0x846c>
  409bf0:	mov	w8, wzr
  409bf4:	cbnz	x26, 409c14 <sqrt@plt+0x8484>
  409bf8:	b	409c58 <sqrt@plt+0x84c8>
  409bfc:	ldr	x0, [x27, #512]
  409c00:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  409c04:	add	x1, x1, #0x888
  409c08:	bl	4014b0 <fprintf@plt>
  409c0c:	mov	w8, #0x1                   	// #1
  409c10:	cbz	x26, 409c58 <sqrt@plt+0x84c8>
  409c14:	tbnz	w24, #31, 409c58 <sqrt@plt+0x84c8>
  409c18:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  409c1c:	add	x1, x1, #0x4fe
  409c20:	mov	x0, x26
  409c24:	bl	401680 <strcmp@plt>
  409c28:	mov	w8, w0
  409c2c:	ldr	x0, [x27, #512]
  409c30:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  409c34:	add	x9, x9, #0x2f2
  409c38:	cmp	w8, #0x0
  409c3c:	csel	x2, x9, x26, eq  // eq = none
  409c40:	cbnz	x25, 409c7c <sqrt@plt+0x84ec>
  409c44:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  409c48:	add	x1, x1, #0x898
  409c4c:	mov	w3, w24
  409c50:	bl	4014b0 <fprintf@plt>
  409c54:	b	409c90 <sqrt@plt+0x8500>
  409c58:	cbnz	w8, 409c90 <sqrt@plt+0x8500>
  409c5c:	cbz	w19, 409ca0 <sqrt@plt+0x8510>
  409c60:	cmp	w19, #0x2
  409c64:	b.ne	409cc4 <sqrt@plt+0x8534>  // b.any
  409c68:	ldr	x3, [x27, #512]
  409c6c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  409c70:	add	x0, x0, #0x89f
  409c74:	mov	w1, #0xc                   	// #12
  409c78:	b	409cb0 <sqrt@plt+0x8520>
  409c7c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  409c80:	add	x1, x1, #0x88c
  409c84:	mov	x3, x25
  409c88:	mov	w4, w24
  409c8c:	bl	4014b0 <fprintf@plt>
  409c90:	ldr	x1, [x27, #512]
  409c94:	mov	w0, #0x20                  	// #32
  409c98:	bl	4015c0 <fputc@plt>
  409c9c:	cbnz	w19, 409c60 <sqrt@plt+0x84d0>
  409ca0:	ldr	x3, [x27, #512]
  409ca4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  409ca8:	add	x0, x0, #0x8ac
  409cac:	mov	w1, #0x8                   	// #8
  409cb0:	mov	w2, #0x1                   	// #1
  409cb4:	bl	401710 <fwrite@plt>
  409cb8:	ldr	x1, [x27, #512]
  409cbc:	mov	w0, #0x20                  	// #32
  409cc0:	bl	4015c0 <fputc@plt>
  409cc4:	mov	x0, x23
  409cc8:	mov	x1, x22
  409ccc:	mov	x2, x21
  409cd0:	mov	x3, x20
  409cd4:	bl	4099b8 <sqrt@plt+0x8228>
  409cd8:	ldr	x1, [x27, #512]
  409cdc:	mov	w0, #0xa                   	// #10
  409ce0:	bl	4015c0 <fputc@plt>
  409ce4:	ldr	x0, [x27, #512]
  409ce8:	bl	401610 <fflush@plt>
  409cec:	cmp	w19, #0x2
  409cf0:	b.ne	409d10 <sqrt@plt+0x8580>  // b.any
  409cf4:	ldp	x20, x19, [sp, #80]
  409cf8:	ldp	x22, x21, [sp, #64]
  409cfc:	ldp	x24, x23, [sp, #48]
  409d00:	ldp	x26, x25, [sp, #32]
  409d04:	ldr	x27, [sp, #16]
  409d08:	ldp	x29, x30, [sp], #96
  409d0c:	b	409d6c <sqrt@plt+0x85dc>
  409d10:	ldp	x20, x19, [sp, #80]
  409d14:	ldp	x22, x21, [sp, #64]
  409d18:	ldp	x24, x23, [sp, #48]
  409d1c:	ldp	x26, x25, [sp, #32]
  409d20:	ldr	x27, [sp, #16]
  409d24:	ldp	x29, x30, [sp], #96
  409d28:	ret
  409d2c:	mov	x7, x5
  409d30:	mov	x6, x4
  409d34:	mov	x5, x3
  409d38:	mov	x4, x2
  409d3c:	mov	w2, w1
  409d40:	mov	x1, xzr
  409d44:	mov	w3, wzr
  409d48:	b	409ba4 <sqrt@plt+0x8414>
  409d4c:	mov	x7, x5
  409d50:	mov	x6, x4
  409d54:	mov	x5, x3
  409d58:	mov	x4, x2
  409d5c:	mov	w2, w1
  409d60:	mov	w3, #0x2                   	// #2
  409d64:	mov	x1, xzr
  409d68:	b	409ba4 <sqrt@plt+0x8414>
  409d6c:	stp	x29, x30, [sp, #-16]!
  409d70:	mov	w0, #0x3                   	// #3
  409d74:	mov	x29, sp
  409d78:	bl	401700 <exit@plt>
  409d7c:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  409d80:	ldr	d0, [x8, #2024]
  409d84:	stp	x1, x2, [x0]
  409d88:	str	xzr, [x0, #16]
  409d8c:	str	xzr, [x0, #32]
  409d90:	str	d0, [x0, #24]
  409d94:	ret
  409d98:	stp	x29, x30, [sp, #-32]!
  409d9c:	str	x19, [sp, #16]
  409da0:	mov	x29, sp
  409da4:	mov	x19, x0
  409da8:	ldr	x0, [x0, #32]
  409dac:	cbz	x0, 409db4 <sqrt@plt+0x8624>
  409db0:	bl	401640 <_ZdaPv@plt>
  409db4:	ldr	x0, [x19, #8]
  409db8:	bl	401510 <free@plt>
  409dbc:	ldr	x0, [x19]
  409dc0:	cbz	x0, 409dd0 <sqrt@plt+0x8640>
  409dc4:	ldr	x19, [sp, #16]
  409dc8:	ldp	x29, x30, [sp], #32
  409dcc:	b	4014f0 <fclose@plt>
  409dd0:	ldr	x19, [sp, #16]
  409dd4:	ldp	x29, x30, [sp], #32
  409dd8:	ret
  409ddc:	sub	sp, sp, #0x70
  409de0:	stp	x29, x30, [sp, #16]
  409de4:	stp	x28, x27, [sp, #32]
  409de8:	stp	x26, x25, [sp, #48]
  409dec:	stp	x24, x23, [sp, #64]
  409df0:	stp	x22, x21, [sp, #80]
  409df4:	stp	x20, x19, [sp, #96]
  409df8:	add	x29, sp, #0x10
  409dfc:	ldr	x20, [x0]
  409e00:	cbz	x20, 409f70 <sqrt@plt+0x87e0>
  409e04:	ldr	x8, [x0, #32]
  409e08:	mov	x19, x0
  409e0c:	cbnz	x8, 409e24 <sqrt@plt+0x8694>
  409e10:	mov	w0, #0x80                  	// #128
  409e14:	mov	w21, #0x80                  	// #128
  409e18:	bl	401440 <_Znam@plt>
  409e1c:	str	x0, [x19, #32]
  409e20:	str	w21, [x19, #20]
  409e24:	mov	x0, x20
  409e28:	bl	401590 <getc@plt>
  409e2c:	cmn	w0, #0x1
  409e30:	b.eq	409f70 <sqrt@plt+0x87e0>  // b.none
  409e34:	adrp	x26, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409e38:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409e3c:	adrp	x27, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409e40:	mov	w22, w0
  409e44:	mov	w20, wzr
  409e48:	add	x26, x26, #0xd8
  409e4c:	add	x21, x21, #0xed0
  409e50:	add	x27, x27, #0x8c8
  409e54:	b	409e74 <sqrt@plt+0x86e4>
  409e58:	ldr	x0, [x19]
  409e5c:	bl	401590 <getc@plt>
  409e60:	mov	w22, w0
  409e64:	mov	w20, wzr
  409e68:	cmn	w0, #0x1
  409e6c:	mov	w0, wzr
  409e70:	b.eq	409f74 <sqrt@plt+0x87e4>  // b.none
  409e74:	tbnz	w22, #31, 409ebc <sqrt@plt+0x872c>
  409e78:	ldrb	w8, [x26, w22, uxtw]
  409e7c:	cbz	w8, 409ebc <sqrt@plt+0x872c>
  409e80:	mov	x0, sp
  409e84:	mov	w1, w22
  409e88:	bl	4098c0 <sqrt@plt+0x8130>
  409e8c:	ldr	w8, [x19, #28]
  409e90:	cbnz	w8, 409eb4 <sqrt@plt+0x8724>
  409e94:	ldr	x0, [x19, #8]
  409e98:	ldr	w1, [x19, #16]
  409e9c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  409ea0:	mov	x3, sp
  409ea4:	add	x2, x2, #0xa10
  409ea8:	mov	x4, x21
  409eac:	mov	x5, x21
  409eb0:	bl	409b84 <sqrt@plt+0x83f4>
  409eb4:	mov	w28, w20
  409eb8:	b	409f18 <sqrt@plt+0x8788>
  409ebc:	ldrsw	x24, [x19, #20]
  409ec0:	add	w28, w20, #0x1
  409ec4:	cmp	w28, w24
  409ec8:	b.lt	409f04 <sqrt@plt+0x8774>  // b.tstop
  409ecc:	ldr	x25, [x19, #32]
  409ed0:	lsl	x23, x24, #1
  409ed4:	mov	x0, x23
  409ed8:	bl	401440 <_Znam@plt>
  409edc:	mov	x1, x25
  409ee0:	mov	x2, x24
  409ee4:	str	x0, [x19, #32]
  409ee8:	bl	401460 <memcpy@plt>
  409eec:	cbz	x25, 409f00 <sqrt@plt+0x8770>
  409ef0:	mov	x0, x25
  409ef4:	bl	401640 <_ZdaPv@plt>
  409ef8:	ldr	w8, [x19, #20]
  409efc:	lsl	w23, w8, #1
  409f00:	str	w23, [x19, #20]
  409f04:	ldr	x8, [x19, #32]
  409f08:	cmp	w22, #0xa
  409f0c:	strb	w22, [x8, w20, sxtw]
  409f10:	mov	w20, w28
  409f14:	b.eq	409f2c <sqrt@plt+0x879c>  // b.none
  409f18:	ldr	x0, [x19]
  409f1c:	bl	401590 <getc@plt>
  409f20:	mov	w22, w0
  409f24:	cmn	w0, #0x1
  409f28:	b.ne	409e74 <sqrt@plt+0x86e4>  // b.any
  409f2c:	cbz	w28, 409f70 <sqrt@plt+0x87e0>
  409f30:	ldr	x8, [x19, #32]
  409f34:	strb	wzr, [x8, w28, sxtw]
  409f38:	ldr	w8, [x19, #16]
  409f3c:	ldr	x9, [x19, #32]
  409f40:	add	w8, w8, #0x1
  409f44:	str	w8, [x19, #16]
  409f48:	ldrb	w8, [x9], #1
  409f4c:	ldrb	w10, [x27, x8]
  409f50:	cbnz	w10, 409f48 <sqrt@plt+0x87b8>
  409f54:	cbz	w8, 409e58 <sqrt@plt+0x86c8>
  409f58:	cmp	w8, #0x23
  409f5c:	mov	w0, #0x1                   	// #1
  409f60:	b.ne	409f74 <sqrt@plt+0x87e4>  // b.any
  409f64:	ldr	w8, [x19, #24]
  409f68:	cbnz	w8, 409e58 <sqrt@plt+0x86c8>
  409f6c:	b	409f74 <sqrt@plt+0x87e4>
  409f70:	mov	w0, wzr
  409f74:	ldp	x20, x19, [sp, #96]
  409f78:	ldp	x22, x21, [sp, #80]
  409f7c:	ldp	x24, x23, [sp, #64]
  409f80:	ldp	x26, x25, [sp, #48]
  409f84:	ldp	x28, x27, [sp, #32]
  409f88:	ldp	x29, x30, [sp, #16]
  409f8c:	add	sp, sp, #0x70
  409f90:	ret
  409f94:	ldr	w8, [x0, #28]
  409f98:	cbz	w8, 409fa0 <sqrt@plt+0x8810>
  409f9c:	ret
  409fa0:	ldr	x8, [x0, #8]
  409fa4:	mov	x5, x4
  409fa8:	mov	x4, x3
  409fac:	mov	x3, x2
  409fb0:	mov	x2, x1
  409fb4:	ldr	w1, [x0, #16]
  409fb8:	mov	x0, x8
  409fbc:	b	409b84 <sqrt@plt+0x83f4>
  409fc0:	sub	sp, sp, #0x30
  409fc4:	stp	x29, x30, [sp, #16]
  409fc8:	str	x19, [sp, #32]
  409fcc:	add	x29, sp, #0x10
  409fd0:	bl	40f3cc <sqrt@plt+0xdc3c>
  409fd4:	cbz	x0, 40a0d4 <sqrt@plt+0x8944>
  409fd8:	ldrb	w8, [x0]
  409fdc:	mov	x19, x0
  409fe0:	cmp	w8, #0x63
  409fe4:	b.ne	40a078 <sqrt@plt+0x88e8>  // b.any
  409fe8:	ldrb	w8, [x19, #1]
  409fec:	cmp	w8, #0x68
  409ff0:	b.ne	40a078 <sqrt@plt+0x88e8>  // b.any
  409ff4:	ldrb	w8, [x19, #2]
  409ff8:	cmp	w8, #0x61
  409ffc:	b.ne	40a078 <sqrt@plt+0x88e8>  // b.any
  40a000:	ldrb	w8, [x19, #3]
  40a004:	cmp	w8, #0x72
  40a008:	b.ne	40a078 <sqrt@plt+0x88e8>  // b.any
  40a00c:	ldrb	w9, [x19, #4]
  40a010:	sub	w0, w9, #0x30
  40a014:	cmp	w0, #0x9
  40a018:	b.hi	40a078 <sqrt@plt+0x88e8>  // b.pmore
  40a01c:	ldrb	w8, [x19, #5]
  40a020:	cbz	w8, 40a0d8 <sqrt@plt+0x8948>
  40a024:	cmp	w9, #0x31
  40a028:	b.cc	40a078 <sqrt@plt+0x88e8>  // b.lo, b.ul, b.last
  40a02c:	sub	w9, w8, #0x30
  40a030:	and	w9, w9, #0xff
  40a034:	cmp	w9, #0x9
  40a038:	b.hi	40a078 <sqrt@plt+0x88e8>  // b.pmore
  40a03c:	ldrb	w9, [x19, #6]
  40a040:	mov	w10, #0xa                   	// #10
  40a044:	madd	w8, w0, w10, w8
  40a048:	sub	w0, w8, #0x30
  40a04c:	cbz	w9, 40a0d8 <sqrt@plt+0x8948>
  40a050:	sub	w8, w9, #0x30
  40a054:	cmp	w8, #0x9
  40a058:	b.hi	40a078 <sqrt@plt+0x88e8>  // b.pmore
  40a05c:	mov	w8, #0xa                   	// #10
  40a060:	madd	w8, w0, w8, w9
  40a064:	sub	w0, w8, #0x30
  40a068:	cmp	w0, #0x7f
  40a06c:	b.gt	40a078 <sqrt@plt+0x88e8>
  40a070:	ldrb	w8, [x19, #7]
  40a074:	cbz	w8, 40a0d8 <sqrt@plt+0x8948>
  40a078:	mov	x0, x19
  40a07c:	bl	410664 <_ZdlPvm@@Base+0xf28>
  40a080:	cbz	x0, 40a098 <sqrt@plt+0x8908>
  40a084:	add	x0, x19, #0x1
  40a088:	add	x1, x29, #0x18
  40a08c:	mov	w2, #0x10                  	// #16
  40a090:	bl	401500 <strtol@plt>
  40a094:	b	40a0d8 <sqrt@plt+0x8948>
  40a098:	mov	w8, #0x5c                  	// #92
  40a09c:	sturb	wzr, [x29, #-2]
  40a0a0:	sturh	w8, [x29, #-4]
  40a0a4:	ldrb	w8, [x19, #1]
  40a0a8:	cbnz	w8, 40a0b8 <sqrt@plt+0x8928>
  40a0ac:	ldrb	w8, [x19]
  40a0b0:	sub	x19, x29, #0x4
  40a0b4:	sturb	w8, [x29, #-3]
  40a0b8:	mov	x0, x19
  40a0bc:	bl	40e574 <sqrt@plt+0xcde4>
  40a0c0:	cbz	x0, 40a0d4 <sqrt@plt+0x8944>
  40a0c4:	mov	w1, #0x5f                  	// #95
  40a0c8:	mov	x19, x0
  40a0cc:	bl	401530 <strchr@plt>
  40a0d0:	cbz	x0, 40a0e8 <sqrt@plt+0x8958>
  40a0d4:	mov	w0, #0xffffffff            	// #-1
  40a0d8:	ldr	x19, [sp, #32]
  40a0dc:	ldp	x29, x30, [sp, #16]
  40a0e0:	add	sp, sp, #0x30
  40a0e4:	ret
  40a0e8:	add	x1, x29, #0x18
  40a0ec:	mov	w2, #0x10                  	// #16
  40a0f0:	mov	x0, x19
  40a0f4:	b	40a090 <sqrt@plt+0x8900>
  40a0f8:	stp	x29, x30, [sp, #-32]!
  40a0fc:	stp	x20, x19, [sp, #16]
  40a100:	mov	x29, sp
  40a104:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40a108:	add	x8, x8, #0x940
  40a10c:	mov	x20, x0
  40a110:	str	wzr, [x0, #8]
  40a114:	str	xzr, [x0, #64]
  40a118:	str	wzr, [x0, #72]
  40a11c:	stp	xzr, xzr, [x0, #16]
  40a120:	stp	xzr, xzr, [x0, #88]
  40a124:	str	x8, [x0]
  40a128:	str	xzr, [x0, #80]
  40a12c:	mov	x0, x1
  40a130:	mov	x19, x1
  40a134:	bl	4014a0 <strlen@plt>
  40a138:	add	x0, x0, #0x1
  40a13c:	bl	401440 <_Znam@plt>
  40a140:	mov	x1, x19
  40a144:	str	x0, [x20, #32]
  40a148:	bl	401550 <strcpy@plt>
  40a14c:	stp	xzr, xzr, [x20, #40]
  40a150:	str	wzr, [x20, #56]
  40a154:	ldp	x20, x19, [sp, #16]
  40a158:	ldp	x29, x30, [sp], #32
  40a15c:	ret
  40a160:	stp	x29, x30, [sp, #-48]!
  40a164:	stp	x20, x19, [sp, #32]
  40a168:	ldr	w9, [x0, #88]
  40a16c:	mov	x19, x0
  40a170:	ldr	x0, [x0, #80]
  40a174:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40a178:	add	x8, x8, #0x940
  40a17c:	cmp	w9, #0x1
  40a180:	str	x21, [sp, #16]
  40a184:	mov	x29, sp
  40a188:	str	x8, [x19]
  40a18c:	b.lt	40a1c8 <sqrt@plt+0x8a38>  // b.tstop
  40a190:	mov	x20, xzr
  40a194:	mov	w21, #0x20                  	// #32
  40a198:	b	40a1ac <sqrt@plt+0x8a1c>
  40a19c:	add	x20, x20, #0x1
  40a1a0:	cmp	x20, w9, sxtw
  40a1a4:	add	x21, x21, #0x28
  40a1a8:	b.ge	40a1c8 <sqrt@plt+0x8a38>  // b.tcont
  40a1ac:	ldr	x8, [x0, x21]
  40a1b0:	cbz	x8, 40a19c <sqrt@plt+0x8a0c>
  40a1b4:	mov	x0, x8
  40a1b8:	bl	401640 <_ZdaPv@plt>
  40a1bc:	ldr	w9, [x19, #88]
  40a1c0:	ldr	x0, [x19, #80]
  40a1c4:	b	40a19c <sqrt@plt+0x8a0c>
  40a1c8:	cbz	x0, 40a1d0 <sqrt@plt+0x8a40>
  40a1cc:	bl	401640 <_ZdaPv@plt>
  40a1d0:	ldr	x0, [x19, #64]
  40a1d4:	cbz	x0, 40a1dc <sqrt@plt+0x8a4c>
  40a1d8:	bl	401640 <_ZdaPv@plt>
  40a1dc:	ldr	x0, [x19, #16]
  40a1e0:	cbz	x0, 40a224 <sqrt@plt+0x8a94>
  40a1e4:	mov	x20, xzr
  40a1e8:	b	40a1f8 <sqrt@plt+0x8a68>
  40a1ec:	add	x20, x20, #0x1
  40a1f0:	cmp	x20, #0x1f7
  40a1f4:	b.eq	40a21c <sqrt@plt+0x8a8c>  // b.none
  40a1f8:	ldr	x8, [x0, x20, lsl #3]
  40a1fc:	cbz	x8, 40a1ec <sqrt@plt+0x8a5c>
  40a200:	ldr	x21, [x8, #24]
  40a204:	mov	x0, x8
  40a208:	bl	40f730 <_ZdlPv@@Base>
  40a20c:	mov	x8, x21
  40a210:	cbnz	x21, 40a200 <sqrt@plt+0x8a70>
  40a214:	ldr	x0, [x19, #16]
  40a218:	b	40a1ec <sqrt@plt+0x8a5c>
  40a21c:	cbz	x0, 40a224 <sqrt@plt+0x8a94>
  40a220:	bl	401640 <_ZdaPv@plt>
  40a224:	ldr	x0, [x19, #32]
  40a228:	cbz	x0, 40a230 <sqrt@plt+0x8aa0>
  40a22c:	bl	401640 <_ZdaPv@plt>
  40a230:	ldr	x0, [x19, #40]
  40a234:	cbz	x0, 40a248 <sqrt@plt+0x8ab8>
  40a238:	bl	401640 <_ZdaPv@plt>
  40a23c:	b	40a248 <sqrt@plt+0x8ab8>
  40a240:	mov	x0, x20
  40a244:	bl	40f730 <_ZdlPv@@Base>
  40a248:	ldr	x20, [x19, #96]
  40a24c:	cbz	x20, 40a268 <sqrt@plt+0x8ad8>
  40a250:	ldr	x8, [x20]
  40a254:	str	x8, [x19, #96]
  40a258:	ldr	x0, [x20, #16]
  40a25c:	cbz	x0, 40a240 <sqrt@plt+0x8ab0>
  40a260:	bl	401640 <_ZdaPv@plt>
  40a264:	b	40a240 <sqrt@plt+0x8ab0>
  40a268:	ldp	x20, x19, [sp, #32]
  40a26c:	ldr	x21, [sp, #16]
  40a270:	ldp	x29, x30, [sp], #48
  40a274:	ret
  40a278:	stp	x29, x30, [sp, #-32]!
  40a27c:	str	x19, [sp, #16]
  40a280:	mov	x29, sp
  40a284:	mov	x19, x0
  40a288:	bl	40a160 <sqrt@plt+0x89d0>
  40a28c:	mov	x0, x19
  40a290:	ldr	x19, [sp, #16]
  40a294:	ldp	x29, x30, [sp], #32
  40a298:	b	40f730 <_ZdlPv@@Base>
  40a29c:	stp	x29, x30, [sp, #-16]!
  40a2a0:	mov	x29, sp
  40a2a4:	and	w8, w1, #0xff
  40a2a8:	sub	w8, w8, #0x50
  40a2ac:	cmp	w8, #0x20
  40a2b0:	b.hi	40a2d8 <sqrt@plt+0x8b48>  // b.pmore
  40a2b4:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  40a2b8:	add	x9, x9, #0x8c8
  40a2bc:	adr	x10, 40a2d0 <sqrt@plt+0x8b40>
  40a2c0:	ldrb	w11, [x9, x8]
  40a2c4:	add	x10, x10, x11, lsl #2
  40a2c8:	fmov	d0, #1.000000000000000000e+00
  40a2cc:	br	x10
  40a2d0:	fmov	d0, #6.000000000000000000e+00
  40a2d4:	b	40a308 <sqrt@plt+0x8b78>
  40a2d8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a2dc:	add	x1, x1, #0xa32
  40a2e0:	mov	w0, #0x11f                 	// #287
  40a2e4:	bl	4085a8 <sqrt@plt+0x6e18>
  40a2e8:	mov	w0, wzr
  40a2ec:	ldp	x29, x30, [sp], #16
  40a2f0:	ret
  40a2f4:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40a2f8:	ldr	d0, [x8, #2232]
  40a2fc:	b	40a308 <sqrt@plt+0x8b78>
  40a300:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40a304:	fmov	d0, x8
  40a308:	ldr	d1, [x0]
  40a30c:	fdiv	d0, d1, d0
  40a310:	str	d0, [x0]
  40a314:	mov	w0, #0x1                   	// #1
  40a318:	ldp	x29, x30, [sp], #16
  40a31c:	ret
  40a320:	str	d8, [sp, #-64]!
  40a324:	stp	x29, x30, [sp, #16]
  40a328:	stp	x22, x21, [sp, #32]
  40a32c:	stp	x20, x19, [sp, #48]
  40a330:	mov	x29, sp
  40a334:	ldrsw	x22, [x1]
  40a338:	mov	w19, w3
  40a33c:	mov	w21, w2
  40a340:	mov	x20, x0
  40a344:	tbz	w22, #31, 40a358 <sqrt@plt+0x8bc8>
  40a348:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a34c:	add	x1, x1, #0xa32
  40a350:	mov	w0, #0x190                 	// #400
  40a354:	bl	4085a8 <sqrt@plt+0x6e18>
  40a358:	ldr	w8, [x20, #72]
  40a35c:	cmp	w22, w8
  40a360:	b.ge	40a394 <sqrt@plt+0x8c04>  // b.tcont
  40a364:	ldr	x8, [x20, #64]
  40a368:	ldr	w8, [x8, x22, lsl #2]
  40a36c:	tbnz	w8, #31, 40a394 <sqrt@plt+0x8c04>
  40a370:	ldr	x9, [x20, #80]
  40a374:	mov	w10, #0x28                  	// #40
  40a378:	mov	x0, x20
  40a37c:	mov	w2, w21
  40a380:	madd	x8, x8, x10, x9
  40a384:	ldr	w1, [x8, #12]
  40a388:	bl	40cffc <sqrt@plt+0xb86c>
  40a38c:	scvtf	d8, w0
  40a390:	b	40a3a4 <sqrt@plt+0x8c14>
  40a394:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a398:	ldr	w8, [x8, #3880]
  40a39c:	fmov	d8, xzr
  40a3a0:	cbz	w8, 40a3f4 <sqrt@plt+0x8c64>
  40a3a4:	ldr	d0, [x20, #48]
  40a3a8:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40a3ac:	ldr	d1, [x8, #2240]
  40a3b0:	scvtf	d2, w19
  40a3b4:	mov	x8, #0x800000000000        	// #140737488355328
  40a3b8:	fadd	d0, d0, d2
  40a3bc:	movk	x8, #0x4066, lsl #48
  40a3c0:	fmul	d0, d0, d1
  40a3c4:	fmov	d1, x8
  40a3c8:	fdiv	d0, d0, d1
  40a3cc:	bl	4016f0 <tan@plt>
  40a3d0:	ldp	x20, x19, [sp, #48]
  40a3d4:	ldp	x22, x21, [sp, #32]
  40a3d8:	ldp	x29, x30, [sp, #16]
  40a3dc:	fmul	d0, d8, d0
  40a3e0:	fmov	d1, #5.000000000000000000e-01
  40a3e4:	fadd	d0, d0, d1
  40a3e8:	fcvtzs	w0, d0
  40a3ec:	ldr	d8, [sp], #64
  40a3f0:	ret
  40a3f4:	bl	4016b0 <abort@plt>
  40a3f8:	stp	x29, x30, [sp, #-48]!
  40a3fc:	str	x21, [sp, #16]
  40a400:	stp	x20, x19, [sp, #32]
  40a404:	mov	x29, sp
  40a408:	ldrsw	x21, [x1]
  40a40c:	mov	w19, w2
  40a410:	mov	x20, x0
  40a414:	tbz	w21, #31, 40a428 <sqrt@plt+0x8c98>
  40a418:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a41c:	add	x1, x1, #0xa32
  40a420:	mov	w0, #0x190                 	// #400
  40a424:	bl	4085a8 <sqrt@plt+0x6e18>
  40a428:	ldr	w8, [x20, #72]
  40a42c:	cmp	w21, w8
  40a430:	b.ge	40a468 <sqrt@plt+0x8cd8>  // b.tcont
  40a434:	ldr	x8, [x20, #64]
  40a438:	ldr	w8, [x8, x21, lsl #2]
  40a43c:	tbnz	w8, #31, 40a468 <sqrt@plt+0x8cd8>
  40a440:	ldr	x9, [x20, #80]
  40a444:	mov	w10, #0x28                  	// #40
  40a448:	mov	x0, x20
  40a44c:	mov	w2, w19
  40a450:	madd	x8, x8, x10, x9
  40a454:	ldr	w1, [x8, #12]
  40a458:	ldp	x20, x19, [sp, #32]
  40a45c:	ldr	x21, [sp, #16]
  40a460:	ldp	x29, x30, [sp], #48
  40a464:	b	40cffc <sqrt@plt+0xb86c>
  40a468:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a46c:	ldr	w8, [x8, #3880]
  40a470:	cbz	w8, 40a488 <sqrt@plt+0x8cf8>
  40a474:	ldp	x20, x19, [sp, #32]
  40a478:	ldr	x21, [sp, #16]
  40a47c:	mov	w0, wzr
  40a480:	ldp	x29, x30, [sp], #48
  40a484:	ret
  40a488:	bl	4016b0 <abort@plt>
  40a48c:	stp	x29, x30, [sp, #-48]!
  40a490:	str	x21, [sp, #16]
  40a494:	stp	x20, x19, [sp, #32]
  40a498:	mov	x29, sp
  40a49c:	ldrsw	x21, [x1]
  40a4a0:	mov	x19, x1
  40a4a4:	mov	x20, x0
  40a4a8:	tbz	w21, #31, 40a4bc <sqrt@plt+0x8d2c>
  40a4ac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a4b0:	add	x1, x1, #0xa32
  40a4b4:	mov	w0, #0x132                 	// #306
  40a4b8:	bl	4085a8 <sqrt@plt+0x6e18>
  40a4bc:	ldr	w8, [x20, #72]
  40a4c0:	cmp	w21, w8
  40a4c4:	b.ge	40a4d4 <sqrt@plt+0x8d44>  // b.tcont
  40a4c8:	ldr	x8, [x20, #64]
  40a4cc:	ldr	w8, [x8, x21, lsl #2]
  40a4d0:	tbz	w8, #31, 40a4f4 <sqrt@plt+0x8d64>
  40a4d4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a4d8:	ldr	w8, [x8, #3880]
  40a4dc:	cbz	w8, 40a4fc <sqrt@plt+0x8d6c>
  40a4e0:	mov	x0, x19
  40a4e4:	bl	409fc0 <sqrt@plt+0x8830>
  40a4e8:	tbz	w0, #31, 40a4f4 <sqrt@plt+0x8d64>
  40a4ec:	ldr	w8, [x19, #4]
  40a4f0:	tbnz	w8, #31, 40a4fc <sqrt@plt+0x8d6c>
  40a4f4:	mov	w0, #0x1                   	// #1
  40a4f8:	b	40a500 <sqrt@plt+0x8d70>
  40a4fc:	mov	w0, wzr
  40a500:	ldp	x20, x19, [sp, #32]
  40a504:	ldr	x21, [sp, #16]
  40a508:	ldp	x29, x30, [sp], #48
  40a50c:	ret
  40a510:	ldr	w0, [x0, #28]
  40a514:	ret
  40a518:	stp	x29, x30, [sp, #-32]!
  40a51c:	stp	x20, x19, [sp, #16]
  40a520:	mov	x29, sp
  40a524:	mov	w19, w2
  40a528:	sxtw	x8, w19
  40a52c:	sbfiz	x9, x19, #2, #32
  40a530:	cmp	xzr, x8, lsr #62
  40a534:	mov	x20, x0
  40a538:	str	x3, [x0]
  40a53c:	str	w1, [x0, #8]
  40a540:	csinv	x0, x9, xzr, eq  // eq = none
  40a544:	bl	401440 <_Znam@plt>
  40a548:	cmp	w19, #0x1
  40a54c:	str	x0, [x20, #16]
  40a550:	b.lt	40a564 <sqrt@plt+0x8dd4>  // b.tstop
  40a554:	mov	w8, w19
  40a558:	lsl	x2, x8, #2
  40a55c:	mov	w1, #0xff                  	// #255
  40a560:	bl	401520 <memset@plt>
  40a564:	ldp	x20, x19, [sp, #16]
  40a568:	ldp	x29, x30, [sp], #32
  40a56c:	ret
  40a570:	ldr	x0, [x0, #16]
  40a574:	cbz	x0, 40a57c <sqrt@plt+0x8dec>
  40a578:	b	401640 <_ZdaPv@plt>
  40a57c:	ret
  40a580:	stp	x29, x30, [sp, #-80]!
  40a584:	str	x25, [sp, #16]
  40a588:	stp	x24, x23, [sp, #32]
  40a58c:	stp	x22, x21, [sp, #48]
  40a590:	stp	x20, x19, [sp, #64]
  40a594:	mov	x29, sp
  40a598:	ldrsw	x23, [x1]
  40a59c:	mov	w19, w2
  40a5a0:	mov	x21, x1
  40a5a4:	mov	x20, x0
  40a5a8:	tbz	w23, #31, 40a5bc <sqrt@plt+0x8e2c>
  40a5ac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a5b0:	add	x1, x1, #0xa32
  40a5b4:	mov	w0, #0x158                 	// #344
  40a5b8:	bl	4085a8 <sqrt@plt+0x6e18>
  40a5bc:	ldr	w8, [x20, #56]
  40a5c0:	mov	w22, w19
  40a5c4:	cbz	w8, 40a628 <sqrt@plt+0x8e98>
  40a5c8:	mov	w9, #0xfe0b                	// #65035
  40a5cc:	movk	w9, #0x7fff, lsl #16
  40a5d0:	sdiv	w9, w9, w8
  40a5d4:	cmp	w9, w19
  40a5d8:	b.ge	40a608 <sqrt@plt+0x8e78>  // b.tcont
  40a5dc:	scvtf	d1, w8
  40a5e0:	mov	x8, #0x400000000000        	// #70368744177664
  40a5e4:	scvtf	d0, w19
  40a5e8:	movk	x8, #0x408f, lsl #48
  40a5ec:	fmul	d0, d0, d1
  40a5f0:	fmov	d1, x8
  40a5f4:	fdiv	d0, d0, d1
  40a5f8:	fmov	d1, #5.000000000000000000e-01
  40a5fc:	fadd	d0, d0, d1
  40a600:	fcvtzs	w22, d0
  40a604:	b	40a628 <sqrt@plt+0x8e98>
  40a608:	mul	w8, w8, w19
  40a60c:	mov	w9, #0x4dd3                	// #19923
  40a610:	movk	w9, #0x1062, lsl #16
  40a614:	add	w8, w8, #0x1f4
  40a618:	smull	x8, w8, w9
  40a61c:	lsr	x9, x8, #63
  40a620:	asr	x8, x8, #38
  40a624:	add	w22, w8, w9
  40a628:	ldr	w8, [x20, #72]
  40a62c:	cmp	w23, w8
  40a630:	b.ge	40a678 <sqrt@plt+0x8ee8>  // b.tcont
  40a634:	ldr	x9, [x20, #64]
  40a638:	ldr	w23, [x9, x23, lsl #2]
  40a63c:	tbnz	w23, #31, 40a678 <sqrt@plt+0x8ee8>
  40a640:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a644:	ldr	w8, [x8, #3836]
  40a648:	cmp	w22, w8
  40a64c:	b.eq	40a744 <sqrt@plt+0x8fb4>  // b.none
  40a650:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a654:	ldr	w8, [x8, #3872]
  40a658:	cbnz	w8, 40a744 <sqrt@plt+0x8fb4>
  40a65c:	ldr	x24, [x20, #96]
  40a660:	cbz	x24, 40a758 <sqrt@plt+0x8fc8>
  40a664:	ldr	w8, [x24, #8]
  40a668:	cmp	w8, w22
  40a66c:	b.ne	40a788 <sqrt@plt+0x8ff8>  // b.any
  40a670:	mov	x21, x24
  40a674:	b	40a800 <sqrt@plt+0x9070>
  40a678:	adrp	x23, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a67c:	ldr	w9, [x23, #3880]
  40a680:	cbz	w9, 40a850 <sqrt@plt+0x90c0>
  40a684:	ldrsw	x24, [x21]
  40a688:	tbnz	w24, #31, 40a698 <sqrt@plt+0x8f08>
  40a68c:	cmp	w24, w8
  40a690:	b.lt	40a6b4 <sqrt@plt+0x8f24>  // b.tstop
  40a694:	b	40a6d4 <sqrt@plt+0x8f44>
  40a698:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a69c:	add	x1, x1, #0xa32
  40a6a0:	mov	w0, #0x224                 	// #548
  40a6a4:	bl	4085a8 <sqrt@plt+0x6e18>
  40a6a8:	ldr	w8, [x20, #72]
  40a6ac:	cmp	w24, w8
  40a6b0:	b.ge	40a6d4 <sqrt@plt+0x8f44>  // b.tcont
  40a6b4:	ldr	x8, [x20, #64]
  40a6b8:	ldr	w8, [x8, x24, lsl #2]
  40a6bc:	tbnz	w8, #31, 40a6d4 <sqrt@plt+0x8f44>
  40a6c0:	ldr	x9, [x20, #80]
  40a6c4:	mov	w10, #0x28                  	// #40
  40a6c8:	madd	x8, x8, x10, x9
  40a6cc:	ldr	w0, [x8, #4]
  40a6d0:	b	40a6f0 <sqrt@plt+0x8f60>
  40a6d4:	ldr	w8, [x23, #3880]
  40a6d8:	cbz	w8, 40a850 <sqrt@plt+0x90c0>
  40a6dc:	mov	x0, x21
  40a6e0:	bl	409fc0 <sqrt@plt+0x8830>
  40a6e4:	tbz	w0, #31, 40a6f0 <sqrt@plt+0x8f60>
  40a6e8:	ldr	w0, [x21, #4]
  40a6ec:	tbnz	w0, #31, 40a850 <sqrt@plt+0x90c0>
  40a6f0:	bl	401660 <wcwidth@plt>
  40a6f4:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a6f8:	ldr	w9, [x9, #3836]
  40a6fc:	add	w8, w0, w0, lsl #1
  40a700:	lsl	w8, w8, #3
  40a704:	cmp	w0, #0x1
  40a708:	mov	w10, #0x18                  	// #24
  40a70c:	csel	w1, w8, w10, gt
  40a710:	cmp	w22, w9
  40a714:	b.eq	40a834 <sqrt@plt+0x90a4>  // b.none
  40a718:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a71c:	ldr	w8, [x8, #3872]
  40a720:	cbnz	w8, 40a834 <sqrt@plt+0x90a4>
  40a724:	mov	x0, x20
  40a728:	mov	w2, w19
  40a72c:	ldp	x20, x19, [sp, #64]
  40a730:	ldp	x22, x21, [sp, #48]
  40a734:	ldp	x24, x23, [sp, #32]
  40a738:	ldr	x25, [sp, #16]
  40a73c:	ldp	x29, x30, [sp], #80
  40a740:	b	40cffc <sqrt@plt+0xb86c>
  40a744:	ldr	x8, [x20, #80]
  40a748:	mov	w9, #0x28                  	// #40
  40a74c:	madd	x8, x23, x9, x8
  40a750:	ldr	w1, [x8, #8]
  40a754:	b	40a834 <sqrt@plt+0x90a4>
  40a758:	mov	w0, #0x18                  	// #24
  40a75c:	bl	40f68c <_Znwm@@Base>
  40a760:	ldrsw	x24, [x20, #92]
  40a764:	mov	x21, x0
  40a768:	str	xzr, [x0]
  40a76c:	str	w22, [x0, #8]
  40a770:	lsl	x8, x24, #2
  40a774:	cmp	xzr, x24, lsr #62
  40a778:	csinv	x0, x8, xzr, eq  // eq = none
  40a77c:	bl	401440 <_Znam@plt>
  40a780:	and	x8, x24, #0xffffffff
  40a784:	b	40a7e4 <sqrt@plt+0x9054>
  40a788:	mov	x21, x24
  40a78c:	mov	x8, x21
  40a790:	ldr	x21, [x21]
  40a794:	cbz	x21, 40a7b8 <sqrt@plt+0x9028>
  40a798:	ldr	w9, [x21, #8]
  40a79c:	cmp	w9, w22
  40a7a0:	b.ne	40a78c <sqrt@plt+0x8ffc>  // b.any
  40a7a4:	ldr	x9, [x21]
  40a7a8:	str	x9, [x8]
  40a7ac:	ldr	x8, [x20, #96]
  40a7b0:	str	x8, [x21]
  40a7b4:	b	40a7fc <sqrt@plt+0x906c>
  40a7b8:	mov	w0, #0x18                  	// #24
  40a7bc:	bl	40f68c <_Znwm@@Base>
  40a7c0:	ldrsw	x25, [x20, #92]
  40a7c4:	mov	x21, x0
  40a7c8:	str	x24, [x0]
  40a7cc:	str	w22, [x0, #8]
  40a7d0:	lsl	x8, x25, #2
  40a7d4:	cmp	xzr, x25, lsr #62
  40a7d8:	csinv	x0, x8, xzr, eq  // eq = none
  40a7dc:	bl	401440 <_Znam@plt>
  40a7e0:	and	x8, x25, #0xffffffff
  40a7e4:	cmp	w8, #0x1
  40a7e8:	str	x0, [x21, #16]
  40a7ec:	b.lt	40a7fc <sqrt@plt+0x906c>  // b.tstop
  40a7f0:	lsl	x2, x8, #2
  40a7f4:	mov	w1, #0xff                  	// #255
  40a7f8:	bl	401520 <memset@plt>
  40a7fc:	str	x21, [x20, #96]
  40a800:	ldr	x21, [x21, #16]
  40a804:	ldr	w1, [x21, w23, sxtw #2]
  40a808:	tbz	w1, #31, 40a834 <sqrt@plt+0x90a4>
  40a80c:	ldr	x8, [x20, #80]
  40a810:	sxtw	x22, w23
  40a814:	mov	w9, #0x28                  	// #40
  40a818:	mov	x0, x20
  40a81c:	madd	x8, x22, x9, x8
  40a820:	ldr	w1, [x8, #8]
  40a824:	mov	w2, w19
  40a828:	bl	40cffc <sqrt@plt+0xb86c>
  40a82c:	mov	w1, w0
  40a830:	str	w0, [x21, x22, lsl #2]
  40a834:	ldp	x20, x19, [sp, #64]
  40a838:	ldp	x22, x21, [sp, #48]
  40a83c:	ldp	x24, x23, [sp, #32]
  40a840:	ldr	x25, [sp, #16]
  40a844:	mov	w0, w1
  40a848:	ldp	x29, x30, [sp], #80
  40a84c:	ret
  40a850:	bl	4016b0 <abort@plt>
  40a854:	b	40a858 <sqrt@plt+0x90c8>
  40a858:	mov	x19, x0
  40a85c:	mov	x0, x21
  40a860:	bl	40f730 <_ZdlPv@@Base>
  40a864:	mov	x0, x19
  40a868:	bl	401720 <_Unwind_Resume@plt>
  40a86c:	stp	x29, x30, [sp, #-48]!
  40a870:	str	x21, [sp, #16]
  40a874:	stp	x20, x19, [sp, #32]
  40a878:	mov	x29, sp
  40a87c:	ldrsw	x21, [x1]
  40a880:	mov	x19, x1
  40a884:	mov	x20, x0
  40a888:	tbz	w21, #31, 40a89c <sqrt@plt+0x910c>
  40a88c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a890:	add	x1, x1, #0xa32
  40a894:	mov	w0, #0x224                 	// #548
  40a898:	bl	4085a8 <sqrt@plt+0x6e18>
  40a89c:	ldr	w8, [x20, #72]
  40a8a0:	cmp	w21, w8
  40a8a4:	b.ge	40a8c8 <sqrt@plt+0x9138>  // b.tcont
  40a8a8:	ldr	x8, [x20, #64]
  40a8ac:	ldr	w8, [x8, x21, lsl #2]
  40a8b0:	tbnz	w8, #31, 40a8c8 <sqrt@plt+0x9138>
  40a8b4:	ldr	x9, [x20, #80]
  40a8b8:	mov	w10, #0x28                  	// #40
  40a8bc:	madd	x8, x8, x10, x9
  40a8c0:	ldr	w0, [x8, #4]
  40a8c4:	b	40a8e8 <sqrt@plt+0x9158>
  40a8c8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a8cc:	ldr	w8, [x8, #3880]
  40a8d0:	cbz	w8, 40a8f8 <sqrt@plt+0x9168>
  40a8d4:	mov	x0, x19
  40a8d8:	bl	409fc0 <sqrt@plt+0x8830>
  40a8dc:	tbz	w0, #31, 40a8e8 <sqrt@plt+0x9158>
  40a8e0:	ldr	w0, [x19, #4]
  40a8e4:	tbnz	w0, #31, 40a8f8 <sqrt@plt+0x9168>
  40a8e8:	ldp	x20, x19, [sp, #32]
  40a8ec:	ldr	x21, [sp, #16]
  40a8f0:	ldp	x29, x30, [sp], #48
  40a8f4:	ret
  40a8f8:	bl	4016b0 <abort@plt>
  40a8fc:	stp	x29, x30, [sp, #-48]!
  40a900:	str	x21, [sp, #16]
  40a904:	stp	x20, x19, [sp, #32]
  40a908:	mov	x29, sp
  40a90c:	ldrsw	x21, [x1]
  40a910:	mov	w19, w2
  40a914:	mov	x20, x0
  40a918:	tbz	w21, #31, 40a92c <sqrt@plt+0x919c>
  40a91c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a920:	add	x1, x1, #0xa32
  40a924:	mov	w0, #0x19f                 	// #415
  40a928:	bl	4085a8 <sqrt@plt+0x6e18>
  40a92c:	ldr	w8, [x20, #72]
  40a930:	cmp	w21, w8
  40a934:	b.ge	40a96c <sqrt@plt+0x91dc>  // b.tcont
  40a938:	ldr	x8, [x20, #64]
  40a93c:	ldr	w8, [x8, x21, lsl #2]
  40a940:	tbnz	w8, #31, 40a96c <sqrt@plt+0x91dc>
  40a944:	ldr	x9, [x20, #80]
  40a948:	mov	w10, #0x28                  	// #40
  40a94c:	mov	x0, x20
  40a950:	mov	w2, w19
  40a954:	madd	x8, x8, x10, x9
  40a958:	ldr	w1, [x8, #16]
  40a95c:	ldp	x20, x19, [sp, #32]
  40a960:	ldr	x21, [sp, #16]
  40a964:	ldp	x29, x30, [sp], #48
  40a968:	b	40cffc <sqrt@plt+0xb86c>
  40a96c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a970:	ldr	w8, [x8, #3880]
  40a974:	cbz	w8, 40a98c <sqrt@plt+0x91fc>
  40a978:	ldp	x20, x19, [sp, #32]
  40a97c:	ldr	x21, [sp, #16]
  40a980:	mov	w0, wzr
  40a984:	ldp	x29, x30, [sp], #48
  40a988:	ret
  40a98c:	bl	4016b0 <abort@plt>
  40a990:	stp	x29, x30, [sp, #-48]!
  40a994:	str	x21, [sp, #16]
  40a998:	stp	x20, x19, [sp, #32]
  40a99c:	mov	x29, sp
  40a9a0:	ldrsw	x21, [x1]
  40a9a4:	mov	w19, w2
  40a9a8:	mov	x20, x0
  40a9ac:	tbz	w21, #31, 40a9c0 <sqrt@plt+0x9230>
  40a9b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40a9b4:	add	x1, x1, #0xa32
  40a9b8:	mov	w0, #0x1ae                 	// #430
  40a9bc:	bl	4085a8 <sqrt@plt+0x6e18>
  40a9c0:	ldr	w8, [x20, #72]
  40a9c4:	cmp	w21, w8
  40a9c8:	b.ge	40aa00 <sqrt@plt+0x9270>  // b.tcont
  40a9cc:	ldr	x8, [x20, #64]
  40a9d0:	ldr	w8, [x8, x21, lsl #2]
  40a9d4:	tbnz	w8, #31, 40aa00 <sqrt@plt+0x9270>
  40a9d8:	ldr	x9, [x20, #80]
  40a9dc:	mov	w10, #0x28                  	// #40
  40a9e0:	mov	x0, x20
  40a9e4:	mov	w2, w19
  40a9e8:	madd	x8, x8, x10, x9
  40a9ec:	ldr	w1, [x8, #24]
  40a9f0:	ldp	x20, x19, [sp, #32]
  40a9f4:	ldr	x21, [sp, #16]
  40a9f8:	ldp	x29, x30, [sp], #48
  40a9fc:	b	40cffc <sqrt@plt+0xb86c>
  40aa00:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa04:	ldr	w8, [x8, #3880]
  40aa08:	cbz	w8, 40aa20 <sqrt@plt+0x9290>
  40aa0c:	ldp	x20, x19, [sp, #32]
  40aa10:	ldr	x21, [sp, #16]
  40aa14:	mov	w0, wzr
  40aa18:	ldp	x29, x30, [sp], #48
  40aa1c:	ret
  40aa20:	bl	4016b0 <abort@plt>
  40aa24:	stp	x29, x30, [sp, #-48]!
  40aa28:	str	x21, [sp, #16]
  40aa2c:	stp	x20, x19, [sp, #32]
  40aa30:	mov	x29, sp
  40aa34:	ldrsw	x21, [x1]
  40aa38:	mov	w19, w2
  40aa3c:	mov	x20, x0
  40aa40:	tbz	w21, #31, 40aa54 <sqrt@plt+0x92c4>
  40aa44:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40aa48:	add	x1, x1, #0xa32
  40aa4c:	mov	w0, #0x1bd                 	// #445
  40aa50:	bl	4085a8 <sqrt@plt+0x6e18>
  40aa54:	ldr	w8, [x20, #72]
  40aa58:	cmp	w21, w8
  40aa5c:	b.ge	40aa94 <sqrt@plt+0x9304>  // b.tcont
  40aa60:	ldr	x8, [x20, #64]
  40aa64:	ldr	w8, [x8, x21, lsl #2]
  40aa68:	tbnz	w8, #31, 40aa94 <sqrt@plt+0x9304>
  40aa6c:	ldr	x9, [x20, #80]
  40aa70:	mov	w10, #0x28                  	// #40
  40aa74:	mov	x0, x20
  40aa78:	mov	w2, w19
  40aa7c:	madd	x8, x8, x10, x9
  40aa80:	ldr	w1, [x8, #20]
  40aa84:	ldp	x20, x19, [sp, #32]
  40aa88:	ldr	x21, [sp, #16]
  40aa8c:	ldp	x29, x30, [sp], #48
  40aa90:	b	40cffc <sqrt@plt+0xb86c>
  40aa94:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa98:	ldr	w8, [x8, #3880]
  40aa9c:	cbz	w8, 40aab4 <sqrt@plt+0x9324>
  40aaa0:	ldp	x20, x19, [sp, #32]
  40aaa4:	ldr	x21, [sp, #16]
  40aaa8:	mov	w0, wzr
  40aaac:	ldp	x29, x30, [sp], #48
  40aab0:	ret
  40aab4:	bl	4016b0 <abort@plt>
  40aab8:	stp	x29, x30, [sp, #-48]!
  40aabc:	str	x21, [sp, #16]
  40aac0:	stp	x20, x19, [sp, #32]
  40aac4:	mov	x29, sp
  40aac8:	ldrsw	x21, [x1]
  40aacc:	mov	w19, w2
  40aad0:	mov	x20, x0
  40aad4:	tbz	w21, #31, 40aae8 <sqrt@plt+0x9358>
  40aad8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40aadc:	add	x1, x1, #0xa32
  40aae0:	mov	w0, #0x1cc                 	// #460
  40aae4:	bl	4085a8 <sqrt@plt+0x6e18>
  40aae8:	ldr	w8, [x20, #72]
  40aaec:	cmp	w21, w8
  40aaf0:	b.ge	40ab28 <sqrt@plt+0x9398>  // b.tcont
  40aaf4:	ldr	x8, [x20, #64]
  40aaf8:	ldr	w8, [x8, x21, lsl #2]
  40aafc:	tbnz	w8, #31, 40ab28 <sqrt@plt+0x9398>
  40ab00:	ldr	x9, [x20, #80]
  40ab04:	mov	w10, #0x28                  	// #40
  40ab08:	mov	x0, x20
  40ab0c:	mov	w2, w19
  40ab10:	madd	x8, x8, x10, x9
  40ab14:	ldr	w1, [x8, #28]
  40ab18:	ldp	x20, x19, [sp, #32]
  40ab1c:	ldr	x21, [sp, #16]
  40ab20:	ldp	x29, x30, [sp], #48
  40ab24:	b	40cffc <sqrt@plt+0xb86c>
  40ab28:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab2c:	ldr	w8, [x8, #3880]
  40ab30:	cbz	w8, 40ab48 <sqrt@plt+0x93b8>
  40ab34:	ldp	x20, x19, [sp, #32]
  40ab38:	ldr	x21, [sp, #16]
  40ab3c:	mov	w0, wzr
  40ab40:	ldp	x29, x30, [sp], #48
  40ab44:	ret
  40ab48:	bl	4016b0 <abort@plt>
  40ab4c:	stp	x29, x30, [sp, #-32]!
  40ab50:	stp	x20, x19, [sp, #16]
  40ab54:	mov	x29, sp
  40ab58:	mov	w20, w1
  40ab5c:	mov	x19, x0
  40ab60:	tbz	w1, #31, 40ab74 <sqrt@plt+0x93e4>
  40ab64:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40ab68:	add	x1, x1, #0xa32
  40ab6c:	mov	w0, #0x1da                 	// #474
  40ab70:	bl	4085a8 <sqrt@plt+0x6e18>
  40ab74:	cmp	w20, #0x3e8
  40ab78:	csel	w8, wzr, w20, eq  // eq = none
  40ab7c:	str	w8, [x19, #56]
  40ab80:	ldp	x20, x19, [sp, #16]
  40ab84:	ldp	x29, x30, [sp], #32
  40ab88:	ret
  40ab8c:	ldr	w0, [x0, #56]
  40ab90:	ret
  40ab94:	ldr	w8, [x0, #24]
  40ab98:	mov	w2, w1
  40ab9c:	mov	w1, w8
  40aba0:	b	40cffc <sqrt@plt+0xb86c>
  40aba4:	stp	x1, x2, [x0]
  40aba8:	str	w3, [x0, #16]
  40abac:	str	x4, [x0, #24]
  40abb0:	ret
  40abb4:	stp	x29, x30, [sp, #-64]!
  40abb8:	str	x23, [sp, #16]
  40abbc:	stp	x22, x21, [sp, #32]
  40abc0:	stp	x20, x19, [sp, #48]
  40abc4:	mov	x29, sp
  40abc8:	ldr	x22, [x0, #16]
  40abcc:	mov	w19, w3
  40abd0:	mov	x20, x2
  40abd4:	mov	x21, x1
  40abd8:	cbnz	x22, 40ac08 <sqrt@plt+0x9478>
  40abdc:	mov	x23, x0
  40abe0:	mov	w0, #0xfb8                 	// #4024
  40abe4:	bl	401440 <_Znam@plt>
  40abe8:	mov	x22, x0
  40abec:	mov	x8, xzr
  40abf0:	str	x0, [x23, #16]
  40abf4:	str	xzr, [x22, x8]
  40abf8:	ldr	x22, [x23, #16]
  40abfc:	add	x8, x8, #0x8
  40ac00:	cmp	x8, #0xfb8
  40ac04:	b.ne	40abf4 <sqrt@plt+0x9464>  // b.any
  40ac08:	ldr	w8, [x21]
  40ac0c:	ldr	w9, [x20]
  40ac10:	mov	w10, #0x4e61                	// #20065
  40ac14:	movk	w10, #0x824a, lsl #16
  40ac18:	mov	w0, #0x20                  	// #32
  40ac1c:	add	w8, w9, w8, lsl #10
  40ac20:	smull	x9, w8, w10
  40ac24:	lsr	x9, x9, #32
  40ac28:	add	w9, w9, w8
  40ac2c:	asr	w10, w9, #8
  40ac30:	add	w9, w10, w9, lsr #31
  40ac34:	mov	w10, #0x1f7                 	// #503
  40ac38:	msub	w8, w9, w10, w8
  40ac3c:	cmp	w8, #0x0
  40ac40:	cneg	w8, w8, mi  // mi = first
  40ac44:	lsl	x23, x8, #3
  40ac48:	bl	40f68c <_Znwm@@Base>
  40ac4c:	ldr	x8, [x22, x23]
  40ac50:	stp	x21, x20, [x0]
  40ac54:	str	w19, [x0, #16]
  40ac58:	str	x8, [x0, #24]
  40ac5c:	str	x0, [x22, x23]
  40ac60:	ldp	x20, x19, [sp, #48]
  40ac64:	ldp	x22, x21, [sp, #32]
  40ac68:	ldr	x23, [sp, #16]
  40ac6c:	ldp	x29, x30, [sp], #64
  40ac70:	ret
  40ac74:	ldr	x8, [x0, #16]
  40ac78:	cbz	x8, 40acbc <sqrt@plt+0x952c>
  40ac7c:	ldr	w9, [x1]
  40ac80:	ldr	w10, [x2]
  40ac84:	mov	w11, #0x4e61                	// #20065
  40ac88:	movk	w11, #0x824a, lsl #16
  40ac8c:	add	w9, w10, w9, lsl #10
  40ac90:	smull	x10, w9, w11
  40ac94:	lsr	x10, x10, #32
  40ac98:	add	w10, w10, w9
  40ac9c:	asr	w11, w10, #8
  40aca0:	add	w10, w11, w10, lsr #31
  40aca4:	mov	w11, #0x1f7                 	// #503
  40aca8:	msub	w9, w10, w11, w9
  40acac:	cmp	w9, #0x0
  40acb0:	cneg	w9, w9, mi  // mi = first
  40acb4:	ldr	x8, [x8, w9, uxtw #3]
  40acb8:	cbnz	x8, 40accc <sqrt@plt+0x953c>
  40acbc:	mov	w0, wzr
  40acc0:	ret
  40acc4:	ldr	x8, [x8, #24]
  40acc8:	cbz	x8, 40acbc <sqrt@plt+0x952c>
  40accc:	ldr	x9, [x8]
  40acd0:	cmp	x9, x1
  40acd4:	b.ne	40acc4 <sqrt@plt+0x9534>  // b.any
  40acd8:	ldr	x9, [x8, #8]
  40acdc:	cmp	x9, x2
  40ace0:	b.ne	40acc4 <sqrt@plt+0x9534>  // b.any
  40ace4:	ldr	w1, [x8, #16]
  40ace8:	mov	w2, w3
  40acec:	b	40cffc <sqrt@plt+0xb86c>
  40acf0:	ldr	w8, [x0, #8]
  40acf4:	and	w0, w8, w1
  40acf8:	ret
  40acfc:	stp	x29, x30, [sp, #-32]!
  40ad00:	stp	x20, x19, [sp, #16]
  40ad04:	mov	x29, sp
  40ad08:	ldrsw	x20, [x1]
  40ad0c:	mov	x19, x0
  40ad10:	tbz	w20, #31, 40ad24 <sqrt@plt+0x9594>
  40ad14:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40ad18:	add	x1, x1, #0xa32
  40ad1c:	mov	w0, #0x215                 	// #533
  40ad20:	bl	4085a8 <sqrt@plt+0x6e18>
  40ad24:	ldr	w8, [x19, #72]
  40ad28:	cmp	w20, w8
  40ad2c:	b.ge	40ad50 <sqrt@plt+0x95c0>  // b.tcont
  40ad30:	ldr	x8, [x19, #64]
  40ad34:	ldr	w8, [x8, x20, lsl #2]
  40ad38:	tbnz	w8, #31, 40ad50 <sqrt@plt+0x95c0>
  40ad3c:	ldr	x9, [x19, #80]
  40ad40:	mov	w10, #0x28                  	// #40
  40ad44:	mul	x8, x8, x10
  40ad48:	ldrb	w0, [x9, x8]
  40ad4c:	b	40ad60 <sqrt@plt+0x95d0>
  40ad50:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad54:	ldr	w8, [x8, #3880]
  40ad58:	cbz	w8, 40ad6c <sqrt@plt+0x95dc>
  40ad5c:	mov	w0, wzr
  40ad60:	ldp	x20, x19, [sp, #16]
  40ad64:	ldp	x29, x30, [sp], #32
  40ad68:	ret
  40ad6c:	bl	4016b0 <abort@plt>
  40ad70:	ldr	x0, [x0, #32]
  40ad74:	ret
  40ad78:	ldr	x0, [x0, #40]
  40ad7c:	ret
  40ad80:	stp	x29, x30, [sp, #-32]!
  40ad84:	stp	x20, x19, [sp, #16]
  40ad88:	mov	x29, sp
  40ad8c:	ldrsw	x20, [x1]
  40ad90:	mov	x19, x0
  40ad94:	tbz	w20, #31, 40ada8 <sqrt@plt+0x9618>
  40ad98:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40ad9c:	add	x1, x1, #0xa32
  40ada0:	mov	w0, #0x245                 	// #581
  40ada4:	bl	4085a8 <sqrt@plt+0x6e18>
  40ada8:	ldr	w8, [x19, #72]
  40adac:	cmp	w20, w8
  40adb0:	b.ge	40add4 <sqrt@plt+0x9644>  // b.tcont
  40adb4:	ldr	x8, [x19, #64]
  40adb8:	ldr	w8, [x8, x20, lsl #2]
  40adbc:	tbnz	w8, #31, 40add4 <sqrt@plt+0x9644>
  40adc0:	ldr	x9, [x19, #80]
  40adc4:	mov	w10, #0x28                  	// #40
  40adc8:	madd	x8, x8, x10, x9
  40adcc:	ldr	x0, [x8, #32]
  40add0:	b	40ade4 <sqrt@plt+0x9654>
  40add4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40add8:	ldr	w8, [x8, #3880]
  40addc:	cbz	w8, 40adf0 <sqrt@plt+0x9660>
  40ade0:	mov	x0, xzr
  40ade4:	ldp	x20, x19, [sp, #16]
  40ade8:	ldp	x29, x30, [sp], #32
  40adec:	ret
  40adf0:	bl	4016b0 <abort@plt>
  40adf4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40adf8:	ldr	x0, [x8, #3888]
  40adfc:	ret
  40ae00:	stp	x29, x30, [sp, #-64]!
  40ae04:	stp	x24, x23, [sp, #16]
  40ae08:	stp	x22, x21, [sp, #32]
  40ae0c:	stp	x20, x19, [sp, #48]
  40ae10:	mov	x29, sp
  40ae14:	ldrsw	x23, [x0, #72]
  40ae18:	mov	x21, x0
  40ae1c:	cbz	w23, 40aed4 <sqrt@plt+0x9744>
  40ae20:	lsl	w8, w23, #1
  40ae24:	add	w9, w1, #0xa
  40ae28:	cmp	w8, w1
  40ae2c:	csel	w24, w8, w9, gt
  40ae30:	ldr	x19, [x21, #64]
  40ae34:	sxtw	x22, w24
  40ae38:	sbfiz	x8, x24, #2, #32
  40ae3c:	cmp	xzr, x22, lsr #62
  40ae40:	csinv	x0, x8, xzr, eq  // eq = none
  40ae44:	str	w24, [x21, #72]
  40ae48:	bl	401440 <_Znam@plt>
  40ae4c:	lsl	x2, x23, #2
  40ae50:	mov	x1, x19
  40ae54:	mov	x20, x0
  40ae58:	str	x0, [x21, #64]
  40ae5c:	bl	401460 <memcpy@plt>
  40ae60:	cmp	w23, w24
  40ae64:	b.ge	40aeb8 <sqrt@plt+0x9728>  // b.tcont
  40ae68:	sub	x8, x22, x23
  40ae6c:	cmp	x8, #0x7
  40ae70:	b.ls	40aea4 <sqrt@plt+0x9714>  // b.plast
  40ae74:	and	x9, x8, #0xfffffffffffffff8
  40ae78:	add	x10, x20, x23, lsl #2
  40ae7c:	add	x23, x9, x23
  40ae80:	add	x10, x10, #0x10
  40ae84:	movi	v0.2d, #0xffffffffffffffff
  40ae88:	mov	x11, x9
  40ae8c:	stp	q0, q0, [x10, #-16]
  40ae90:	subs	x11, x11, #0x8
  40ae94:	add	x10, x10, #0x20
  40ae98:	b.ne	40ae8c <sqrt@plt+0x96fc>  // b.any
  40ae9c:	cmp	x8, x9
  40aea0:	b.eq	40aeb8 <sqrt@plt+0x9728>  // b.none
  40aea4:	mov	w8, #0xffffffff            	// #-1
  40aea8:	str	w8, [x20, x23, lsl #2]
  40aeac:	add	x23, x23, #0x1
  40aeb0:	cmp	x23, x22
  40aeb4:	b.lt	40aea8 <sqrt@plt+0x9718>  // b.tstop
  40aeb8:	cbz	x19, 40af54 <sqrt@plt+0x97c4>
  40aebc:	mov	x0, x19
  40aec0:	ldp	x20, x19, [sp, #48]
  40aec4:	ldp	x22, x21, [sp, #32]
  40aec8:	ldp	x24, x23, [sp, #16]
  40aecc:	ldp	x29, x30, [sp], #64
  40aed0:	b	401640 <_ZdaPv@plt>
  40aed4:	add	w8, w1, #0xa
  40aed8:	cmp	w1, #0x80
  40aedc:	mov	w9, #0x80                  	// #128
  40aee0:	csel	w20, w9, w8, lt  // lt = tstop
  40aee4:	sxtw	x19, w20
  40aee8:	sbfiz	x8, x20, #2, #32
  40aeec:	cmp	xzr, x19, lsr #62
  40aef0:	csinv	x0, x8, xzr, eq  // eq = none
  40aef4:	str	w20, [x21, #72]
  40aef8:	bl	401440 <_Znam@plt>
  40aefc:	cmp	w20, #0x1
  40af00:	str	x0, [x21, #64]
  40af04:	b.lt	40af54 <sqrt@plt+0x97c4>  // b.tstop
  40af08:	cmp	w19, #0x8
  40af0c:	b.cs	40af18 <sqrt@plt+0x9788>  // b.hs, b.nlast
  40af10:	mov	x8, xzr
  40af14:	b	40af40 <sqrt@plt+0x97b0>
  40af18:	and	x8, x19, #0xfffffffffffffff8
  40af1c:	add	x9, x0, #0x10
  40af20:	movi	v0.2d, #0xffffffffffffffff
  40af24:	mov	x10, x8
  40af28:	stp	q0, q0, [x9, #-16]
  40af2c:	subs	x10, x10, #0x8
  40af30:	add	x9, x9, #0x20
  40af34:	b.ne	40af28 <sqrt@plt+0x9798>  // b.any
  40af38:	cmp	x8, x19
  40af3c:	b.eq	40af54 <sqrt@plt+0x97c4>  // b.none
  40af40:	mov	w9, #0xffffffff            	// #-1
  40af44:	str	w9, [x0, x8, lsl #2]
  40af48:	add	x8, x8, #0x1
  40af4c:	cmp	x8, x19
  40af50:	b.lt	40af44 <sqrt@plt+0x97b4>  // b.tstop
  40af54:	ldp	x20, x19, [sp, #48]
  40af58:	ldp	x22, x21, [sp, #32]
  40af5c:	ldp	x24, x23, [sp, #16]
  40af60:	ldp	x29, x30, [sp], #64
  40af64:	ret
  40af68:	stp	x29, x30, [sp, #-48]!
  40af6c:	str	x21, [sp, #16]
  40af70:	stp	x20, x19, [sp, #32]
  40af74:	mov	x29, sp
  40af78:	ldr	x20, [x0, #80]
  40af7c:	mov	x19, x0
  40af80:	cbz	x20, 40afd0 <sqrt@plt+0x9840>
  40af84:	ldrsw	x8, [x19, #92]
  40af88:	mov	w9, #0x28                  	// #40
  40af8c:	lsl	x10, x8, #1
  40af90:	add	x21, x8, x8, lsl #2
  40af94:	umulh	x8, x10, x9
  40af98:	lsl	x9, x21, #4
  40af9c:	cmp	xzr, x8
  40afa0:	csinv	x0, x9, xzr, eq  // eq = none
  40afa4:	str	w10, [x19, #92]
  40afa8:	bl	401440 <_Znam@plt>
  40afac:	lsl	x2, x21, #3
  40afb0:	mov	x1, x20
  40afb4:	str	x0, [x19, #80]
  40afb8:	bl	401460 <memcpy@plt>
  40afbc:	mov	x0, x20
  40afc0:	ldp	x20, x19, [sp, #32]
  40afc4:	ldr	x21, [sp, #16]
  40afc8:	ldp	x29, x30, [sp], #48
  40afcc:	b	401640 <_ZdaPv@plt>
  40afd0:	mov	w8, #0x10                  	// #16
  40afd4:	mov	w0, #0x280                 	// #640
  40afd8:	str	w8, [x19, #92]
  40afdc:	bl	401440 <_Znam@plt>
  40afe0:	str	x0, [x19, #80]
  40afe4:	ldp	x20, x19, [sp, #32]
  40afe8:	ldr	x21, [sp, #16]
  40afec:	ldp	x29, x30, [sp], #48
  40aff0:	ret
  40aff4:	stp	x29, x30, [sp, #-48]!
  40aff8:	stp	x22, x21, [sp, #16]
  40affc:	stp	x20, x19, [sp, #32]
  40b000:	mov	x29, sp
  40b004:	ldrsw	x8, [x0, #72]
  40b008:	mov	x19, x0
  40b00c:	mov	x10, #0xffffffff00000000    	// #-4294967296
  40b010:	lsl	x12, x8, #32
  40b014:	mov	x11, x8
  40b018:	mov	x22, x11
  40b01c:	subs	x11, x11, #0x1
  40b020:	mov	x9, x12
  40b024:	b.lt	40b03c <sqrt@plt+0x98ac>  // b.tstop
  40b028:	ldr	x12, [x19, #64]
  40b02c:	add	x12, x12, x22, lsl #2
  40b030:	ldur	w13, [x12, #-4]
  40b034:	add	x12, x9, x10
  40b038:	tbnz	w13, #31, 40b018 <sqrt@plt+0x9888>
  40b03c:	cmp	w8, w22
  40b040:	b.le	40b07c <sqrt@plt+0x98ec>
  40b044:	ldr	x20, [x19, #64]
  40b048:	asr	x8, x9, #32
  40b04c:	cmp	xzr, x8, lsr #62
  40b050:	asr	x21, x9, #30
  40b054:	csinv	x0, x21, xzr, eq  // eq = none
  40b058:	bl	401440 <_Znam@plt>
  40b05c:	mov	x1, x20
  40b060:	mov	x2, x21
  40b064:	str	x0, [x19, #64]
  40b068:	bl	401460 <memcpy@plt>
  40b06c:	cbz	x20, 40b078 <sqrt@plt+0x98e8>
  40b070:	mov	x0, x20
  40b074:	bl	401640 <_ZdaPv@plt>
  40b078:	str	w22, [x19, #72]
  40b07c:	ldp	w22, w8, [x19, #88]
  40b080:	cmp	w22, w8
  40b084:	b.ge	40b0d0 <sqrt@plt+0x9940>  // b.tcont
  40b088:	sxtw	x8, w22
  40b08c:	mov	w9, #0x28                  	// #40
  40b090:	ldr	x20, [x19, #80]
  40b094:	umulh	x9, x8, x9
  40b098:	add	x8, x8, x8, lsl #2
  40b09c:	lsl	x21, x8, #3
  40b0a0:	cmp	xzr, x9
  40b0a4:	csinv	x0, x21, xzr, eq  // eq = none
  40b0a8:	bl	401440 <_Znam@plt>
  40b0ac:	mov	x1, x20
  40b0b0:	mov	x2, x21
  40b0b4:	str	x0, [x19, #80]
  40b0b8:	bl	401460 <memcpy@plt>
  40b0bc:	cbz	x20, 40b0cc <sqrt@plt+0x993c>
  40b0c0:	mov	x0, x20
  40b0c4:	bl	401640 <_ZdaPv@plt>
  40b0c8:	ldr	w22, [x19, #88]
  40b0cc:	str	w22, [x19, #92]
  40b0d0:	ldp	x20, x19, [sp, #32]
  40b0d4:	ldp	x22, x21, [sp, #16]
  40b0d8:	ldp	x29, x30, [sp], #48
  40b0dc:	ret
  40b0e0:	stp	x29, x30, [sp, #-80]!
  40b0e4:	str	x25, [sp, #16]
  40b0e8:	stp	x24, x23, [sp, #32]
  40b0ec:	stp	x22, x21, [sp, #48]
  40b0f0:	stp	x20, x19, [sp, #64]
  40b0f4:	mov	x29, sp
  40b0f8:	ldrsw	x21, [x1]
  40b0fc:	mov	x19, x2
  40b100:	mov	x20, x0
  40b104:	tbz	w21, #31, 40b118 <sqrt@plt+0x9988>
  40b108:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b10c:	add	x1, x1, #0xa32
  40b110:	mov	w0, #0x296                 	// #662
  40b114:	bl	4085a8 <sqrt@plt+0x6e18>
  40b118:	ldr	w8, [x20, #72]
  40b11c:	cmp	w21, w8
  40b120:	b.lt	40b134 <sqrt@plt+0x99a4>  // b.tstop
  40b124:	mov	x0, x20
  40b128:	mov	w1, w21
  40b12c:	bl	40ae00 <sqrt@plt+0x9670>
  40b130:	ldr	w8, [x20, #72]
  40b134:	cmp	w21, w8
  40b138:	b.lt	40b14c <sqrt@plt+0x99bc>  // b.tstop
  40b13c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b140:	add	x1, x1, #0xa32
  40b144:	mov	w0, #0x299                 	// #665
  40b148:	bl	4085a8 <sqrt@plt+0x6e18>
  40b14c:	ldp	w23, w24, [x20, #88]
  40b150:	add	w25, w23, #0x1
  40b154:	cmp	w25, w24
  40b158:	b.lt	40b1ac <sqrt@plt+0x9a1c>  // b.tstop
  40b15c:	ldr	x22, [x20, #80]
  40b160:	cbz	x22, 40b210 <sqrt@plt+0x9a80>
  40b164:	sxtw	x8, w24
  40b168:	mov	w9, #0x28                  	// #40
  40b16c:	lsl	x10, x8, #1
  40b170:	add	x23, x8, x8, lsl #2
  40b174:	umulh	x8, x10, x9
  40b178:	lsl	x9, x23, #4
  40b17c:	cmp	xzr, x8
  40b180:	csinv	x0, x9, xzr, eq  // eq = none
  40b184:	str	w10, [x20, #92]
  40b188:	bl	401440 <_Znam@plt>
  40b18c:	lsl	x2, x23, #3
  40b190:	mov	x1, x22
  40b194:	str	x0, [x20, #80]
  40b198:	bl	401460 <memcpy@plt>
  40b19c:	mov	x0, x22
  40b1a0:	bl	401640 <_ZdaPv@plt>
  40b1a4:	ldp	w23, w24, [x20, #88]
  40b1a8:	add	w25, w23, #0x1
  40b1ac:	cmp	w25, w24
  40b1b0:	b.lt	40b1c8 <sqrt@plt+0x9a38>  // b.tstop
  40b1b4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b1b8:	add	x1, x1, #0xa32
  40b1bc:	mov	w0, #0x29c                 	// #668
  40b1c0:	bl	4085a8 <sqrt@plt+0x6e18>
  40b1c4:	ldr	w23, [x20, #88]
  40b1c8:	ldr	x8, [x20, #64]
  40b1cc:	mov	w11, #0x28                  	// #40
  40b1d0:	str	w23, [x8, x21, lsl #2]
  40b1d4:	ldrsw	x8, [x20, #88]
  40b1d8:	ldr	x9, [x20, #80]
  40b1dc:	add	w10, w8, #0x1
  40b1e0:	str	w10, [x20, #88]
  40b1e4:	ldr	x10, [x19, #32]
  40b1e8:	ldp	q0, q1, [x19]
  40b1ec:	madd	x8, x8, x11, x9
  40b1f0:	str	x10, [x8, #32]
  40b1f4:	stp	q0, q1, [x8]
  40b1f8:	ldp	x20, x19, [sp, #64]
  40b1fc:	ldp	x22, x21, [sp, #48]
  40b200:	ldp	x24, x23, [sp, #32]
  40b204:	ldr	x25, [sp, #16]
  40b208:	ldp	x29, x30, [sp], #80
  40b20c:	ret
  40b210:	mov	w24, #0x10                  	// #16
  40b214:	mov	w0, #0x280                 	// #640
  40b218:	str	w24, [x20, #92]
  40b21c:	bl	401440 <_Znam@plt>
  40b220:	str	x0, [x20, #80]
  40b224:	cmp	w25, w24
  40b228:	b.ge	40b1b4 <sqrt@plt+0x9a24>  // b.tcont
  40b22c:	b	40b1c8 <sqrt@plt+0x9a38>
  40b230:	stp	x29, x30, [sp, #-48]!
  40b234:	str	x21, [sp, #16]
  40b238:	stp	x20, x19, [sp, #32]
  40b23c:	mov	x29, sp
  40b240:	ldrsw	x19, [x1]
  40b244:	ldrsw	x21, [x2]
  40b248:	mov	x20, x0
  40b24c:	orr	w8, w21, w19
  40b250:	tbnz	w8, #31, 40b260 <sqrt@plt+0x9ad0>
  40b254:	ldr	w8, [x20, #72]
  40b258:	cmp	w21, w8
  40b25c:	b.lt	40b274 <sqrt@plt+0x9ae4>  // b.tstop
  40b260:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b264:	add	x1, x1, #0xa32
  40b268:	mov	w0, #0x2a5                 	// #677
  40b26c:	bl	4085a8 <sqrt@plt+0x6e18>
  40b270:	ldr	w8, [x20, #72]
  40b274:	cmp	w19, w8
  40b278:	b.lt	40b288 <sqrt@plt+0x9af8>  // b.tstop
  40b27c:	mov	x0, x20
  40b280:	mov	w1, w19
  40b284:	bl	40ae00 <sqrt@plt+0x9670>
  40b288:	ldr	x8, [x20, #64]
  40b28c:	ldr	w9, [x8, x21, lsl #2]
  40b290:	ldr	x21, [sp, #16]
  40b294:	str	w9, [x8, x19, lsl #2]
  40b298:	ldp	x20, x19, [sp, #32]
  40b29c:	ldp	x29, x30, [sp], #48
  40b2a0:	ret
  40b2a4:	stp	x29, x30, [sp, #-48]!
  40b2a8:	stp	x22, x21, [sp, #16]
  40b2ac:	stp	x20, x19, [sp, #32]
  40b2b0:	mov	x29, sp
  40b2b4:	mov	x22, x0
  40b2b8:	mov	w0, #0x68                  	// #104
  40b2bc:	mov	w20, w2
  40b2c0:	mov	x21, x1
  40b2c4:	bl	40f68c <_Znwm@@Base>
  40b2c8:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40b2cc:	add	x8, x8, #0x940
  40b2d0:	mov	x19, x0
  40b2d4:	str	wzr, [x0, #8]
  40b2d8:	str	xzr, [x0, #64]
  40b2dc:	str	wzr, [x0, #72]
  40b2e0:	stp	xzr, xzr, [x0, #16]
  40b2e4:	stp	xzr, xzr, [x0, #88]
  40b2e8:	str	x8, [x0]
  40b2ec:	str	xzr, [x0, #80]
  40b2f0:	mov	x0, x22
  40b2f4:	bl	4014a0 <strlen@plt>
  40b2f8:	add	x0, x0, #0x1
  40b2fc:	bl	401440 <_Znam@plt>
  40b300:	mov	x1, x22
  40b304:	str	x0, [x19, #32]
  40b308:	bl	401550 <strcpy@plt>
  40b30c:	mov	x0, x19
  40b310:	mov	x1, x21
  40b314:	mov	w2, w20
  40b318:	stp	xzr, xzr, [x19, #40]
  40b31c:	str	wzr, [x19, #56]
  40b320:	bl	40b364 <sqrt@plt+0x9bd4>
  40b324:	cbnz	w0, 40b33c <sqrt@plt+0x9bac>
  40b328:	ldr	x8, [x19]
  40b32c:	mov	x0, x19
  40b330:	ldr	x8, [x8, #8]
  40b334:	blr	x8
  40b338:	mov	x19, xzr
  40b33c:	mov	x0, x19
  40b340:	ldp	x20, x19, [sp, #32]
  40b344:	ldp	x22, x21, [sp, #16]
  40b348:	ldp	x29, x30, [sp], #48
  40b34c:	ret
  40b350:	mov	x20, x0
  40b354:	mov	x0, x19
  40b358:	bl	40f730 <_ZdlPv@@Base>
  40b35c:	mov	x0, x20
  40b360:	bl	401720 <_Unwind_Resume@plt>
  40b364:	sub	sp, sp, #0x130
  40b368:	stp	x29, x30, [sp, #208]
  40b36c:	stp	x28, x27, [sp, #224]
  40b370:	stp	x26, x25, [sp, #240]
  40b374:	stp	x24, x23, [sp, #256]
  40b378:	stp	x22, x21, [sp, #272]
  40b37c:	stp	x20, x19, [sp, #288]
  40b380:	add	x29, sp, #0xd0
  40b384:	ldr	x21, [x0, #32]
  40b388:	mov	x20, x1
  40b38c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b390:	mov	x19, x0
  40b394:	add	x1, x1, #0xa6c
  40b398:	mov	x0, x21
  40b39c:	mov	w24, w2
  40b3a0:	bl	401680 <strcmp@plt>
  40b3a4:	cbz	w0, 40b704 <sqrt@plt+0x9f74>
  40b3a8:	sub	x1, x29, #0x10
  40b3ac:	mov	x0, x21
  40b3b0:	bl	40d16c <sqrt@plt+0xb9dc>
  40b3b4:	cbz	x0, 40b724 <sqrt@plt+0x9f94>
  40b3b8:	ldur	x8, [x29, #-16]
  40b3bc:	adrp	x21, 411000 <_ZdlPvm@@Base+0x18c4>
  40b3c0:	adrp	x22, 411000 <_ZdlPvm@@Base+0x18c4>
  40b3c4:	adrp	x23, 411000 <_ZdlPvm@@Base+0x18c4>
  40b3c8:	adrp	x28, 411000 <_ZdlPvm@@Base+0x18c4>
  40b3cc:	adrp	x25, 411000 <_ZdlPvm@@Base+0x18c4>
  40b3d0:	adrp	x27, 411000 <_ZdlPvm@@Base+0x18c4>
  40b3d4:	mov	x20, #0x800000000000        	// #140737488355328
  40b3d8:	adrp	x26, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b3dc:	mov	w9, #0x1                   	// #1
  40b3e0:	add	x21, x21, #0xab0
  40b3e4:	add	x22, x22, #0xa91
  40b3e8:	add	x23, x23, #0xab5
  40b3ec:	add	x28, x28, #0xc21
  40b3f0:	add	x25, x25, #0xae6
  40b3f4:	add	x27, x27, #0xaec
  40b3f8:	movk	x20, #0xc056, lsl #48
  40b3fc:	add	x26, x26, #0x8c8
  40b400:	stur	xzr, [x29, #-40]
  40b404:	stur	xzr, [x29, #-24]
  40b408:	stp	w9, w24, [x29, #-32]
  40b40c:	str	w24, [sp, #60]
  40b410:	stp	x0, x8, [x29, #-56]
  40b414:	sub	x0, x29, #0x38
  40b418:	bl	409ddc <sqrt@plt+0x864c>
  40b41c:	cbz	w0, 40bbfc <sqrt@plt+0xa46c>
  40b420:	ldur	x0, [x29, #-24]
  40b424:	mov	x1, x21
  40b428:	bl	401560 <strtok@plt>
  40b42c:	mov	x1, x22
  40b430:	mov	x24, x0
  40b434:	bl	401680 <strcmp@plt>
  40b438:	cbz	w0, 40b414 <sqrt@plt+0x9c84>
  40b43c:	mov	x0, x24
  40b440:	mov	x1, x23
  40b444:	bl	401680 <strcmp@plt>
  40b448:	cbz	w0, 40b524 <sqrt@plt+0x9d94>
  40b44c:	mov	x0, x24
  40b450:	mov	x1, x25
  40b454:	bl	401680 <strcmp@plt>
  40b458:	cbz	w0, 40b55c <sqrt@plt+0x9dcc>
  40b45c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b460:	mov	x0, x24
  40b464:	add	x1, x1, #0xb11
  40b468:	bl	401680 <strcmp@plt>
  40b46c:	cbz	w0, 40b5b4 <sqrt@plt+0x9e24>
  40b470:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b474:	mov	x0, x24
  40b478:	add	x1, x1, #0xb3e
  40b47c:	bl	401680 <strcmp@plt>
  40b480:	cbz	w0, 40b688 <sqrt@plt+0x9ef8>
  40b484:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b488:	mov	x0, x24
  40b48c:	add	x1, x1, #0xef8
  40b490:	bl	401680 <strcmp@plt>
  40b494:	cbz	w0, 40b6b8 <sqrt@plt+0x9f28>
  40b498:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b49c:	mov	x0, x24
  40b4a0:	add	x1, x1, #0xb74
  40b4a4:	bl	401680 <strcmp@plt>
  40b4a8:	cbz	w0, 40b7d4 <sqrt@plt+0xa044>
  40b4ac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b4b0:	mov	x0, x24
  40b4b4:	add	x1, x1, #0xb7e
  40b4b8:	bl	401680 <strcmp@plt>
  40b4bc:	cbz	w0, 40b7d4 <sqrt@plt+0xa044>
  40b4c0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  40b4c4:	mov	x0, xzr
  40b4c8:	add	x1, x1, #0xd3a
  40b4cc:	mov	x20, x27
  40b4d0:	mov	x27, x23
  40b4d4:	mov	x23, x25
  40b4d8:	mov	x25, x28
  40b4dc:	bl	401560 <strtok@plt>
  40b4e0:	cbz	x0, 40b6c4 <sqrt@plt+0x9f34>
  40b4e4:	sub	x28, x0, #0x1
  40b4e8:	ldrb	w8, [x28, #1]!
  40b4ec:	ldrb	w8, [x26, x8]
  40b4f0:	cbnz	w8, 40b4e8 <sqrt@plt+0x9d58>
  40b4f4:	mov	x0, x28
  40b4f8:	bl	4014a0 <strlen@plt>
  40b4fc:	add	x9, x28, x0
  40b500:	mov	x8, x9
  40b504:	cmp	x9, x28
  40b508:	b.ls	40b51c <sqrt@plt+0x9d8c>  // b.plast
  40b50c:	mov	x9, x8
  40b510:	ldrb	w10, [x9, #-1]!
  40b514:	ldrb	w10, [x26, x10]
  40b518:	cbnz	w10, 40b500 <sqrt@plt+0x9d70>
  40b51c:	strb	wzr, [x8]
  40b520:	b	40b6c8 <sqrt@plt+0x9f38>
  40b524:	mov	x0, xzr
  40b528:	mov	x1, x21
  40b52c:	bl	401560 <strtok@plt>
  40b530:	cbz	x0, 40b768 <sqrt@plt+0x9fd8>
  40b534:	sub	x2, x29, #0x60
  40b538:	mov	x1, x28
  40b53c:	bl	4015f0 <__isoc99_sscanf@plt>
  40b540:	cmp	w0, #0x1
  40b544:	b.ne	40b768 <sqrt@plt+0x9fd8>  // b.any
  40b548:	ldur	w8, [x29, #-96]
  40b54c:	cmp	w8, #0x0
  40b550:	b.le	40b768 <sqrt@plt+0x9fd8>
  40b554:	str	w8, [x19, #24]
  40b558:	b	40b414 <sqrt@plt+0x9c84>
  40b55c:	mov	x0, xzr
  40b560:	mov	x1, x21
  40b564:	bl	401560 <strtok@plt>
  40b568:	mov	x24, x0
  40b56c:	cbz	x0, 40b798 <sqrt@plt+0xa008>
  40b570:	add	x2, sp, #0x60
  40b574:	mov	x0, x24
  40b578:	mov	x1, x27
  40b57c:	bl	4015f0 <__isoc99_sscanf@plt>
  40b580:	ldr	d0, [sp, #96]
  40b584:	fmov	d1, x20
  40b588:	fcmp	d0, d1
  40b58c:	b.ls	40b798 <sqrt@plt+0xa008>  // b.plast
  40b590:	cmp	w0, #0x1
  40b594:	b.ne	40b798 <sqrt@plt+0xa008>  // b.any
  40b598:	mov	x8, #0x800000000000        	// #140737488355328
  40b59c:	movk	x8, #0x4056, lsl #48
  40b5a0:	fmov	d1, x8
  40b5a4:	fcmp	d0, d1
  40b5a8:	b.ge	40b798 <sqrt@plt+0xa008>  // b.tcont
  40b5ac:	str	d0, [x19, #48]
  40b5b0:	b	40b414 <sqrt@plt+0x9c84>
  40b5b4:	mov	x0, xzr
  40b5b8:	mov	x1, x21
  40b5bc:	bl	401560 <strtok@plt>
  40b5c0:	cbz	x0, 40b414 <sqrt@plt+0x9c84>
  40b5c4:	mov	x24, x0
  40b5c8:	b	40b5f0 <sqrt@plt+0x9e60>
  40b5cc:	mov	w8, #0x1                   	// #1
  40b5d0:	ldr	w9, [x19, #8]
  40b5d4:	mov	x0, xzr
  40b5d8:	mov	x1, x21
  40b5dc:	orr	w8, w9, w8
  40b5e0:	str	w8, [x19, #8]
  40b5e4:	bl	401560 <strtok@plt>
  40b5e8:	mov	x24, x0
  40b5ec:	cbz	x0, 40b414 <sqrt@plt+0x9c84>
  40b5f0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b5f4:	mov	x0, x24
  40b5f8:	add	x1, x1, #0x1c1
  40b5fc:	bl	401680 <strcmp@plt>
  40b600:	cbz	w0, 40b414 <sqrt@plt+0x9c84>
  40b604:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b608:	mov	x0, x24
  40b60c:	add	x1, x1, #0x80c
  40b610:	bl	401680 <strcmp@plt>
  40b614:	cbz	w0, 40b5cc <sqrt@plt+0x9e3c>
  40b618:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b61c:	mov	x0, x24
  40b620:	add	x1, x1, #0xb1c
  40b624:	bl	401680 <strcmp@plt>
  40b628:	cbz	w0, 40b670 <sqrt@plt+0x9ee0>
  40b62c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b630:	mov	x0, x24
  40b634:	add	x1, x1, #0xb20
  40b638:	bl	401680 <strcmp@plt>
  40b63c:	cbz	w0, 40b678 <sqrt@plt+0x9ee8>
  40b640:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b644:	mov	x0, x24
  40b648:	add	x1, x1, #0xb1b
  40b64c:	bl	401680 <strcmp@plt>
  40b650:	cbz	w0, 40b680 <sqrt@plt+0x9ef0>
  40b654:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b658:	mov	x0, x24
  40b65c:	add	x1, x1, #0xb1f
  40b660:	bl	401680 <strcmp@plt>
  40b664:	cbnz	w0, 40bd0c <sqrt@plt+0xa57c>
  40b668:	mov	w8, #0x10                  	// #16
  40b66c:	b	40b5d0 <sqrt@plt+0x9e40>
  40b670:	mov	w8, #0x2                   	// #2
  40b674:	b	40b5d0 <sqrt@plt+0x9e40>
  40b678:	mov	w8, #0x4                   	// #4
  40b67c:	b	40b5d0 <sqrt@plt+0x9e40>
  40b680:	mov	w8, #0x8                   	// #8
  40b684:	b	40b5d0 <sqrt@plt+0x9e40>
  40b688:	mov	x0, xzr
  40b68c:	mov	x1, x21
  40b690:	bl	401560 <strtok@plt>
  40b694:	cbz	x0, 40bdac <sqrt@plt+0xa61c>
  40b698:	mov	x24, x0
  40b69c:	bl	4014a0 <strlen@plt>
  40b6a0:	add	x0, x0, #0x1
  40b6a4:	bl	401440 <_Znam@plt>
  40b6a8:	mov	x1, x24
  40b6ac:	str	x0, [x19, #40]
  40b6b0:	bl	401550 <strcpy@plt>
  40b6b4:	b	40b414 <sqrt@plt+0x9c84>
  40b6b8:	mov	w8, #0x1                   	// #1
  40b6bc:	str	w8, [x19, #28]
  40b6c0:	b	40b414 <sqrt@plt+0x9c84>
  40b6c4:	mov	x28, xzr
  40b6c8:	ldr	x8, [x19]
  40b6cc:	ldur	x3, [x29, #-48]
  40b6d0:	ldur	w4, [x29, #-40]
  40b6d4:	ldr	x8, [x8, #16]
  40b6d8:	mov	x0, x19
  40b6dc:	mov	x1, x24
  40b6e0:	mov	x2, x28
  40b6e4:	blr	x8
  40b6e8:	mov	x28, x25
  40b6ec:	mov	x25, x23
  40b6f0:	mov	x23, x27
  40b6f4:	mov	x27, x20
  40b6f8:	mov	x20, #0x800000000000        	// #140737488355328
  40b6fc:	movk	x20, #0xc056, lsl #48
  40b700:	b	40b414 <sqrt@plt+0x9c84>
  40b704:	cbnz	x20, 40b728 <sqrt@plt+0x9f98>
  40b708:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b70c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40b710:	add	x1, x1, #0xed0
  40b714:	add	x0, x0, #0xa71
  40b718:	mov	x2, x1
  40b71c:	mov	x3, x1
  40b720:	b	40b75c <sqrt@plt+0x9fcc>
  40b724:	cbz	x20, 40b738 <sqrt@plt+0x9fa8>
  40b728:	mov	w19, wzr
  40b72c:	mov	w8, #0x1                   	// #1
  40b730:	str	w8, [x20]
  40b734:	b	40c0f8 <sqrt@plt+0xa968>
  40b738:	ldr	x1, [x19, #32]
  40b73c:	sub	x0, x29, #0x38
  40b740:	bl	409898 <sqrt@plt+0x8108>
  40b744:	adrp	x2, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b748:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40b74c:	add	x2, x2, #0xed0
  40b750:	add	x0, x0, #0xa96
  40b754:	sub	x1, x29, #0x38
  40b758:	mov	x3, x2
  40b75c:	bl	409ae8 <sqrt@plt+0x8358>
  40b760:	mov	w19, wzr
  40b764:	b	40c0f8 <sqrt@plt+0xa968>
  40b768:	ldur	w8, [x29, #-28]
  40b76c:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40b770:	ldur	x0, [x29, #-48]
  40b774:	ldur	w1, [x29, #-40]
  40b778:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b77c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40b780:	add	x3, x3, #0xed0
  40b784:	add	x2, x2, #0xac0
  40b788:	mov	x4, x3
  40b78c:	mov	x5, x3
  40b790:	bl	409b84 <sqrt@plt+0x83f4>
  40b794:	b	40c0d4 <sqrt@plt+0xa944>
  40b798:	sub	x0, x29, #0x60
  40b79c:	mov	x1, x24
  40b7a0:	bl	409898 <sqrt@plt+0x8108>
  40b7a4:	ldur	w8, [x29, #-28]
  40b7a8:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40b7ac:	ldur	x0, [x29, #-48]
  40b7b0:	ldur	w1, [x29, #-40]
  40b7b4:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b7b8:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40b7bc:	add	x4, x4, #0xed0
  40b7c0:	add	x2, x2, #0xaf0
  40b7c4:	sub	x3, x29, #0x60
  40b7c8:	mov	x5, x4
  40b7cc:	bl	409b84 <sqrt@plt+0x83f4>
  40b7d0:	b	40c0d4 <sqrt@plt+0xa944>
  40b7d4:	cbz	x24, 40bbfc <sqrt@plt+0xa46c>
  40b7d8:	sub	x8, x29, #0x60
  40b7dc:	add	x9, x8, #0xc
  40b7e0:	str	x9, [sp, #48]
  40b7e4:	add	x9, x8, #0x10
  40b7e8:	str	x9, [sp, #40]
  40b7ec:	add	x9, x8, #0x14
  40b7f0:	adrp	x23, 411000 <_ZdlPvm@@Base+0x18c4>
  40b7f4:	adrp	x22, 411000 <_ZdlPvm@@Base+0x18c4>
  40b7f8:	adrp	x25, 411000 <_ZdlPvm@@Base+0x18c4>
  40b7fc:	adrp	x26, 411000 <_ZdlPvm@@Base+0x18c4>
  40b800:	adrp	x27, 411000 <_ZdlPvm@@Base+0x18c4>
  40b804:	str	x9, [sp, #32]
  40b808:	add	x9, x8, #0x18
  40b80c:	mov	w21, wzr
  40b810:	add	x23, x23, #0xb74
  40b814:	add	x22, x22, #0xab0
  40b818:	add	x25, x25, #0xbe8
  40b81c:	add	x26, x26, #0xa32
  40b820:	add	x27, x27, #0xc12
  40b824:	str	x9, [sp, #24]
  40b828:	add	x9, x8, #0x1c
  40b82c:	add	x8, x8, #0x8
  40b830:	stur	wzr, [x29, #-32]
  40b834:	stp	x8, x9, [sp, #8]
  40b838:	mov	x0, x24
  40b83c:	mov	x1, x23
  40b840:	bl	401680 <strcmp@plt>
  40b844:	cbz	w0, 40baa8 <sqrt@plt+0xa318>
  40b848:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b84c:	mov	x0, x24
  40b850:	add	x1, x1, #0xb7e
  40b854:	bl	401680 <strcmp@plt>
  40b858:	cbnz	w0, 40befc <sqrt@plt+0xa76c>
  40b85c:	ldr	w8, [sp, #60]
  40b860:	cbnz	w8, 40bc1c <sqrt@plt+0xa48c>
  40b864:	mov	x20, xzr
  40b868:	b	40b878 <sqrt@plt+0xa0e8>
  40b86c:	ldr	x8, [x19, #64]
  40b870:	ldr	w9, [x8, x21, lsl #2]
  40b874:	str	w9, [x8, x24, lsl #2]
  40b878:	sub	x0, x29, #0x38
  40b87c:	bl	409ddc <sqrt@plt+0x864c>
  40b880:	cbz	w0, 40bbc0 <sqrt@plt+0xa430>
  40b884:	ldur	x0, [x29, #-24]
  40b888:	mov	x1, x22
  40b88c:	bl	401560 <strtok@plt>
  40b890:	cbz	x0, 40b878 <sqrt@plt+0xa0e8>
  40b894:	mov	x24, x0
  40b898:	mov	x0, xzr
  40b89c:	mov	x1, x22
  40b8a0:	bl	401560 <strtok@plt>
  40b8a4:	cbz	x0, 40bbc4 <sqrt@plt+0xa434>
  40b8a8:	ldrb	w8, [x0]
  40b8ac:	cmp	w8, #0x22
  40b8b0:	b.ne	40b914 <sqrt@plt+0xa184>  // b.any
  40b8b4:	cbz	x20, 40be20 <sqrt@plt+0xa690>
  40b8b8:	mov	x0, x24
  40b8bc:	mov	x1, x25
  40b8c0:	bl	401680 <strcmp@plt>
  40b8c4:	cbz	w0, 40be50 <sqrt@plt+0xa6c0>
  40b8c8:	mov	x0, x24
  40b8cc:	bl	40f2ec <sqrt@plt+0xdb5c>
  40b8d0:	ldrsw	x24, [x0]
  40b8d4:	ldrsw	x21, [x20]
  40b8d8:	orr	w8, w21, w24
  40b8dc:	tbnz	w8, #31, 40b8ec <sqrt@plt+0xa15c>
  40b8e0:	ldr	w8, [x19, #72]
  40b8e4:	cmp	w21, w8
  40b8e8:	b.lt	40b8fc <sqrt@plt+0xa16c>  // b.tstop
  40b8ec:	mov	w0, #0x2a5                 	// #677
  40b8f0:	mov	x1, x26
  40b8f4:	bl	4085a8 <sqrt@plt+0x6e18>
  40b8f8:	ldr	w8, [x19, #72]
  40b8fc:	cmp	w24, w8
  40b900:	b.lt	40b86c <sqrt@plt+0xa0dc>  // b.tstop
  40b904:	mov	x0, x19
  40b908:	mov	w1, w24
  40b90c:	bl	40ae00 <sqrt@plt+0x9670>
  40b910:	b	40b86c <sqrt@plt+0xa0dc>
  40b914:	ldp	x4, x3, [sp, #40]
  40b918:	ldp	x2, x7, [sp, #8]
  40b91c:	ldp	x5, x6, [sp, #24]
  40b920:	mov	x1, x27
  40b924:	stp	xzr, xzr, [x3]
  40b928:	str	wzr, [x3, #16]
  40b92c:	bl	4015f0 <__isoc99_sscanf@plt>
  40b930:	cmp	w0, #0x0
  40b934:	b.le	40bf68 <sqrt@plt+0xa7d8>
  40b938:	mov	x0, xzr
  40b93c:	mov	x1, x22
  40b940:	bl	401560 <strtok@plt>
  40b944:	cbz	x0, 40bfa4 <sqrt@plt+0xa814>
  40b948:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b94c:	add	x2, sp, #0x5c
  40b950:	add	x1, x1, #0xc21
  40b954:	bl	4015f0 <__isoc99_sscanf@plt>
  40b958:	cmp	w0, #0x1
  40b95c:	b.ne	40bfe0 <sqrt@plt+0xa850>  // b.any
  40b960:	ldr	w1, [sp, #92]
  40b964:	cmp	w1, #0x100
  40b968:	b.cs	40c01c <sqrt@plt+0xa88c>  // b.hs, b.nlast
  40b96c:	sturb	w1, [x29, #-96]
  40b970:	mov	x0, xzr
  40b974:	mov	x1, x22
  40b978:	bl	401560 <strtok@plt>
  40b97c:	cbz	x0, 40c054 <sqrt@plt+0xa8c4>
  40b980:	add	x1, sp, #0x50
  40b984:	mov	w2, wzr
  40b988:	mov	x20, x0
  40b98c:	bl	401500 <strtol@plt>
  40b990:	stur	w0, [x29, #-92]
  40b994:	cbnz	w0, 40b9a4 <sqrt@plt+0xa214>
  40b998:	ldr	x8, [sp, #80]
  40b99c:	cmp	x8, x20
  40b9a0:	b.eq	40c090 <sqrt@plt+0xa900>  // b.none
  40b9a4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b9a8:	ldr	w8, [x8, #3880]
  40b9ac:	cbz	w8, 40b9c8 <sqrt@plt+0xa238>
  40b9b0:	bl	401660 <wcwidth@plt>
  40b9b4:	cmp	w0, #0x2
  40b9b8:	b.lt	40b9c8 <sqrt@plt+0xa238>  // b.tstop
  40b9bc:	ldur	w8, [x29, #-88]
  40b9c0:	mul	w8, w8, w0
  40b9c4:	stur	w8, [x29, #-88]
  40b9c8:	mov	x0, xzr
  40b9cc:	mov	x1, x22
  40b9d0:	bl	401560 <strtok@plt>
  40b9d4:	cbz	x0, 40ba0c <sqrt@plt+0xa27c>
  40b9d8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40b9dc:	add	x1, x1, #0xbe9
  40b9e0:	mov	x20, x0
  40b9e4:	bl	401680 <strcmp@plt>
  40b9e8:	cbz	w0, 40ba08 <sqrt@plt+0xa278>
  40b9ec:	mov	x0, x20
  40b9f0:	bl	4014a0 <strlen@plt>
  40b9f4:	add	x0, x0, #0x1
  40b9f8:	bl	401440 <_Znam@plt>
  40b9fc:	mov	x1, x20
  40ba00:	bl	401550 <strcpy@plt>
  40ba04:	b	40ba0c <sqrt@plt+0xa27c>
  40ba08:	mov	x0, xzr
  40ba0c:	stur	x0, [x29, #-64]
  40ba10:	mov	x0, x24
  40ba14:	mov	x1, x25
  40ba18:	bl	401680 <strcmp@plt>
  40ba1c:	cbz	w0, 40ba88 <sqrt@plt+0xa2f8>
  40ba20:	mov	x0, x24
  40ba24:	bl	40f2ec <sqrt@plt+0xdb5c>
  40ba28:	mov	x20, x0
  40ba2c:	sub	x2, x29, #0x60
  40ba30:	mov	x0, x19
  40ba34:	mov	x1, x20
  40ba38:	bl	40b0e0 <sqrt@plt+0x9950>
  40ba3c:	ldur	w0, [x29, #-92]
  40ba40:	bl	40f2d8 <sqrt@plt+0xdb48>
  40ba44:	ldrsw	x24, [x0]
  40ba48:	ldrsw	x21, [x20]
  40ba4c:	orr	w8, w21, w24
  40ba50:	tbnz	w8, #31, 40ba60 <sqrt@plt+0xa2d0>
  40ba54:	ldr	w8, [x19, #72]
  40ba58:	cmp	w21, w8
  40ba5c:	b.lt	40ba70 <sqrt@plt+0xa2e0>  // b.tstop
  40ba60:	mov	w0, #0x2a5                 	// #677
  40ba64:	mov	x1, x26
  40ba68:	bl	4085a8 <sqrt@plt+0x6e18>
  40ba6c:	ldr	w8, [x19, #72]
  40ba70:	cmp	w24, w8
  40ba74:	b.lt	40b86c <sqrt@plt+0xa0dc>  // b.tstop
  40ba78:	mov	x0, x19
  40ba7c:	mov	w1, w24
  40ba80:	bl	40ae00 <sqrt@plt+0x9670>
  40ba84:	b	40b86c <sqrt@plt+0xa0dc>
  40ba88:	ldur	w0, [x29, #-92]
  40ba8c:	bl	40f2d8 <sqrt@plt+0xdb48>
  40ba90:	mov	x20, x0
  40ba94:	sub	x2, x29, #0x60
  40ba98:	mov	x0, x19
  40ba9c:	mov	x1, x20
  40baa0:	bl	40b0e0 <sqrt@plt+0x9950>
  40baa4:	b	40b878 <sqrt@plt+0xa0e8>
  40baa8:	ldr	w8, [sp, #60]
  40baac:	cbnz	w8, 40bc1c <sqrt@plt+0xa48c>
  40bab0:	sub	x0, x29, #0x38
  40bab4:	bl	409ddc <sqrt@plt+0x864c>
  40bab8:	cbz	w0, 40bbe8 <sqrt@plt+0xa458>
  40babc:	ldur	x0, [x29, #-24]
  40bac0:	mov	x1, x22
  40bac4:	bl	401560 <strtok@plt>
  40bac8:	cbz	x0, 40bab0 <sqrt@plt+0xa320>
  40bacc:	mov	x24, x0
  40bad0:	mov	x0, xzr
  40bad4:	mov	x1, x22
  40bad8:	bl	401560 <strtok@plt>
  40badc:	cbz	x0, 40bbd4 <sqrt@plt+0xa444>
  40bae0:	mov	x27, x0
  40bae4:	mov	x0, xzr
  40bae8:	mov	x1, x22
  40baec:	bl	401560 <strtok@plt>
  40baf0:	cbz	x0, 40be90 <sqrt@plt+0xa700>
  40baf4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40baf8:	add	x2, sp, #0x60
  40bafc:	add	x1, x1, #0xc21
  40bb00:	mov	x20, x0
  40bb04:	bl	4015f0 <__isoc99_sscanf@plt>
  40bb08:	cmp	w0, #0x1
  40bb0c:	b.ne	40bec0 <sqrt@plt+0xa730>  // b.any
  40bb10:	mov	x0, x24
  40bb14:	mov	x26, x23
  40bb18:	bl	40f2ec <sqrt@plt+0xdb5c>
  40bb1c:	mov	x20, x0
  40bb20:	mov	x0, x27
  40bb24:	bl	40f2ec <sqrt@plt+0xdb5c>
  40bb28:	ldr	x27, [x19, #16]
  40bb2c:	ldr	w28, [sp, #96]
  40bb30:	mov	x24, x0
  40bb34:	cbnz	x27, 40bb60 <sqrt@plt+0xa3d0>
  40bb38:	mov	w0, #0xfb8                 	// #4024
  40bb3c:	bl	401440 <_Znam@plt>
  40bb40:	mov	x27, x0
  40bb44:	mov	x8, xzr
  40bb48:	str	x0, [x19, #16]
  40bb4c:	str	xzr, [x27, x8]
  40bb50:	ldr	x27, [x19, #16]
  40bb54:	add	x8, x8, #0x8
  40bb58:	cmp	x8, #0xfb8
  40bb5c:	b.ne	40bb4c <sqrt@plt+0xa3bc>  // b.any
  40bb60:	ldr	w8, [x20]
  40bb64:	ldr	w9, [x24]
  40bb68:	add	w8, w9, w8, lsl #10
  40bb6c:	mov	w9, #0x4e61                	// #20065
  40bb70:	movk	w9, #0x824a, lsl #16
  40bb74:	smull	x9, w8, w9
  40bb78:	lsr	x9, x9, #32
  40bb7c:	add	w9, w9, w8
  40bb80:	asr	w10, w9, #8
  40bb84:	add	w9, w10, w9, lsr #31
  40bb88:	mov	w10, #0x1f7                 	// #503
  40bb8c:	msub	w8, w9, w10, w8
  40bb90:	cmp	w8, #0x0
  40bb94:	cneg	w23, w8, mi  // mi = first
  40bb98:	mov	w0, #0x20                  	// #32
  40bb9c:	bl	40f68c <_Znwm@@Base>
  40bba0:	lsl	x8, x23, #3
  40bba4:	ldr	x9, [x27, x8]
  40bba8:	stp	x20, x24, [x0]
  40bbac:	str	w28, [x0, #16]
  40bbb0:	mov	x23, x26
  40bbb4:	str	x9, [x0, #24]
  40bbb8:	str	x0, [x27, x8]
  40bbbc:	b	40bab0 <sqrt@plt+0xa320>
  40bbc0:	mov	x24, xzr
  40bbc4:	cbz	x20, 40bf38 <sqrt@plt+0xa7a8>
  40bbc8:	mov	w21, #0x1                   	// #1
  40bbcc:	cbnz	x24, 40b838 <sqrt@plt+0xa0a8>
  40bbd0:	b	40bbe8 <sqrt@plt+0xa458>
  40bbd4:	adrp	x26, 411000 <_ZdlPvm@@Base+0x18c4>
  40bbd8:	adrp	x27, 411000 <_ZdlPvm@@Base+0x18c4>
  40bbdc:	add	x26, x26, #0xa32
  40bbe0:	add	x27, x27, #0xc12
  40bbe4:	cbnz	x24, 40b838 <sqrt@plt+0xa0a8>
  40bbe8:	mov	x0, x19
  40bbec:	bl	40aff4 <sqrt@plt+0x9864>
  40bbf0:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bbf4:	ldr	w8, [x8, #3880]
  40bbf8:	b	40bc0c <sqrt@plt+0xa47c>
  40bbfc:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc00:	ldr	w8, [x8, #3880]
  40bc04:	cbz	w8, 40bc24 <sqrt@plt+0xa494>
  40bc08:	mov	w21, wzr
  40bc0c:	orr	w8, w8, w21
  40bc10:	cbz	w8, 40bc54 <sqrt@plt+0xa4c4>
  40bc14:	ldr	w8, [x19, #24]
  40bc18:	cbz	w8, 40bc84 <sqrt@plt+0xa4f4>
  40bc1c:	mov	w19, #0x1                   	// #1
  40bc20:	b	40c0d8 <sqrt@plt+0xa948>
  40bc24:	ldur	w8, [x29, #-28]
  40bc28:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bc2c:	ldur	x0, [x29, #-48]
  40bc30:	ldur	w1, [x29, #-40]
  40bc34:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc38:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bc3c:	add	x3, x3, #0xed0
  40bc40:	add	x2, x2, #0xb86
  40bc44:	mov	x4, x3
  40bc48:	mov	x5, x3
  40bc4c:	bl	409b84 <sqrt@plt+0x83f4>
  40bc50:	b	40c0d4 <sqrt@plt+0xa944>
  40bc54:	ldur	w8, [x29, #-28]
  40bc58:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bc5c:	ldur	x0, [x29, #-48]
  40bc60:	ldur	w1, [x29, #-40]
  40bc64:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc68:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bc6c:	add	x3, x3, #0xed0
  40bc70:	add	x2, x2, #0xd31
  40bc74:	mov	x4, x3
  40bc78:	mov	x5, x3
  40bc7c:	bl	409b84 <sqrt@plt+0x83f4>
  40bc80:	b	40c0d4 <sqrt@plt+0xa944>
  40bc84:	adrp	x10, 425000 <_Znam@GLIBCXX_3.4>
  40bc88:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc8c:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc90:	ldr	w24, [x10, #1476]
  40bc94:	ldr	w23, [x19, #56]
  40bc98:	ldr	w20, [x8, #3836]
  40bc9c:	ldr	w22, [x9, #3832]
  40bca0:	mov	w8, #0xd8                  	// #216
  40bca4:	mul	w21, w24, w8
  40bca8:	cbz	w23, 40bd48 <sqrt@plt+0xa5b8>
  40bcac:	cmp	w23, #0x1
  40bcb0:	b.lt	40bcc0 <sqrt@plt+0xa530>  // b.tstop
  40bcb4:	tbnz	w22, #31, 40bcc0 <sqrt@plt+0xa530>
  40bcb8:	cmp	w24, #0x0
  40bcbc:	b.gt	40bcd0 <sqrt@plt+0xa540>
  40bcc0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40bcc4:	add	x1, x1, #0xa32
  40bcc8:	mov	w0, #0xfc                  	// #252
  40bccc:	bl	4085a8 <sqrt@plt+0x6e18>
  40bcd0:	cbz	w22, 40bda4 <sqrt@plt+0xa614>
  40bcd4:	mov	x8, #0x400000000000        	// #70368744177664
  40bcd8:	scvtf	d0, w20
  40bcdc:	scvtf	d1, w22
  40bce0:	movk	x8, #0x408f, lsl #48
  40bce4:	scvtf	d2, w21
  40bce8:	scvtf	d3, w23
  40bcec:	fmul	d0, d0, d1
  40bcf0:	fmov	d1, x8
  40bcf4:	fdiv	d0, d0, d2
  40bcf8:	fdiv	d1, d3, d1
  40bcfc:	fmul	d0, d1, d0
  40bd00:	tbnz	w20, #31, 40be08 <sqrt@plt+0xa678>
  40bd04:	fmov	d1, #5.000000000000000000e-01
  40bd08:	b	40be0c <sqrt@plt+0xa67c>
  40bd0c:	sub	x0, x29, #0x60
  40bd10:	mov	x1, x24
  40bd14:	bl	409898 <sqrt@plt+0x8108>
  40bd18:	ldur	w8, [x29, #-28]
  40bd1c:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bd20:	ldur	x0, [x29, #-48]
  40bd24:	ldur	w1, [x29, #-40]
  40bd28:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd2c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bd30:	add	x4, x4, #0xed0
  40bd34:	add	x2, x2, #0xb23
  40bd38:	sub	x3, x29, #0x60
  40bd3c:	mov	x5, x4
  40bd40:	bl	409b84 <sqrt@plt+0x83f4>
  40bd44:	b	40c0d4 <sqrt@plt+0xa944>
  40bd48:	tbnz	w22, #31, 40bd54 <sqrt@plt+0xa5c4>
  40bd4c:	cmp	w24, #0x0
  40bd50:	b.gt	40bd64 <sqrt@plt+0xa5d4>
  40bd54:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40bd58:	add	x1, x1, #0xa32
  40bd5c:	mov	w0, #0xea                  	// #234
  40bd60:	bl	4085a8 <sqrt@plt+0x6e18>
  40bd64:	cbz	w22, 40bda4 <sqrt@plt+0xa614>
  40bd68:	mov	w8, #0x6c                  	// #108
  40bd6c:	mul	w8, w24, w8
  40bd70:	tbnz	w20, #31, 40bddc <sqrt@plt+0xa64c>
  40bd74:	mov	w9, #0x7fffffff            	// #2147483647
  40bd78:	sub	w9, w9, w8
  40bd7c:	sdiv	w9, w9, w22
  40bd80:	cmp	w9, w20
  40bd84:	b.ge	40be84 <sqrt@plt+0xa6f4>  // b.tcont
  40bd88:	scvtf	d0, w20
  40bd8c:	scvtf	d1, w22
  40bd90:	scvtf	d2, w21
  40bd94:	fmul	d0, d0, d1
  40bd98:	fdiv	d0, d0, d2
  40bd9c:	fmov	d1, #5.000000000000000000e-01
  40bda0:	b	40be0c <sqrt@plt+0xa67c>
  40bda4:	mov	w8, wzr
  40bda8:	b	40be14 <sqrt@plt+0xa684>
  40bdac:	ldur	w8, [x29, #-28]
  40bdb0:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bdb4:	ldur	x0, [x29, #-48]
  40bdb8:	ldur	w1, [x29, #-40]
  40bdbc:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bdc0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bdc4:	add	x3, x3, #0xed0
  40bdc8:	add	x2, x2, #0xb4b
  40bdcc:	mov	x4, x3
  40bdd0:	mov	x5, x3
  40bdd4:	bl	409b84 <sqrt@plt+0x83f4>
  40bdd8:	b	40c0d4 <sqrt@plt+0xa944>
  40bddc:	mov	w10, #0x80000000            	// #-2147483648
  40bde0:	sub	w10, w10, w8
  40bde4:	neg	w9, w20
  40bde8:	udiv	w10, w10, w22
  40bdec:	cmp	w10, w9
  40bdf0:	b.cs	40be80 <sqrt@plt+0xa6f0>  // b.hs, b.nlast
  40bdf4:	scvtf	d0, w20
  40bdf8:	scvtf	d1, w22
  40bdfc:	scvtf	d2, w21
  40be00:	fmul	d0, d0, d1
  40be04:	fdiv	d0, d0, d2
  40be08:	fmov	d1, #-5.000000000000000000e-01
  40be0c:	fadd	d0, d0, d1
  40be10:	fcvtzs	w8, d0
  40be14:	str	w8, [x19, #24]
  40be18:	mov	w19, #0x1                   	// #1
  40be1c:	b	40c0d8 <sqrt@plt+0xa948>
  40be20:	ldur	w8, [x29, #-28]
  40be24:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40be28:	ldur	x0, [x29, #-48]
  40be2c:	ldur	w1, [x29, #-40]
  40be30:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be34:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40be38:	add	x3, x3, #0xed0
  40be3c:	add	x2, x2, #0xbc7
  40be40:	mov	x4, x3
  40be44:	mov	x5, x3
  40be48:	bl	409b84 <sqrt@plt+0x83f4>
  40be4c:	b	40c0d4 <sqrt@plt+0xa944>
  40be50:	ldur	w8, [x29, #-28]
  40be54:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40be58:	ldur	x0, [x29, #-48]
  40be5c:	ldur	w1, [x29, #-40]
  40be60:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be64:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40be68:	add	x3, x3, #0xed0
  40be6c:	add	x2, x2, #0xbec
  40be70:	mov	x4, x3
  40be74:	mov	x5, x3
  40be78:	bl	409b84 <sqrt@plt+0x83f4>
  40be7c:	b	40c0d4 <sqrt@plt+0xa944>
  40be80:	neg	w8, w8
  40be84:	madd	w8, w22, w20, w8
  40be88:	sdiv	w8, w8, w21
  40be8c:	b	40be14 <sqrt@plt+0xa684>
  40be90:	ldur	w8, [x29, #-28]
  40be94:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40be98:	ldur	x0, [x29, #-48]
  40be9c:	ldur	w1, [x29, #-40]
  40bea0:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bea4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bea8:	add	x3, x3, #0xed0
  40beac:	add	x2, x2, #0xb9e
  40beb0:	mov	x4, x3
  40beb4:	mov	x5, x3
  40beb8:	bl	409b84 <sqrt@plt+0x83f4>
  40bebc:	b	40c0d4 <sqrt@plt+0xa944>
  40bec0:	sub	x0, x29, #0x60
  40bec4:	mov	x1, x20
  40bec8:	bl	409898 <sqrt@plt+0x8108>
  40becc:	ldur	w8, [x29, #-28]
  40bed0:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bed4:	ldur	x0, [x29, #-48]
  40bed8:	ldur	w1, [x29, #-40]
  40bedc:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bee0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bee4:	add	x4, x4, #0xed0
  40bee8:	add	x2, x2, #0xbb2
  40beec:	sub	x3, x29, #0x60
  40bef0:	mov	x5, x4
  40bef4:	bl	409b84 <sqrt@plt+0x83f4>
  40bef8:	b	40c0d4 <sqrt@plt+0xa944>
  40befc:	sub	x0, x29, #0x60
  40bf00:	mov	x1, x24
  40bf04:	bl	409898 <sqrt@plt+0x8108>
  40bf08:	ldur	w8, [x29, #-28]
  40bf0c:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bf10:	ldur	x0, [x29, #-48]
  40bf14:	ldur	w1, [x29, #-40]
  40bf18:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf1c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bf20:	add	x4, x4, #0xed0
  40bf24:	add	x2, x2, #0xcf0
  40bf28:	sub	x3, x29, #0x60
  40bf2c:	mov	x5, x4
  40bf30:	bl	409b84 <sqrt@plt+0x83f4>
  40bf34:	b	40c0d4 <sqrt@plt+0xa944>
  40bf38:	ldur	w8, [x29, #-28]
  40bf3c:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bf40:	ldur	x0, [x29, #-48]
  40bf44:	ldur	w1, [x29, #-40]
  40bf48:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf4c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bf50:	add	x3, x3, #0xed0
  40bf54:	add	x2, x2, #0xccb
  40bf58:	mov	x4, x3
  40bf5c:	mov	x5, x3
  40bf60:	bl	409b84 <sqrt@plt+0x83f4>
  40bf64:	b	40c0d4 <sqrt@plt+0xa944>
  40bf68:	add	x0, sp, #0x60
  40bf6c:	mov	x1, x24
  40bf70:	bl	409898 <sqrt@plt+0x8108>
  40bf74:	ldur	w8, [x29, #-28]
  40bf78:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bf7c:	ldur	x0, [x29, #-48]
  40bf80:	ldur	w1, [x29, #-40]
  40bf84:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf88:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bf8c:	add	x4, x4, #0xed0
  40bf90:	add	x2, x2, #0xc24
  40bf94:	add	x3, sp, #0x60
  40bf98:	mov	x5, x4
  40bf9c:	bl	409b84 <sqrt@plt+0x83f4>
  40bfa0:	b	40c0d4 <sqrt@plt+0xa944>
  40bfa4:	add	x0, sp, #0x60
  40bfa8:	mov	x1, x24
  40bfac:	bl	409898 <sqrt@plt+0x8108>
  40bfb0:	ldur	w8, [x29, #-28]
  40bfb4:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bfb8:	ldur	x0, [x29, #-48]
  40bfbc:	ldur	w1, [x29, #-40]
  40bfc0:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bfc4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40bfc8:	add	x4, x4, #0xed0
  40bfcc:	add	x2, x2, #0xc37
  40bfd0:	add	x3, sp, #0x60
  40bfd4:	mov	x5, x4
  40bfd8:	bl	409b84 <sqrt@plt+0x83f4>
  40bfdc:	b	40c0d4 <sqrt@plt+0xa944>
  40bfe0:	add	x0, sp, #0x60
  40bfe4:	mov	x1, x24
  40bfe8:	bl	409898 <sqrt@plt+0x8108>
  40bfec:	ldur	w8, [x29, #-28]
  40bff0:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40bff4:	ldur	x0, [x29, #-48]
  40bff8:	ldur	w1, [x29, #-40]
  40bffc:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c000:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40c004:	add	x4, x4, #0xed0
  40c008:	add	x2, x2, #0xc57
  40c00c:	add	x3, sp, #0x60
  40c010:	mov	x5, x4
  40c014:	bl	409b84 <sqrt@plt+0x83f4>
  40c018:	b	40c0d4 <sqrt@plt+0xa944>
  40c01c:	add	x0, sp, #0x60
  40c020:	bl	4098c0 <sqrt@plt+0x8130>
  40c024:	ldur	w8, [x29, #-28]
  40c028:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40c02c:	ldur	x0, [x29, #-48]
  40c030:	ldur	w1, [x29, #-40]
  40c034:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c038:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40c03c:	add	x4, x4, #0xed0
  40c040:	add	x2, x2, #0xc73
  40c044:	add	x3, sp, #0x60
  40c048:	mov	x5, x4
  40c04c:	bl	409b84 <sqrt@plt+0x83f4>
  40c050:	b	40c0d4 <sqrt@plt+0xa944>
  40c054:	add	x0, sp, #0x60
  40c058:	mov	x1, x24
  40c05c:	bl	409898 <sqrt@plt+0x8108>
  40c060:	ldur	w8, [x29, #-28]
  40c064:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40c068:	ldur	x0, [x29, #-48]
  40c06c:	ldur	w1, [x29, #-40]
  40c070:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c074:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40c078:	add	x4, x4, #0xed0
  40c07c:	add	x2, x2, #0xc94
  40c080:	add	x3, sp, #0x60
  40c084:	mov	x5, x4
  40c088:	bl	409b84 <sqrt@plt+0x83f4>
  40c08c:	b	40c0d4 <sqrt@plt+0xa944>
  40c090:	add	x0, sp, #0x60
  40c094:	mov	x1, x20
  40c098:	bl	409898 <sqrt@plt+0x8108>
  40c09c:	add	x0, sp, #0x40
  40c0a0:	mov	x1, x24
  40c0a4:	bl	409898 <sqrt@plt+0x8108>
  40c0a8:	ldur	w8, [x29, #-28]
  40c0ac:	cbnz	w8, 40c0d4 <sqrt@plt+0xa944>
  40c0b0:	ldur	x0, [x29, #-48]
  40c0b4:	ldur	w1, [x29, #-40]
  40c0b8:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40c0bc:	adrp	x5, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c0c0:	add	x2, x2, #0xcaa
  40c0c4:	add	x5, x5, #0xed0
  40c0c8:	add	x3, sp, #0x60
  40c0cc:	add	x4, sp, #0x40
  40c0d0:	bl	409b84 <sqrt@plt+0x83f4>
  40c0d4:	mov	w19, wzr
  40c0d8:	ldur	x0, [x29, #-24]
  40c0dc:	cbz	x0, 40c0e4 <sqrt@plt+0xa954>
  40c0e0:	bl	401640 <_ZdaPv@plt>
  40c0e4:	ldur	x0, [x29, #-48]
  40c0e8:	bl	401510 <free@plt>
  40c0ec:	ldur	x0, [x29, #-56]
  40c0f0:	cbz	x0, 40c0f8 <sqrt@plt+0xa968>
  40c0f4:	bl	4014f0 <fclose@plt>
  40c0f8:	mov	w0, w19
  40c0fc:	ldp	x20, x19, [sp, #288]
  40c100:	ldp	x22, x21, [sp, #272]
  40c104:	ldp	x24, x23, [sp, #256]
  40c108:	ldp	x26, x25, [sp, #240]
  40c10c:	ldp	x28, x27, [sp, #224]
  40c110:	ldp	x29, x30, [sp, #208]
  40c114:	add	sp, sp, #0x130
  40c118:	ret
  40c11c:	b	40c184 <sqrt@plt+0xa9f4>
  40c120:	b	40c184 <sqrt@plt+0xa9f4>
  40c124:	b	40c184 <sqrt@plt+0xa9f4>
  40c128:	b	40c184 <sqrt@plt+0xa9f4>
  40c12c:	b	40c184 <sqrt@plt+0xa9f4>
  40c130:	b	40c184 <sqrt@plt+0xa9f4>
  40c134:	b	40c184 <sqrt@plt+0xa9f4>
  40c138:	b	40c184 <sqrt@plt+0xa9f4>
  40c13c:	b	40c184 <sqrt@plt+0xa9f4>
  40c140:	b	40c184 <sqrt@plt+0xa9f4>
  40c144:	b	40c184 <sqrt@plt+0xa9f4>
  40c148:	b	40c184 <sqrt@plt+0xa9f4>
  40c14c:	b	40c184 <sqrt@plt+0xa9f4>
  40c150:	b	40c184 <sqrt@plt+0xa9f4>
  40c154:	b	40c184 <sqrt@plt+0xa9f4>
  40c158:	b	40c184 <sqrt@plt+0xa9f4>
  40c15c:	b	40c184 <sqrt@plt+0xa9f4>
  40c160:	b	40c184 <sqrt@plt+0xa9f4>
  40c164:	b	40c184 <sqrt@plt+0xa9f4>
  40c168:	b	40c184 <sqrt@plt+0xa9f4>
  40c16c:	b	40c184 <sqrt@plt+0xa9f4>
  40c170:	b	40c184 <sqrt@plt+0xa9f4>
  40c174:	b	40c184 <sqrt@plt+0xa9f4>
  40c178:	b	40c184 <sqrt@plt+0xa9f4>
  40c17c:	b	40c184 <sqrt@plt+0xa9f4>
  40c180:	b	40c184 <sqrt@plt+0xa9f4>
  40c184:	mov	x19, x0
  40c188:	ldur	x0, [x29, #-24]
  40c18c:	cbz	x0, 40c194 <sqrt@plt+0xaa04>
  40c190:	bl	401640 <_ZdaPv@plt>
  40c194:	ldur	x0, [x29, #-48]
  40c198:	bl	401510 <free@plt>
  40c19c:	ldur	x0, [x29, #-56]
  40c1a0:	cbz	x0, 40c1a8 <sqrt@plt+0xaa18>
  40c1a4:	bl	4014f0 <fclose@plt>
  40c1a8:	mov	x0, x19
  40c1ac:	bl	401720 <_Unwind_Resume@plt>
  40c1b0:	sub	sp, sp, #0x190
  40c1b4:	stp	x29, x30, [sp, #304]
  40c1b8:	stp	x28, x27, [sp, #320]
  40c1bc:	stp	x26, x25, [sp, #336]
  40c1c0:	stp	x24, x23, [sp, #352]
  40c1c4:	stp	x22, x21, [sp, #368]
  40c1c8:	stp	x20, x19, [sp, #384]
  40c1cc:	add	x29, sp, #0x130
  40c1d0:	ldrb	w8, [x0]
  40c1d4:	adrp	x27, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c1d8:	add	x27, x27, #0x6c8
  40c1dc:	mov	x21, x2
  40c1e0:	ldrb	w8, [x27, x8]
  40c1e4:	mov	x22, x0
  40c1e8:	mov	x20, x1
  40c1ec:	str	x3, [sp, #8]
  40c1f0:	cbz	w8, 40c274 <sqrt@plt+0xaae4>
  40c1f4:	mov	x24, x22
  40c1f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40c1fc:	add	x1, x1, #0xa4d
  40c200:	sub	x2, x29, #0x10
  40c204:	sub	x3, x29, #0x1c
  40c208:	sub	x4, x29, #0x18
  40c20c:	sub	x5, x29, #0x20
  40c210:	mov	x0, x24
  40c214:	bl	4015f0 <__isoc99_sscanf@plt>
  40c218:	cmp	w0, #0x4
  40c21c:	mov	w0, wzr
  40c220:	b.ne	40c3ec <sqrt@plt+0xac5c>  // b.any
  40c224:	ldur	d2, [x29, #-16]
  40c228:	fcmp	d2, #0.0
  40c22c:	b.le	40c3ec <sqrt@plt+0xac5c>
  40c230:	ldur	d0, [x29, #-24]
  40c234:	fcmp	d0, #0.0
  40c238:	b.le	40c3ec <sqrt@plt+0xac5c>
  40c23c:	ldurb	w8, [x29, #-28]
  40c240:	sub	w8, w8, #0x50
  40c244:	cmp	w8, #0x20
  40c248:	b.hi	40c390 <sqrt@plt+0xac00>  // b.pmore
  40c24c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  40c250:	add	x9, x9, #0x8e9
  40c254:	fmov	d1, #1.000000000000000000e+00
  40c258:	adr	x10, 40c26c <sqrt@plt+0xaadc>
  40c25c:	ldrb	w11, [x9, x8]
  40c260:	add	x10, x10, x11, lsl #2
  40c264:	mov	v3.16b, v1.16b
  40c268:	br	x10
  40c26c:	fmov	d3, #6.000000000000000000e+00
  40c270:	b	40c358 <sqrt@plt+0xabc8>
  40c274:	add	x8, sp, #0x10
  40c278:	adrp	x26, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40c27c:	mov	w23, #0x1                   	// #1
  40c280:	add	x26, x26, #0x0
  40c284:	sub	x28, x8, #0x1
  40c288:	mov	x24, x22
  40c28c:	mov	x19, xzr
  40c290:	ldr	x25, [x26, x19]
  40c294:	mov	x1, x24
  40c298:	mov	x0, x25
  40c29c:	bl	4016d0 <strcasecmp@plt>
  40c2a0:	cbz	w0, 40c314 <sqrt@plt+0xab84>
  40c2a4:	add	x19, x19, #0x18
  40c2a8:	cmp	x19, #0x3d8
  40c2ac:	b.ne	40c290 <sqrt@plt+0xab00>  // b.any
  40c2b0:	cbz	w23, 40c3a0 <sqrt@plt+0xac10>
  40c2b4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40c2b8:	mov	x0, x22
  40c2bc:	add	x1, x1, #0x954
  40c2c0:	bl	401670 <fopen@plt>
  40c2c4:	cbz	x0, 40c3ec <sqrt@plt+0xac5c>
  40c2c8:	mov	x24, x0
  40c2cc:	add	x0, sp, #0x10
  40c2d0:	mov	w1, #0xfe                  	// #254
  40c2d4:	mov	x2, x24
  40c2d8:	bl	4015d0 <fgets_unlocked@plt>
  40c2dc:	mov	x0, x24
  40c2e0:	bl	4014f0 <fclose@plt>
  40c2e4:	add	x0, sp, #0x10
  40c2e8:	bl	4014a0 <strlen@plt>
  40c2ec:	ldrb	w8, [x28, x0]
  40c2f0:	cmp	w8, #0xa
  40c2f4:	b.ne	40c2fc <sqrt@plt+0xab6c>  // b.any
  40c2f8:	strb	wzr, [x28, x0]
  40c2fc:	ldrb	w8, [sp, #16]
  40c300:	mov	w23, wzr
  40c304:	add	x24, sp, #0x10
  40c308:	ldrb	w8, [x27, x8]
  40c30c:	cbz	w8, 40c28c <sqrt@plt+0xaafc>
  40c310:	b	40c1f8 <sqrt@plt+0xaa68>
  40c314:	cbz	x21, 40c324 <sqrt@plt+0xab94>
  40c318:	add	x8, x26, x19
  40c31c:	ldr	x8, [x8, #8]
  40c320:	str	x8, [x21]
  40c324:	ldr	x9, [sp, #8]
  40c328:	cbz	x9, 40c338 <sqrt@plt+0xaba8>
  40c32c:	add	x8, x26, x19
  40c330:	ldr	x8, [x8, #16]
  40c334:	str	x8, [x9]
  40c338:	cbz	x20, 40c3e8 <sqrt@plt+0xac58>
  40c33c:	str	x25, [x20]
  40c340:	b	40c3e8 <sqrt@plt+0xac58>
  40c344:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40c348:	ldr	d3, [x8, #2232]
  40c34c:	b	40c358 <sqrt@plt+0xabc8>
  40c350:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40c354:	fmov	d3, x8
  40c358:	ldurb	w8, [x29, #-32]
  40c35c:	fdiv	d2, d2, d3
  40c360:	stur	d2, [x29, #-16]
  40c364:	sub	w8, w8, #0x50
  40c368:	cmp	w8, #0x20
  40c36c:	b.hi	40c390 <sqrt@plt+0xac00>  // b.pmore
  40c370:	adrp	x9, 411000 <_ZdlPvm@@Base+0x18c4>
  40c374:	add	x9, x9, #0x90a
  40c378:	adr	x10, 40c388 <sqrt@plt+0xabf8>
  40c37c:	ldrb	w11, [x9, x8]
  40c380:	add	x10, x10, x11, lsl #2
  40c384:	br	x10
  40c388:	fmov	d1, #6.000000000000000000e+00
  40c38c:	b	40c3bc <sqrt@plt+0xac2c>
  40c390:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40c394:	add	x1, x1, #0xa32
  40c398:	mov	w0, #0x11f                 	// #287
  40c39c:	bl	4085a8 <sqrt@plt+0x6e18>
  40c3a0:	mov	w0, wzr
  40c3a4:	b	40c3ec <sqrt@plt+0xac5c>
  40c3a8:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40c3ac:	ldr	d1, [x8, #2232]
  40c3b0:	b	40c3bc <sqrt@plt+0xac2c>
  40c3b4:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40c3b8:	fmov	d1, x8
  40c3bc:	fdiv	d0, d0, d1
  40c3c0:	stur	d0, [x29, #-24]
  40c3c4:	cbz	x21, 40c3cc <sqrt@plt+0xac3c>
  40c3c8:	str	d2, [x21]
  40c3cc:	ldr	x8, [sp, #8]
  40c3d0:	cbz	x8, 40c3d8 <sqrt@plt+0xac48>
  40c3d4:	str	d0, [x8]
  40c3d8:	cbz	x20, 40c3e8 <sqrt@plt+0xac58>
  40c3dc:	adrp	x8, 411000 <_ZdlPvm@@Base+0x18c4>
  40c3e0:	add	x8, x8, #0xa65
  40c3e4:	str	x8, [x20]
  40c3e8:	mov	w0, #0x1                   	// #1
  40c3ec:	ldp	x20, x19, [sp, #384]
  40c3f0:	ldp	x22, x21, [sp, #368]
  40c3f4:	ldp	x24, x23, [sp, #352]
  40c3f8:	ldp	x26, x25, [sp, #336]
  40c3fc:	ldp	x28, x27, [sp, #320]
  40c400:	ldp	x29, x30, [sp, #304]
  40c404:	add	sp, sp, #0x190
  40c408:	ret
  40c40c:	sub	sp, sp, #0xc0
  40c410:	str	d8, [sp, #80]
  40c414:	stp	x29, x30, [sp, #96]
  40c418:	stp	x28, x27, [sp, #112]
  40c41c:	stp	x26, x25, [sp, #128]
  40c420:	stp	x24, x23, [sp, #144]
  40c424:	stp	x22, x21, [sp, #160]
  40c428:	stp	x20, x19, [sp, #176]
  40c42c:	add	x29, sp, #0x50
  40c430:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c434:	add	x0, x0, #0xa6c
  40c438:	sub	x1, x29, #0x8
  40c43c:	str	wzr, [x29, #12]
  40c440:	bl	40d16c <sqrt@plt+0xb9dc>
  40c444:	cbz	x0, 40cad0 <sqrt@plt+0xb340>
  40c448:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  40c44c:	ldur	x8, [x29, #-8]
  40c450:	ldr	d0, [x9, #2024]
  40c454:	adrp	x19, 411000 <_ZdlPvm@@Base+0x18c4>
  40c458:	adrp	x23, 411000 <_ZdlPvm@@Base+0x18c4>
  40c45c:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c460:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c464:	add	x19, x19, #0xab0
  40c468:	add	x23, x23, #0x958
  40c46c:	add	x24, x24, #0xf08
  40c470:	fmov	d8, #5.000000000000000000e-01
  40c474:	adrp	x22, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c478:	stp	x8, xzr, [sp, #40]
  40c47c:	str	xzr, [sp, #64]
  40c480:	str	d0, [sp, #56]
  40c484:	str	x0, [sp, #32]
  40c488:	str	wzr, [x10, #3832]
  40c48c:	add	x0, sp, #0x20
  40c490:	bl	409ddc <sqrt@plt+0x864c>
  40c494:	cbz	w0, 40cb24 <sqrt@plt+0xb394>
  40c498:	ldr	x0, [sp, #64]
  40c49c:	mov	x1, x19
  40c4a0:	bl	401560 <strtok@plt>
  40c4a4:	mov	x27, x0
  40c4a8:	mov	x25, xzr
  40c4ac:	mov	w21, wzr
  40c4b0:	mov	x20, x23
  40c4b4:	ldr	x0, [x20], #16
  40c4b8:	mov	x1, x27
  40c4bc:	bl	401680 <strcmp@plt>
  40c4c0:	cmp	w0, #0x0
  40c4c4:	csinc	w21, w21, wzr, ne  // ne = any
  40c4c8:	cmp	x25, #0x8
  40c4cc:	b.hi	40c4d8 <sqrt@plt+0xad48>  // b.pmore
  40c4d0:	add	x25, x25, #0x1
  40c4d4:	cbz	w21, 40c4b4 <sqrt@plt+0xad24>
  40c4d8:	cbz	w21, 40c50c <sqrt@plt+0xad7c>
  40c4dc:	mov	x0, xzr
  40c4e0:	mov	x1, x19
  40c4e4:	bl	401560 <strtok@plt>
  40c4e8:	cbz	x0, 40cbbc <sqrt@plt+0xb42c>
  40c4ec:	ldur	x2, [x20, #-8]
  40c4f0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40c4f4:	add	x1, x1, #0xc21
  40c4f8:	mov	x28, x0
  40c4fc:	bl	4015f0 <__isoc99_sscanf@plt>
  40c500:	cmp	w0, #0x1
  40c504:	b.eq	40c48c <sqrt@plt+0xacfc>  // b.none
  40c508:	b	40cbf8 <sqrt@plt+0xb468>
  40c50c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c510:	add	x0, x0, #0xd91
  40c514:	mov	x1, x27
  40c518:	bl	401680 <strcmp@plt>
  40c51c:	cbz	w0, 40c670 <sqrt@plt+0xaee0>
  40c520:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c524:	add	x0, x0, #0xe21
  40c528:	mov	x1, x27
  40c52c:	bl	401680 <strcmp@plt>
  40c530:	adrp	x25, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c534:	cbz	w0, 40c6a4 <sqrt@plt+0xaf14>
  40c538:	adrp	x0, 410000 <_ZdlPvm@@Base+0x8c4>
  40c53c:	add	x0, x0, #0xe07
  40c540:	mov	x1, x27
  40c544:	bl	401680 <strcmp@plt>
  40c548:	cbz	w0, 40c77c <sqrt@plt+0xafec>
  40c54c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c550:	add	x0, x0, #0xe5d
  40c554:	mov	x1, x27
  40c558:	bl	401680 <strcmp@plt>
  40c55c:	cbz	w0, 40c7b4 <sqrt@plt+0xb024>
  40c560:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c564:	add	x0, x0, #0xe71
  40c568:	mov	x1, x27
  40c56c:	bl	401680 <strcmp@plt>
  40c570:	cbz	w0, 40c804 <sqrt@plt+0xb074>
  40c574:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c578:	add	x0, x0, #0xed1
  40c57c:	mov	x1, x27
  40c580:	bl	401680 <strcmp@plt>
  40c584:	cbz	w0, 40c814 <sqrt@plt+0xb084>
  40c588:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c58c:	add	x0, x0, #0xed7
  40c590:	mov	x1, x27
  40c594:	bl	401680 <strcmp@plt>
  40c598:	cbz	w0, 40c948 <sqrt@plt+0xb1b8>
  40c59c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c5a0:	add	x0, x0, #0xede
  40c5a4:	mov	x1, x27
  40c5a8:	bl	401680 <strcmp@plt>
  40c5ac:	cbz	w0, 40ca5c <sqrt@plt+0xb2cc>
  40c5b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c5b4:	add	x0, x0, #0xee7
  40c5b8:	mov	x1, x27
  40c5bc:	bl	401680 <strcmp@plt>
  40c5c0:	cbz	w0, 40ca6c <sqrt@plt+0xb2dc>
  40c5c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c5c8:	add	x0, x0, #0xf00
  40c5cc:	mov	x1, x27
  40c5d0:	bl	401680 <strcmp@plt>
  40c5d4:	cbz	w0, 40ca7c <sqrt@plt+0xb2ec>
  40c5d8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c5dc:	add	x0, x0, #0xf08
  40c5e0:	mov	x1, x27
  40c5e4:	bl	401680 <strcmp@plt>
  40c5e8:	cbz	w0, 40ca8c <sqrt@plt+0xb2fc>
  40c5ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40c5f0:	add	x0, x0, #0xb7e
  40c5f4:	mov	x1, x27
  40c5f8:	bl	401680 <strcmp@plt>
  40c5fc:	cbz	w0, 40cb24 <sqrt@plt+0xb394>
  40c600:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c604:	ldr	x8, [x8, #3928]
  40c608:	cbz	x8, 40c48c <sqrt@plt+0xacfc>
  40c60c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x8c4>
  40c610:	mov	x0, xzr
  40c614:	add	x1, x1, #0xd3a
  40c618:	bl	401560 <strtok@plt>
  40c61c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c620:	ldr	x20, [x8, #3928]
  40c624:	cbz	x0, 40cab4 <sqrt@plt+0xb324>
  40c628:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c62c:	sub	x28, x0, #0x1
  40c630:	add	x21, x21, #0x8c8
  40c634:	ldrb	w8, [x28, #1]!
  40c638:	ldrb	w8, [x21, x8]
  40c63c:	cbnz	w8, 40c634 <sqrt@plt+0xaea4>
  40c640:	mov	x0, x28
  40c644:	bl	4014a0 <strlen@plt>
  40c648:	add	x9, x28, x0
  40c64c:	mov	x8, x9
  40c650:	cmp	x9, x28
  40c654:	b.ls	40c668 <sqrt@plt+0xaed8>  // b.plast
  40c658:	mov	x9, x8
  40c65c:	ldrb	w10, [x9, #-1]!
  40c660:	ldrb	w10, [x21, x10]
  40c664:	cbnz	w10, 40c64c <sqrt@plt+0xaebc>
  40c668:	strb	wzr, [x8]
  40c66c:	b	40cab8 <sqrt@plt+0xb328>
  40c670:	mov	x0, xzr
  40c674:	mov	x1, x19
  40c678:	bl	401560 <strtok@plt>
  40c67c:	cbz	x0, 40cd30 <sqrt@plt+0xb5a0>
  40c680:	mov	x27, x0
  40c684:	bl	4014a0 <strlen@plt>
  40c688:	add	x0, x0, #0x1
  40c68c:	bl	401440 <_Znam@plt>
  40c690:	mov	x1, x27
  40c694:	bl	401550 <strcpy@plt>
  40c698:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c69c:	str	x0, [x8, #3912]
  40c6a0:	b	40c48c <sqrt@plt+0xacfc>
  40c6a4:	mov	x0, xzr
  40c6a8:	mov	x1, x19
  40c6ac:	bl	401560 <strtok@plt>
  40c6b0:	mov	x27, x0
  40c6b4:	cbz	x0, 40ccc4 <sqrt@plt+0xb534>
  40c6b8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40c6bc:	add	x2, x29, #0xc
  40c6c0:	mov	x0, x27
  40c6c4:	add	x1, x1, #0xc21
  40c6c8:	bl	4015f0 <__isoc99_sscanf@plt>
  40c6cc:	cmp	w0, #0x1
  40c6d0:	b.ne	40ccc4 <sqrt@plt+0xb534>  // b.any
  40c6d4:	ldr	w8, [x29, #12]
  40c6d8:	cmp	w8, #0x0
  40c6dc:	b.le	40ccc4 <sqrt@plt+0xb534>
  40c6e0:	add	w8, w8, #0x1
  40c6e4:	sbfiz	x0, x8, #3, #32
  40c6e8:	bl	401440 <_Znam@plt>
  40c6ec:	str	x0, [x25, #3896]
  40c6f0:	mov	x0, xzr
  40c6f4:	mov	x1, x19
  40c6f8:	bl	401560 <strtok@plt>
  40c6fc:	mov	x27, x0
  40c700:	mov	x21, xzr
  40c704:	cbnz	x27, 40c728 <sqrt@plt+0xaf98>
  40c708:	add	x0, sp, #0x20
  40c70c:	bl	409ddc <sqrt@plt+0x864c>
  40c710:	cbz	w0, 40caf4 <sqrt@plt+0xb364>
  40c714:	ldr	x0, [sp, #64]
  40c718:	mov	x1, x19
  40c71c:	bl	401560 <strtok@plt>
  40c720:	cbz	x0, 40c708 <sqrt@plt+0xaf78>
  40c724:	mov	x27, x0
  40c728:	mov	x0, x27
  40c72c:	bl	4014a0 <strlen@plt>
  40c730:	add	x0, x0, #0x1
  40c734:	bl	401440 <_Znam@plt>
  40c738:	mov	x1, x27
  40c73c:	bl	401550 <strcpy@plt>
  40c740:	ldr	x8, [x25, #3896]
  40c744:	mov	x1, x19
  40c748:	str	x0, [x8, x21, lsl #3]
  40c74c:	ldrsw	x20, [x29, #12]
  40c750:	mov	x0, xzr
  40c754:	add	x21, x21, #0x1
  40c758:	bl	401560 <strtok@plt>
  40c75c:	cmp	x21, x20
  40c760:	mov	x27, x0
  40c764:	b.lt	40c704 <sqrt@plt+0xaf74>  // b.tstop
  40c768:	cbnz	x27, 40ce8c <sqrt@plt+0xb6fc>
  40c76c:	ldr	x8, [x25, #3896]
  40c770:	ldrsw	x9, [x29, #12]
  40c774:	str	xzr, [x8, x9, lsl #3]
  40c778:	b	40c48c <sqrt@plt+0xacfc>
  40c77c:	mov	x0, xzr
  40c780:	mov	x1, x19
  40c784:	bl	401560 <strtok@plt>
  40c788:	cbz	x0, 40cdfc <sqrt@plt+0xb66c>
  40c78c:	add	x2, sp, #0x8
  40c790:	add	x3, sp, #0x10
  40c794:	mov	x1, x24
  40c798:	bl	40c1b0 <sqrt@plt+0xaa20>
  40c79c:	cbnz	w0, 40c7c4 <sqrt@plt+0xb034>
  40c7a0:	mov	x0, xzr
  40c7a4:	mov	x1, x19
  40c7a8:	bl	401560 <strtok@plt>
  40c7ac:	cbnz	x0, 40c78c <sqrt@plt+0xaffc>
  40c7b0:	b	40cb8c <sqrt@plt+0xb3fc>
  40c7b4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c7b8:	mov	w9, #0x1                   	// #1
  40c7bc:	str	w9, [x8, #3872]
  40c7c0:	b	40c48c <sqrt@plt+0xacfc>
  40c7c4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c7c8:	ldr	s0, [x8, #3832]
  40c7cc:	ldp	d2, d1, [sp, #8]
  40c7d0:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c7d4:	sxtl	v0.2d, v0.2s
  40c7d8:	scvtf	d0, d0
  40c7dc:	fmul	d1, d1, d0
  40c7e0:	fmul	d0, d2, d0
  40c7e4:	fadd	d1, d1, d8
  40c7e8:	fadd	d0, d0, d8
  40c7ec:	fcvtzs	w8, d1
  40c7f0:	fcvtzs	w9, d0
  40c7f4:	str	w8, [x10, #3840]
  40c7f8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c7fc:	str	w9, [x8, #3844]
  40c800:	b	40c48c <sqrt@plt+0xacfc>
  40c804:	mov	w8, #0x1                   	// #1
  40c808:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c80c:	str	w8, [x9, #3868]
  40c810:	b	40c48c <sqrt@plt+0xacfc>
  40c814:	mov	w0, #0x40                  	// #64
  40c818:	bl	401440 <_Znam@plt>
  40c81c:	mov	x28, xzr
  40c820:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c824:	mov	w21, #0x10                  	// #16
  40c828:	str	x0, [x8, #3904]
  40c82c:	mov	x0, xzr
  40c830:	mov	x1, x19
  40c834:	bl	401560 <strtok@plt>
  40c838:	mov	x27, x0
  40c83c:	cbnz	x0, 40c860 <sqrt@plt+0xb0d0>
  40c840:	add	x0, sp, #0x20
  40c844:	bl	409ddc <sqrt@plt+0x864c>
  40c848:	cbz	w0, 40cc64 <sqrt@plt+0xb4d4>
  40c84c:	ldr	x0, [sp, #64]
  40c850:	mov	x1, x19
  40c854:	bl	401560 <strtok@plt>
  40c858:	cbz	x0, 40c840 <sqrt@plt+0xb0b0>
  40c85c:	mov	x27, x0
  40c860:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40c864:	add	x2, sp, #0x8
  40c868:	add	x3, x29, #0x8
  40c86c:	mov	x0, x27
  40c870:	add	x1, x1, #0xea8
  40c874:	bl	4015f0 <__isoc99_sscanf@plt>
  40c878:	cmp	w0, #0x1
  40c87c:	b.eq	40c894 <sqrt@plt+0xb104>  // b.none
  40c880:	cmp	w0, #0x2
  40c884:	b.ne	40cd90 <sqrt@plt+0xb600>  // b.any
  40c888:	ldr	w25, [sp, #8]
  40c88c:	ldr	w8, [x29, #8]
  40c890:	b	40c8a0 <sqrt@plt+0xb110>
  40c894:	ldr	w8, [sp, #8]
  40c898:	mov	w25, w8
  40c89c:	str	w8, [x29, #8]
  40c8a0:	tbnz	w25, #31, 40cd90 <sqrt@plt+0xb600>
  40c8a4:	cmp	w25, w8
  40c8a8:	b.gt	40cd90 <sqrt@plt+0xb600>
  40c8ac:	add	x26, x28, #0x2
  40c8b0:	cmp	w21, w26
  40c8b4:	b.ge	40c914 <sqrt@plt+0xb184>  // b.tcont
  40c8b8:	str	x28, [sp]
  40c8bc:	mov	x28, x23
  40c8c0:	mov	x23, x24
  40c8c4:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c8c8:	ldr	x27, [x24, #3904]
  40c8cc:	lsl	w20, w21, #1
  40c8d0:	sxtw	x8, w20
  40c8d4:	sbfiz	x9, x20, #2, #32
  40c8d8:	cmp	xzr, x8, lsr #62
  40c8dc:	csinv	x0, x9, xzr, eq  // eq = none
  40c8e0:	bl	401440 <_Znam@plt>
  40c8e4:	sbfiz	x2, x21, #2, #32
  40c8e8:	mov	x1, x27
  40c8ec:	str	x0, [x24, #3904]
  40c8f0:	bl	401460 <memcpy@plt>
  40c8f4:	cbz	x27, 40c904 <sqrt@plt+0xb174>
  40c8f8:	mov	x0, x27
  40c8fc:	bl	401640 <_ZdaPv@plt>
  40c900:	ldr	w25, [sp, #8]
  40c904:	mov	x24, x23
  40c908:	mov	x23, x28
  40c90c:	ldr	x28, [sp]
  40c910:	b	40c918 <sqrt@plt+0xb188>
  40c914:	mov	w20, w21
  40c918:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c91c:	ldr	x8, [x8, #3904]
  40c920:	str	w25, [x8, x28, lsl #2]
  40c924:	ldr	w9, [sp, #8]
  40c928:	cbz	w9, 40caac <sqrt@plt+0xb31c>
  40c92c:	ldr	w9, [x29, #8]
  40c930:	lsl	x10, x28, #2
  40c934:	orr	x10, x10, #0x4
  40c938:	mov	x28, x26
  40c93c:	str	w9, [x8, x10]
  40c940:	mov	w21, w20
  40c944:	b	40c82c <sqrt@plt+0xb09c>
  40c948:	mov	w0, #0x28                  	// #40
  40c94c:	bl	401440 <_Znam@plt>
  40c950:	movi	v0.2d, #0x0
  40c954:	str	x0, [x22, #3920]
  40c958:	str	xzr, [x0, #32]
  40c95c:	stp	q0, q0, [x0]
  40c960:	mov	x0, xzr
  40c964:	mov	x1, x19
  40c968:	bl	401560 <strtok@plt>
  40c96c:	cbz	x0, 40c48c <sqrt@plt+0xacfc>
  40c970:	mov	x27, x0
  40c974:	mov	x21, xzr
  40c978:	mov	w26, #0x5                   	// #5
  40c97c:	add	x25, x21, #0x1
  40c980:	cmp	w26, w25
  40c984:	b.gt	40ca20 <sqrt@plt+0xb290>
  40c988:	ldr	x28, [x22, #3920]
  40c98c:	lsl	w26, w26, #1
  40c990:	sxtw	x8, w26
  40c994:	sbfiz	x9, x26, #3, #32
  40c998:	cmp	xzr, x8, lsr #61
  40c99c:	csinv	x0, x9, xzr, eq  // eq = none
  40c9a0:	bl	401440 <_Znam@plt>
  40c9a4:	str	x0, [x22, #3920]
  40c9a8:	cbz	x21, 40c9ec <sqrt@plt+0xb25c>
  40c9ac:	ldr	x8, [x28]
  40c9b0:	cmp	x21, #0x1
  40c9b4:	str	x8, [x0]
  40c9b8:	b.eq	40c9dc <sqrt@plt+0xb24c>  // b.none
  40c9bc:	mov	w8, #0x1                   	// #1
  40c9c0:	lsl	x10, x8, #3
  40c9c4:	ldr	x9, [x22, #3920]
  40c9c8:	ldr	x11, [x28, x10]
  40c9cc:	add	x8, x8, #0x1
  40c9d0:	cmp	x21, x8
  40c9d4:	str	x11, [x9, x10]
  40c9d8:	b.ne	40c9c0 <sqrt@plt+0xb230>  // b.any
  40c9dc:	mov	w8, w21
  40c9e0:	cmp	w8, w26
  40c9e4:	b.lt	40c9f8 <sqrt@plt+0xb268>  // b.tstop
  40c9e8:	b	40ca14 <sqrt@plt+0xb284>
  40c9ec:	mov	w8, wzr
  40c9f0:	cmp	w8, w26
  40c9f4:	b.ge	40ca14 <sqrt@plt+0xb284>  // b.tcont
  40c9f8:	mov	w8, w8
  40c9fc:	mov	w9, w26
  40ca00:	ldr	x10, [x22, #3920]
  40ca04:	str	xzr, [x10, x8, lsl #3]
  40ca08:	add	x8, x8, #0x1
  40ca0c:	cmp	x9, x8
  40ca10:	b.ne	40ca00 <sqrt@plt+0xb270>  // b.any
  40ca14:	cbz	x28, 40ca20 <sqrt@plt+0xb290>
  40ca18:	mov	x0, x28
  40ca1c:	bl	401640 <_ZdaPv@plt>
  40ca20:	mov	x0, x27
  40ca24:	bl	4014a0 <strlen@plt>
  40ca28:	add	x0, x0, #0x1
  40ca2c:	bl	401440 <_Znam@plt>
  40ca30:	mov	x1, x27
  40ca34:	bl	401550 <strcpy@plt>
  40ca38:	ldr	x8, [x22, #3920]
  40ca3c:	mov	x1, x19
  40ca40:	str	x0, [x8, x21, lsl #3]
  40ca44:	mov	x0, xzr
  40ca48:	bl	401560 <strtok@plt>
  40ca4c:	mov	x27, x0
  40ca50:	mov	x21, x25
  40ca54:	cbnz	x0, 40c97c <sqrt@plt+0xb1ec>
  40ca58:	b	40c48c <sqrt@plt+0xacfc>
  40ca5c:	mov	w8, #0x1                   	// #1
  40ca60:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca64:	str	w8, [x9, #3864]
  40ca68:	b	40c48c <sqrt@plt+0xacfc>
  40ca6c:	mov	w8, #0x1                   	// #1
  40ca70:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca74:	str	w8, [x9, #3876]
  40ca78:	b	40c48c <sqrt@plt+0xacfc>
  40ca7c:	mov	w8, #0x1                   	// #1
  40ca80:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ca84:	str	w8, [x9, #3880]
  40ca88:	b	40c48c <sqrt@plt+0xacfc>
  40ca8c:	mov	x0, xzr
  40ca90:	mov	x1, x19
  40ca94:	bl	401560 <strtok@plt>
  40ca98:	cbz	x0, 40cf04 <sqrt@plt+0xb774>
  40ca9c:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  40caa0:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40caa4:	str	x0, [x8, #3888]
  40caa8:	b	40c48c <sqrt@plt+0xacfc>
  40caac:	cbnz	w28, 40c48c <sqrt@plt+0xacfc>
  40cab0:	b	40cf34 <sqrt@plt+0xb7a4>
  40cab4:	mov	x28, xzr
  40cab8:	ldr	x2, [sp, #40]
  40cabc:	ldr	w3, [sp, #48]
  40cac0:	mov	x0, x27
  40cac4:	mov	x1, x28
  40cac8:	blr	x20
  40cacc:	b	40c48c <sqrt@plt+0xacfc>
  40cad0:	adrp	x1, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cad4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x18c4>
  40cad8:	add	x1, x1, #0xed0
  40cadc:	add	x0, x0, #0xd4b
  40cae0:	mov	x2, x1
  40cae4:	mov	x3, x1
  40cae8:	bl	409ae8 <sqrt@plt+0x8358>
  40caec:	mov	w19, wzr
  40caf0:	b	40cedc <sqrt@plt+0xb74c>
  40caf4:	ldr	w8, [sp, #60]
  40caf8:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cafc:	ldr	x0, [sp, #40]
  40cb00:	ldr	w1, [sp, #48]
  40cb04:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb08:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cb0c:	add	x3, x3, #0xed0
  40cb10:	add	x2, x2, #0xdd5
  40cb14:	mov	x4, x3
  40cb18:	mov	x5, x3
  40cb1c:	bl	409b84 <sqrt@plt+0x83f4>
  40cb20:	b	40ceb8 <sqrt@plt+0xb728>
  40cb24:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb28:	ldr	w8, [x8, #3832]
  40cb2c:	cbz	w8, 40cc34 <sqrt@plt+0xb4a4>
  40cb30:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb34:	ldr	w8, [x8, #3836]
  40cb38:	cbz	w8, 40cc94 <sqrt@plt+0xb504>
  40cb3c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb40:	ldr	x8, [x8, #3896]
  40cb44:	cbz	x8, 40cd00 <sqrt@plt+0xb570>
  40cb48:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb4c:	ldr	x8, [x8, #3904]
  40cb50:	cbz	x8, 40cd60 <sqrt@plt+0xb5d0>
  40cb54:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  40cb58:	ldr	w8, [x8, #1476]
  40cb5c:	cmp	w8, #0x0
  40cb60:	b.le	40cdcc <sqrt@plt+0xb63c>
  40cb64:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  40cb68:	ldr	w8, [x8, #1468]
  40cb6c:	cmp	w8, #0x0
  40cb70:	b.le	40ce2c <sqrt@plt+0xb69c>
  40cb74:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  40cb78:	ldr	w8, [x8, #1472]
  40cb7c:	cmp	w8, #0x0
  40cb80:	b.le	40ce5c <sqrt@plt+0xb6cc>
  40cb84:	mov	w19, #0x1                   	// #1
  40cb88:	b	40cebc <sqrt@plt+0xb72c>
  40cb8c:	ldr	w8, [sp, #60]
  40cb90:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cb94:	ldr	x0, [sp, #40]
  40cb98:	ldr	w1, [sp, #48]
  40cb9c:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cba0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cba4:	add	x3, x3, #0xed0
  40cba8:	add	x2, x2, #0xe4e
  40cbac:	mov	x4, x3
  40cbb0:	mov	x5, x3
  40cbb4:	bl	409b84 <sqrt@plt+0x83f4>
  40cbb8:	b	40ceb8 <sqrt@plt+0xb728>
  40cbbc:	add	x0, sp, #0x10
  40cbc0:	mov	x1, x27
  40cbc4:	bl	409898 <sqrt@plt+0x8108>
  40cbc8:	ldr	w8, [sp, #60]
  40cbcc:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cbd0:	ldr	x0, [sp, #40]
  40cbd4:	ldr	w1, [sp, #48]
  40cbd8:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbdc:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cbe0:	add	x4, x4, #0xed0
  40cbe4:	add	x2, x2, #0xd62
  40cbe8:	add	x3, sp, #0x10
  40cbec:	mov	x5, x4
  40cbf0:	bl	409b84 <sqrt@plt+0x83f4>
  40cbf4:	b	40ceb8 <sqrt@plt+0xb728>
  40cbf8:	add	x0, sp, #0x10
  40cbfc:	mov	x1, x28
  40cc00:	bl	409898 <sqrt@plt+0x8108>
  40cc04:	ldr	w8, [sp, #60]
  40cc08:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cc0c:	ldr	x0, [sp, #40]
  40cc10:	ldr	w1, [sp, #48]
  40cc14:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc18:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cc1c:	add	x4, x4, #0xed0
  40cc20:	add	x2, x2, #0xd81
  40cc24:	add	x3, sp, #0x10
  40cc28:	mov	x5, x4
  40cc2c:	bl	409b84 <sqrt@plt+0x83f4>
  40cc30:	b	40ceb8 <sqrt@plt+0xb728>
  40cc34:	ldr	w8, [sp, #60]
  40cc38:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cc3c:	ldr	x0, [sp, #40]
  40cc40:	ldr	w1, [sp, #48]
  40cc44:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc48:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cc4c:	add	x3, x3, #0xed0
  40cc50:	add	x2, x2, #0xf45
  40cc54:	mov	x4, x3
  40cc58:	mov	x5, x3
  40cc5c:	bl	409b84 <sqrt@plt+0x83f4>
  40cc60:	b	40ceb8 <sqrt@plt+0xb728>
  40cc64:	ldr	w8, [sp, #60]
  40cc68:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cc6c:	ldr	x0, [sp, #40]
  40cc70:	ldr	w1, [sp, #48]
  40cc74:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc78:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cc7c:	add	x3, x3, #0xed0
  40cc80:	add	x2, x2, #0xe80
  40cc84:	mov	x4, x3
  40cc88:	mov	x5, x3
  40cc8c:	bl	409b84 <sqrt@plt+0x83f4>
  40cc90:	b	40ceb8 <sqrt@plt+0xb728>
  40cc94:	ldr	w8, [sp, #60]
  40cc98:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cc9c:	ldr	x0, [sp, #40]
  40cca0:	ldr	w1, [sp, #48]
  40cca4:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cca8:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40ccac:	add	x3, x3, #0xed0
  40ccb0:	add	x2, x2, #0xf5b
  40ccb4:	mov	x4, x3
  40ccb8:	mov	x5, x3
  40ccbc:	bl	409b84 <sqrt@plt+0x83f4>
  40ccc0:	b	40ceb8 <sqrt@plt+0xb728>
  40ccc4:	add	x0, sp, #0x10
  40ccc8:	mov	x1, x27
  40cccc:	bl	409898 <sqrt@plt+0x8108>
  40ccd0:	ldr	w8, [sp, #60]
  40ccd4:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40ccd8:	ldr	x0, [sp, #40]
  40ccdc:	ldr	w1, [sp, #48]
  40cce0:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cce4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cce8:	add	x4, x4, #0xed0
  40ccec:	add	x2, x2, #0xdbc
  40ccf0:	add	x3, sp, #0x10
  40ccf4:	mov	x5, x4
  40ccf8:	bl	409b84 <sqrt@plt+0x83f4>
  40ccfc:	b	40ceb8 <sqrt@plt+0xb728>
  40cd00:	ldr	w8, [sp, #60]
  40cd04:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cd08:	ldr	x0, [sp, #40]
  40cd0c:	ldr	w1, [sp, #48]
  40cd10:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd14:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cd18:	add	x3, x3, #0xed0
  40cd1c:	add	x2, x2, #0xf77
  40cd20:	mov	x4, x3
  40cd24:	mov	x5, x3
  40cd28:	bl	409b84 <sqrt@plt+0x83f4>
  40cd2c:	b	40ceb8 <sqrt@plt+0xb728>
  40cd30:	ldr	w8, [sp, #60]
  40cd34:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cd38:	ldr	x0, [sp, #40]
  40cd3c:	ldr	w1, [sp, #48]
  40cd40:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd44:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cd48:	add	x3, x3, #0xed0
  40cd4c:	add	x2, x2, #0xd98
  40cd50:	mov	x4, x3
  40cd54:	mov	x5, x3
  40cd58:	bl	409b84 <sqrt@plt+0x83f4>
  40cd5c:	b	40ceb8 <sqrt@plt+0xb728>
  40cd60:	ldr	w8, [sp, #60]
  40cd64:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cd68:	ldr	x0, [sp, #40]
  40cd6c:	ldr	w1, [sp, #48]
  40cd70:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd74:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cd78:	add	x3, x3, #0xed0
  40cd7c:	add	x2, x2, #0xf8f
  40cd80:	mov	x4, x3
  40cd84:	mov	x5, x3
  40cd88:	bl	409b84 <sqrt@plt+0x83f4>
  40cd8c:	b	40ceb8 <sqrt@plt+0xb728>
  40cd90:	add	x0, sp, #0x10
  40cd94:	mov	x1, x27
  40cd98:	bl	409898 <sqrt@plt+0x8108>
  40cd9c:	ldr	w8, [sp, #60]
  40cda0:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cda4:	ldr	x0, [sp, #40]
  40cda8:	ldr	w1, [sp, #48]
  40cdac:	adrp	x4, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cdb0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cdb4:	add	x4, x4, #0xed0
  40cdb8:	add	x2, x2, #0xeae
  40cdbc:	add	x3, sp, #0x10
  40cdc0:	mov	x5, x4
  40cdc4:	bl	409b84 <sqrt@plt+0x83f4>
  40cdc8:	b	40ceb8 <sqrt@plt+0xb728>
  40cdcc:	ldr	w8, [sp, #60]
  40cdd0:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cdd4:	ldr	x0, [sp, #40]
  40cdd8:	ldr	w1, [sp, #48]
  40cddc:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cde0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cde4:	add	x3, x3, #0xed0
  40cde8:	add	x2, x2, #0xfa7
  40cdec:	mov	x4, x3
  40cdf0:	mov	x5, x3
  40cdf4:	bl	409b84 <sqrt@plt+0x83f4>
  40cdf8:	b	40ceb8 <sqrt@plt+0xb728>
  40cdfc:	ldr	w8, [sp, #60]
  40ce00:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40ce04:	ldr	x0, [sp, #40]
  40ce08:	ldr	w1, [sp, #48]
  40ce0c:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce10:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40ce14:	add	x3, x3, #0xed0
  40ce18:	add	x2, x2, #0xe27
  40ce1c:	mov	x4, x3
  40ce20:	mov	x5, x3
  40ce24:	bl	409b84 <sqrt@plt+0x83f4>
  40ce28:	b	40ceb8 <sqrt@plt+0xb728>
  40ce2c:	ldr	w8, [sp, #60]
  40ce30:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40ce34:	ldr	x0, [sp, #40]
  40ce38:	ldr	w1, [sp, #48]
  40ce3c:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce40:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40ce44:	add	x3, x3, #0xed0
  40ce48:	add	x2, x2, #0xfbd
  40ce4c:	mov	x4, x3
  40ce50:	mov	x5, x3
  40ce54:	bl	409b84 <sqrt@plt+0x83f4>
  40ce58:	b	40ceb8 <sqrt@plt+0xb728>
  40ce5c:	ldr	w8, [sp, #60]
  40ce60:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40ce64:	ldr	x0, [sp, #40]
  40ce68:	ldr	w1, [sp, #48]
  40ce6c:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce70:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40ce74:	add	x3, x3, #0xed0
  40ce78:	add	x2, x2, #0xfcd
  40ce7c:	mov	x4, x3
  40ce80:	mov	x5, x3
  40ce84:	bl	409b84 <sqrt@plt+0x83f4>
  40ce88:	b	40ceb8 <sqrt@plt+0xb728>
  40ce8c:	ldr	w8, [sp, #60]
  40ce90:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40ce94:	ldr	x0, [sp, #40]
  40ce98:	ldr	w1, [sp, #48]
  40ce9c:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cea0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cea4:	add	x3, x3, #0xed0
  40cea8:	add	x2, x2, #0xdfd
  40ceac:	mov	x4, x3
  40ceb0:	mov	x5, x3
  40ceb4:	bl	409b84 <sqrt@plt+0x83f4>
  40ceb8:	mov	w19, wzr
  40cebc:	ldr	x0, [sp, #64]
  40cec0:	cbz	x0, 40cec8 <sqrt@plt+0xb738>
  40cec4:	bl	401640 <_ZdaPv@plt>
  40cec8:	ldr	x0, [sp, #40]
  40cecc:	bl	401510 <free@plt>
  40ced0:	ldr	x0, [sp, #32]
  40ced4:	cbz	x0, 40cedc <sqrt@plt+0xb74c>
  40ced8:	bl	4014f0 <fclose@plt>
  40cedc:	mov	w0, w19
  40cee0:	ldp	x20, x19, [sp, #176]
  40cee4:	ldp	x22, x21, [sp, #160]
  40cee8:	ldp	x24, x23, [sp, #144]
  40ceec:	ldp	x26, x25, [sp, #128]
  40cef0:	ldp	x28, x27, [sp, #112]
  40cef4:	ldp	x29, x30, [sp, #96]
  40cef8:	ldr	d8, [sp, #80]
  40cefc:	add	sp, sp, #0xc0
  40cf00:	ret
  40cf04:	ldr	w8, [sp, #60]
  40cf08:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cf0c:	ldr	x0, [sp, #40]
  40cf10:	ldr	w1, [sp, #48]
  40cf14:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cf18:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cf1c:	add	x3, x3, #0xed0
  40cf20:	add	x2, x2, #0xf18
  40cf24:	mov	x4, x3
  40cf28:	mov	x5, x3
  40cf2c:	bl	409b84 <sqrt@plt+0x83f4>
  40cf30:	b	40ceb8 <sqrt@plt+0xb728>
  40cf34:	ldr	w8, [sp, #60]
  40cf38:	cbnz	w8, 40ceb8 <sqrt@plt+0xb728>
  40cf3c:	ldr	x0, [sp, #40]
  40cf40:	ldr	w1, [sp, #48]
  40cf44:	adrp	x3, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cf48:	adrp	x2, 411000 <_ZdlPvm@@Base+0x18c4>
  40cf4c:	add	x3, x3, #0xed0
  40cf50:	add	x2, x2, #0xec2
  40cf54:	mov	x4, x3
  40cf58:	mov	x5, x3
  40cf5c:	bl	409b84 <sqrt@plt+0x83f4>
  40cf60:	b	40ceb8 <sqrt@plt+0xb728>
  40cf64:	b	40cfb8 <sqrt@plt+0xb828>
  40cf68:	b	40cfb8 <sqrt@plt+0xb828>
  40cf6c:	b	40cfb8 <sqrt@plt+0xb828>
  40cf70:	b	40cfb8 <sqrt@plt+0xb828>
  40cf74:	b	40cfb8 <sqrt@plt+0xb828>
  40cf78:	b	40cfb8 <sqrt@plt+0xb828>
  40cf7c:	b	40cfb8 <sqrt@plt+0xb828>
  40cf80:	b	40cfb8 <sqrt@plt+0xb828>
  40cf84:	b	40cfb8 <sqrt@plt+0xb828>
  40cf88:	b	40cfb8 <sqrt@plt+0xb828>
  40cf8c:	b	40cfb8 <sqrt@plt+0xb828>
  40cf90:	b	40cfb8 <sqrt@plt+0xb828>
  40cf94:	b	40cfb8 <sqrt@plt+0xb828>
  40cf98:	b	40cfb8 <sqrt@plt+0xb828>
  40cf9c:	b	40cfb8 <sqrt@plt+0xb828>
  40cfa0:	b	40cfb8 <sqrt@plt+0xb828>
  40cfa4:	b	40cfb8 <sqrt@plt+0xb828>
  40cfa8:	b	40cfb8 <sqrt@plt+0xb828>
  40cfac:	b	40cfb8 <sqrt@plt+0xb828>
  40cfb0:	b	40cfb8 <sqrt@plt+0xb828>
  40cfb4:	b	40cfb8 <sqrt@plt+0xb828>
  40cfb8:	mov	x19, x0
  40cfbc:	ldr	x0, [sp, #64]
  40cfc0:	cbz	x0, 40cfc8 <sqrt@plt+0xb838>
  40cfc4:	bl	401640 <_ZdaPv@plt>
  40cfc8:	ldr	x0, [sp, #40]
  40cfcc:	bl	401510 <free@plt>
  40cfd0:	ldr	x0, [sp, #32]
  40cfd4:	cbz	x0, 40cfdc <sqrt@plt+0xb84c>
  40cfd8:	bl	4014f0 <fclose@plt>
  40cfdc:	mov	x0, x19
  40cfe0:	bl	401720 <_Unwind_Resume@plt>
  40cfe4:	ret
  40cfe8:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cfec:	ldr	x8, [x9, #3928]
  40cff0:	str	x0, [x9, #3928]
  40cff4:	mov	x0, x8
  40cff8:	ret
  40cffc:	stp	x29, x30, [sp, #-48]!
  40d000:	stp	x22, x21, [sp, #16]
  40d004:	stp	x20, x19, [sp, #32]
  40d008:	mov	x29, sp
  40d00c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d010:	ldr	w22, [x0, #56]
  40d014:	ldr	w21, [x8, #3836]
  40d018:	mov	w20, w2
  40d01c:	mov	w19, w1
  40d020:	cbz	w22, 40d040 <sqrt@plt+0xb8b0>
  40d024:	cmp	w22, #0x1
  40d028:	b.lt	40d0a8 <sqrt@plt+0xb918>  // b.tstop
  40d02c:	tbnz	w20, #31, 40d0a8 <sqrt@plt+0xb918>
  40d030:	cmp	w21, #0x0
  40d034:	b.le	40d0a8 <sqrt@plt+0xb918>
  40d038:	cbnz	w20, 40d0bc <sqrt@plt+0xb92c>
  40d03c:	b	40d0f4 <sqrt@plt+0xb964>
  40d040:	cmp	w21, w20
  40d044:	b.eq	40d134 <sqrt@plt+0xb9a4>  // b.none
  40d048:	tbnz	w20, #31, 40d054 <sqrt@plt+0xb8c4>
  40d04c:	cmp	w21, #0x0
  40d050:	b.gt	40d064 <sqrt@plt+0xb8d4>
  40d054:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40d058:	add	x1, x1, #0xa32
  40d05c:	mov	w0, #0xea                  	// #234
  40d060:	bl	4085a8 <sqrt@plt+0x6e18>
  40d064:	cmp	w21, #0x0
  40d068:	cinc	w8, w21, lt  // lt = tstop
  40d06c:	cbz	w20, 40d0f4 <sqrt@plt+0xb964>
  40d070:	asr	w8, w8, #1
  40d074:	tbnz	w19, #31, 40d0fc <sqrt@plt+0xb96c>
  40d078:	mov	w9, #0x7fffffff            	// #2147483647
  40d07c:	sub	w9, w9, w8
  40d080:	sdiv	w9, w9, w20
  40d084:	cmp	w9, w19
  40d088:	b.ge	40d14c <sqrt@plt+0xb9bc>  // b.tcont
  40d08c:	scvtf	d0, w19
  40d090:	scvtf	d1, w20
  40d094:	scvtf	d2, w21
  40d098:	fmul	d0, d0, d1
  40d09c:	fdiv	d0, d0, d2
  40d0a0:	fmov	d1, #5.000000000000000000e-01
  40d0a4:	b	40d12c <sqrt@plt+0xb99c>
  40d0a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40d0ac:	add	x1, x1, #0xa32
  40d0b0:	mov	w0, #0xfc                  	// #252
  40d0b4:	bl	4085a8 <sqrt@plt+0x6e18>
  40d0b8:	cbz	w20, 40d0f4 <sqrt@plt+0xb964>
  40d0bc:	mov	x8, #0x400000000000        	// #70368744177664
  40d0c0:	scvtf	d0, w19
  40d0c4:	scvtf	d1, w20
  40d0c8:	movk	x8, #0x408f, lsl #48
  40d0cc:	scvtf	d2, w21
  40d0d0:	scvtf	d3, w22
  40d0d4:	fmul	d0, d0, d1
  40d0d8:	fmov	d1, x8
  40d0dc:	fdiv	d0, d0, d2
  40d0e0:	fdiv	d1, d3, d1
  40d0e4:	fmul	d0, d1, d0
  40d0e8:	tbnz	w19, #31, 40d128 <sqrt@plt+0xb998>
  40d0ec:	fmov	d1, #5.000000000000000000e-01
  40d0f0:	b	40d12c <sqrt@plt+0xb99c>
  40d0f4:	mov	w19, wzr
  40d0f8:	b	40d134 <sqrt@plt+0xb9a4>
  40d0fc:	mov	w10, #0x80000000            	// #-2147483648
  40d100:	sub	w10, w10, w8
  40d104:	neg	w9, w19
  40d108:	udiv	w10, w10, w20
  40d10c:	cmp	w10, w9
  40d110:	b.cs	40d148 <sqrt@plt+0xb9b8>  // b.hs, b.nlast
  40d114:	scvtf	d0, w19
  40d118:	scvtf	d1, w20
  40d11c:	scvtf	d2, w21
  40d120:	fmul	d0, d0, d1
  40d124:	fdiv	d0, d0, d2
  40d128:	fmov	d1, #-5.000000000000000000e-01
  40d12c:	fadd	d0, d0, d1
  40d130:	fcvtzs	w19, d0
  40d134:	mov	w0, w19
  40d138:	ldp	x20, x19, [sp, #32]
  40d13c:	ldp	x22, x21, [sp, #16]
  40d140:	ldp	x29, x30, [sp], #48
  40d144:	ret
  40d148:	neg	w8, w8
  40d14c:	madd	w8, w20, w19, w8
  40d150:	sdiv	w19, w8, w21
  40d154:	b	40d134 <sqrt@plt+0xb9a4>
  40d158:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d15c:	add	x8, x8, #0xee8
  40d160:	mov	x1, x0
  40d164:	mov	x0, x8
  40d168:	b	40fd98 <_ZdlPvm@@Base+0x65c>
  40d16c:	stp	x29, x30, [sp, #-48]!
  40d170:	stp	x22, x21, [sp, #16]
  40d174:	stp	x20, x19, [sp, #32]
  40d178:	mov	x29, sp
  40d17c:	mov	x19, x1
  40d180:	mov	x20, x0
  40d184:	bl	4014a0 <strlen@plt>
  40d188:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d18c:	ldr	x21, [x8, #880]
  40d190:	mov	x22, x0
  40d194:	mov	x0, x21
  40d198:	bl	4014a0 <strlen@plt>
  40d19c:	add	x8, x22, x0
  40d1a0:	add	x0, x8, #0x5
  40d1a4:	bl	401440 <_Znam@plt>
  40d1a8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40d1ac:	add	x1, x1, #0x82
  40d1b0:	mov	x2, x21
  40d1b4:	mov	x3, x20
  40d1b8:	mov	x22, x0
  40d1bc:	bl	401570 <sprintf@plt>
  40d1c0:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d1c4:	add	x0, x0, #0xee8
  40d1c8:	mov	x1, x22
  40d1cc:	mov	x2, x19
  40d1d0:	bl	40fea0 <_ZdlPvm@@Base+0x764>
  40d1d4:	mov	x19, x0
  40d1d8:	mov	x0, x22
  40d1dc:	bl	401640 <_ZdaPv@plt>
  40d1e0:	mov	x0, x19
  40d1e4:	ldp	x20, x19, [sp, #32]
  40d1e8:	ldp	x22, x21, [sp, #16]
  40d1ec:	ldp	x29, x30, [sp], #48
  40d1f0:	ret
  40d1f4:	sub	sp, sp, #0xd0
  40d1f8:	stp	x29, x30, [sp, #112]
  40d1fc:	stp	x28, x27, [sp, #128]
  40d200:	stp	x26, x25, [sp, #144]
  40d204:	stp	x24, x23, [sp, #160]
  40d208:	stp	x22, x21, [sp, #176]
  40d20c:	stp	x20, x19, [sp, #192]
  40d210:	ldrb	w8, [x2]
  40d214:	ldr	w9, [x7, #4]
  40d218:	add	x29, sp, #0x70
  40d21c:	cmp	w8, #0x3a
  40d220:	csel	w26, wzr, w9, eq  // eq = none
  40d224:	cmp	w0, #0x1
  40d228:	b.lt	40d8e8 <sqrt@plt+0xc158>  // b.tstop
  40d22c:	ldr	w23, [x7]
  40d230:	mov	x19, x7
  40d234:	mov	w28, w5
  40d238:	mov	x27, x3
  40d23c:	mov	x24, x2
  40d240:	mov	w21, w0
  40d244:	mov	x20, x1
  40d248:	mov	x22, x4
  40d24c:	str	xzr, [x7, #16]
  40d250:	stur	x4, [x29, #-24]
  40d254:	stp	w26, w5, [x29, #-12]
  40d258:	cbz	w23, 40d2f8 <sqrt@plt+0xbb68>
  40d25c:	ldr	w8, [x19, #24]
  40d260:	cbz	w8, 40d300 <sqrt@plt+0xbb70>
  40d264:	mov	x22, x19
  40d268:	ldr	x25, [x22, #32]!
  40d26c:	cbz	x25, 40d404 <sqrt@plt+0xbc74>
  40d270:	ldrb	w8, [x25]
  40d274:	cbz	w8, 40d404 <sqrt@plt+0xbc74>
  40d278:	cbz	x27, 40d9ec <sqrt@plt+0xc25c>
  40d27c:	ldr	x8, [x20, w23, sxtw #3]
  40d280:	ldrb	w9, [x8, #1]
  40d284:	str	x8, [sp, #56]
  40d288:	cmp	w9, #0x2d
  40d28c:	b.eq	40d2a0 <sqrt@plt+0xbb10>  // b.none
  40d290:	cbz	w28, 40d9ec <sqrt@plt+0xc25c>
  40d294:	ldr	x8, [sp, #56]
  40d298:	ldrb	w8, [x8, #2]
  40d29c:	cbz	w8, 40d9d4 <sqrt@plt+0xc244>
  40d2a0:	sxtw	x10, w23
  40d2a4:	mov	x26, x25
  40d2a8:	ldrb	w8, [x26]
  40d2ac:	cbz	w8, 40d2c4 <sqrt@plt+0xbb34>
  40d2b0:	cmp	w8, #0x3d
  40d2b4:	b.eq	40d2c4 <sqrt@plt+0xbb34>  // b.none
  40d2b8:	add	x26, x26, #0x1
  40d2bc:	ldrb	w8, [x26]
  40d2c0:	cbnz	w8, 40d2b0 <sqrt@plt+0xbb20>
  40d2c4:	ldr	x28, [x27]
  40d2c8:	cbz	x28, 40d984 <sqrt@plt+0xc1f4>
  40d2cc:	stp	x24, x22, [sp, #32]
  40d2d0:	mov	w22, wzr
  40d2d4:	mov	x24, x27
  40d2d8:	sub	x27, x26, x25
  40d2dc:	mov	w8, #0xffffffff            	// #-1
  40d2e0:	str	x10, [sp, #16]
  40d2e4:	str	w9, [sp, #28]
  40d2e8:	stur	xzr, [x29, #-32]
  40d2ec:	stp	w8, wzr, [x29, #-44]
  40d2f0:	str	x24, [sp, #8]
  40d2f4:	b	40d328 <sqrt@plt+0xbb98>
  40d2f8:	mov	w23, #0x1                   	// #1
  40d2fc:	str	w23, [x19]
  40d300:	stp	w23, w23, [x19, #48]
  40d304:	str	xzr, [x19, #32]
  40d308:	cbz	w6, 40d39c <sqrt@plt+0xbc0c>
  40d30c:	mov	w8, #0x1                   	// #1
  40d310:	b	40d3b0 <sqrt@plt+0xbc20>
  40d314:	mov	w8, #0x1                   	// #1
  40d318:	stur	w8, [x29, #-40]
  40d31c:	ldr	x28, [x24, #32]!
  40d320:	add	w22, w22, #0x1
  40d324:	cbz	x28, 40d910 <sqrt@plt+0xc180>
  40d328:	mov	x0, x28
  40d32c:	mov	x1, x25
  40d330:	mov	x2, x27
  40d334:	bl	4015a0 <strncmp@plt>
  40d338:	cbnz	w0, 40d31c <sqrt@plt+0xbb8c>
  40d33c:	mov	x0, x28
  40d340:	bl	4014a0 <strlen@plt>
  40d344:	cmp	w27, w0
  40d348:	b.eq	40d938 <sqrt@plt+0xc1a8>  // b.none
  40d34c:	ldur	x10, [x29, #-32]
  40d350:	cbz	x10, 40d390 <sqrt@plt+0xbc00>
  40d354:	ldur	w8, [x29, #-8]
  40d358:	cbnz	w8, 40d314 <sqrt@plt+0xbb84>
  40d35c:	ldr	w8, [x10, #8]
  40d360:	ldr	w9, [x24, #8]
  40d364:	cmp	w8, w9
  40d368:	b.ne	40d314 <sqrt@plt+0xbb84>  // b.any
  40d36c:	ldr	x8, [x10, #16]
  40d370:	ldr	x9, [x24, #16]
  40d374:	cmp	x8, x9
  40d378:	b.ne	40d314 <sqrt@plt+0xbb84>  // b.any
  40d37c:	ldr	w8, [x10, #24]
  40d380:	ldr	w9, [x24, #24]
  40d384:	cmp	w8, w9
  40d388:	b.ne	40d314 <sqrt@plt+0xbb84>  // b.any
  40d38c:	b	40d31c <sqrt@plt+0xbb8c>
  40d390:	stur	x24, [x29, #-32]
  40d394:	stur	w22, [x29, #-44]
  40d398:	b	40d31c <sqrt@plt+0xbb8c>
  40d39c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x28c4>
  40d3a0:	add	x0, x0, #0x213
  40d3a4:	bl	4016c0 <getenv@plt>
  40d3a8:	cmp	x0, #0x0
  40d3ac:	cset	w8, ne  // ne = any
  40d3b0:	str	w8, [x19, #44]
  40d3b4:	ldrb	w9, [x24]
  40d3b8:	cmp	w9, #0x2b
  40d3bc:	b.eq	40d3d8 <sqrt@plt+0xbc48>  // b.none
  40d3c0:	cmp	w9, #0x2d
  40d3c4:	b.ne	40d3e4 <sqrt@plt+0xbc54>  // b.any
  40d3c8:	mov	w8, #0x2                   	// #2
  40d3cc:	str	w8, [x19, #40]
  40d3d0:	add	x24, x24, #0x1
  40d3d4:	b	40d3f8 <sqrt@plt+0xbc68>
  40d3d8:	str	wzr, [x19, #40]
  40d3dc:	add	x24, x24, #0x1
  40d3e0:	b	40d3f8 <sqrt@plt+0xbc68>
  40d3e4:	cbz	w8, 40d3f0 <sqrt@plt+0xbc60>
  40d3e8:	str	wzr, [x19, #40]
  40d3ec:	b	40d3f8 <sqrt@plt+0xbc68>
  40d3f0:	mov	w8, #0x1                   	// #1
  40d3f4:	str	w8, [x19, #40]
  40d3f8:	mov	w8, #0x1                   	// #1
  40d3fc:	add	x22, x19, #0x20
  40d400:	str	w8, [x19, #24]
  40d404:	mov	x25, x27
  40d408:	ldr	w27, [x19, #52]
  40d40c:	cmp	w27, w23
  40d410:	b.le	40d41c <sqrt@plt+0xbc8c>
  40d414:	mov	w27, w23
  40d418:	str	w23, [x19, #52]
  40d41c:	ldr	w26, [x19, #48]
  40d420:	cmp	w26, w23
  40d424:	b.le	40d430 <sqrt@plt+0xbca0>
  40d428:	mov	w26, w23
  40d42c:	str	w23, [x19, #48]
  40d430:	ldr	w28, [x19, #40]
  40d434:	cmp	w28, #0x1
  40d438:	b.ne	40d664 <sqrt@plt+0xbed4>  // b.any
  40d43c:	cmp	w26, w27
  40d440:	b.eq	40d5f8 <sqrt@plt+0xbe68>  // b.none
  40d444:	cmp	w27, w23
  40d448:	b.eq	40d5f8 <sqrt@plt+0xbe68>  // b.none
  40d44c:	cmp	w23, w27
  40d450:	b.le	40d60c <sqrt@plt+0xbe7c>
  40d454:	cmp	w26, w27
  40d458:	b.ge	40d60c <sqrt@plt+0xbe7c>  // b.tcont
  40d45c:	add	x9, x20, w27, sxtw #3
  40d460:	sxtw	x8, w27
  40d464:	add	x10, x20, #0x10
  40d468:	add	x11, x9, #0x10
  40d46c:	mov	w12, w26
  40d470:	mov	w13, w23
  40d474:	sub	w14, w13, w27
  40d478:	sub	w15, w27, w12
  40d47c:	cmp	w14, w15
  40d480:	b.le	40d500 <sqrt@plt+0xbd70>
  40d484:	cmp	w15, #0x1
  40d488:	sub	w13, w13, w15
  40d48c:	b.lt	40d56c <sqrt@plt+0xbddc>  // b.tstop
  40d490:	sxtw	x14, w12
  40d494:	sxtw	x16, w13
  40d498:	cmp	w15, #0x4
  40d49c:	mov	w15, w15
  40d4a0:	b.cc	40d4cc <sqrt@plt+0xbd3c>  // b.lo, b.ul, b.last
  40d4a4:	add	x18, x16, x15
  40d4a8:	add	x17, x20, x14, lsl #3
  40d4ac:	add	x18, x20, x18, lsl #3
  40d4b0:	cmp	x17, x18
  40d4b4:	b.cs	40d580 <sqrt@plt+0xbdf0>  // b.hs, b.nlast
  40d4b8:	add	x17, x14, x15
  40d4bc:	add	x17, x20, x17, lsl #3
  40d4c0:	add	x18, x20, x16, lsl #3
  40d4c4:	cmp	x18, x17
  40d4c8:	b.cs	40d580 <sqrt@plt+0xbdf0>  // b.hs, b.nlast
  40d4cc:	mov	x17, xzr
  40d4d0:	add	x16, x17, x16
  40d4d4:	add	x18, x17, x14
  40d4d8:	add	x14, x20, x16, lsl #3
  40d4dc:	add	x16, x20, x18, lsl #3
  40d4e0:	sub	x15, x15, x17
  40d4e4:	ldr	x17, [x14]
  40d4e8:	ldr	x18, [x16]
  40d4ec:	subs	x15, x15, #0x1
  40d4f0:	str	x17, [x16], #8
  40d4f4:	str	x18, [x14], #8
  40d4f8:	b.ne	40d4e4 <sqrt@plt+0xbd54>  // b.any
  40d4fc:	b	40d56c <sqrt@plt+0xbddc>
  40d500:	cmp	w14, #0x1
  40d504:	b.lt	40d568 <sqrt@plt+0xbdd8>  // b.tstop
  40d508:	sxtw	x15, w12
  40d50c:	cmp	w14, #0x3
  40d510:	mov	w16, w14
  40d514:	b.ls	40d538 <sqrt@plt+0xbda8>  // b.plast
  40d518:	add	x17, x20, x15, lsl #3
  40d51c:	add	x18, x9, x16, lsl #3
  40d520:	cmp	x17, x18
  40d524:	b.cs	40d5bc <sqrt@plt+0xbe2c>  // b.hs, b.nlast
  40d528:	add	x17, x15, x16
  40d52c:	add	x17, x20, x17, lsl #3
  40d530:	cmp	x9, x17
  40d534:	b.cs	40d5bc <sqrt@plt+0xbe2c>  // b.hs, b.nlast
  40d538:	mov	x17, xzr
  40d53c:	add	x18, x8, x17
  40d540:	add	x0, x17, x15
  40d544:	add	x15, x20, x18, lsl #3
  40d548:	add	x18, x20, x0, lsl #3
  40d54c:	sub	x16, x16, x17
  40d550:	ldr	x17, [x15]
  40d554:	ldr	x0, [x18]
  40d558:	subs	x16, x16, #0x1
  40d55c:	str	x17, [x18], #8
  40d560:	str	x0, [x15], #8
  40d564:	b.ne	40d550 <sqrt@plt+0xbdc0>  // b.any
  40d568:	add	w12, w14, w12
  40d56c:	cmp	w13, w27
  40d570:	b.le	40d60c <sqrt@plt+0xbe7c>
  40d574:	cmp	w27, w12
  40d578:	b.gt	40d474 <sqrt@plt+0xbce4>
  40d57c:	b	40d60c <sqrt@plt+0xbe7c>
  40d580:	and	x17, x15, #0xfffffffc
  40d584:	add	x18, x10, x14, lsl #3
  40d588:	add	x0, x10, x16, lsl #3
  40d58c:	mov	x1, x17
  40d590:	ldp	q0, q3, [x18, #-16]
  40d594:	ldp	q1, q2, [x0, #-16]
  40d598:	subs	x1, x1, #0x4
  40d59c:	stp	q1, q2, [x18, #-16]
  40d5a0:	stp	q0, q3, [x0, #-16]
  40d5a4:	add	x18, x18, #0x20
  40d5a8:	add	x0, x0, #0x20
  40d5ac:	b.ne	40d590 <sqrt@plt+0xbe00>  // b.any
  40d5b0:	cmp	x17, x15
  40d5b4:	b.eq	40d56c <sqrt@plt+0xbddc>  // b.none
  40d5b8:	b	40d4d0 <sqrt@plt+0xbd40>
  40d5bc:	and	x17, x16, #0xfffffffc
  40d5c0:	add	x18, x10, x15, lsl #3
  40d5c4:	mov	x0, x17
  40d5c8:	mov	x1, x11
  40d5cc:	ldp	q0, q3, [x18, #-16]
  40d5d0:	ldp	q1, q2, [x1, #-16]
  40d5d4:	subs	x0, x0, #0x4
  40d5d8:	stp	q1, q2, [x18, #-16]
  40d5dc:	stp	q0, q3, [x1, #-16]
  40d5e0:	add	x18, x18, #0x20
  40d5e4:	add	x1, x1, #0x20
  40d5e8:	b.ne	40d5cc <sqrt@plt+0xbe3c>  // b.any
  40d5ec:	cmp	x17, x16
  40d5f0:	b.ne	40d53c <sqrt@plt+0xbdac>  // b.any
  40d5f4:	b	40d568 <sqrt@plt+0xbdd8>
  40d5f8:	cmp	w27, w23
  40d5fc:	b.eq	40d618 <sqrt@plt+0xbe88>  // b.none
  40d600:	mov	w26, w23
  40d604:	str	w23, [x19, #48]
  40d608:	b	40d618 <sqrt@plt+0xbe88>
  40d60c:	add	w8, w26, w23
  40d610:	sub	w26, w8, w27
  40d614:	stp	w26, w23, [x19, #48]
  40d618:	cmp	w23, w21
  40d61c:	b.ge	40d65c <sqrt@plt+0xbecc>  // b.tcont
  40d620:	add	x8, x20, w23, sxtw #3
  40d624:	b	40d63c <sqrt@plt+0xbeac>
  40d628:	add	w23, w23, #0x1
  40d62c:	cmp	w21, w23
  40d630:	add	x8, x8, #0x8
  40d634:	str	w23, [x19]
  40d638:	b.eq	40d658 <sqrt@plt+0xbec8>  // b.none
  40d63c:	ldr	x9, [x8]
  40d640:	ldrb	w10, [x9]
  40d644:	cmp	w10, #0x2d
  40d648:	b.ne	40d628 <sqrt@plt+0xbe98>  // b.any
  40d64c:	ldrb	w9, [x9, #1]
  40d650:	cbz	w9, 40d628 <sqrt@plt+0xbe98>
  40d654:	b	40d65c <sqrt@plt+0xbecc>
  40d658:	mov	w23, w21
  40d65c:	mov	w27, w23
  40d660:	str	w23, [x19, #52]
  40d664:	cmp	w23, w21
  40d668:	b.eq	40d8dc <sqrt@plt+0xc14c>  // b.none
  40d66c:	ldr	x0, [x20, w23, sxtw #3]
  40d670:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40d674:	add	x1, x1, #0xbe9
  40d678:	bl	401680 <strcmp@plt>
  40d67c:	cbz	w0, 40d6d4 <sqrt@plt+0xbf44>
  40d680:	cmp	w23, w21
  40d684:	b.eq	40d8dc <sqrt@plt+0xc14c>  // b.none
  40d688:	sxtw	x8, w23
  40d68c:	ldr	x8, [x20, x8, lsl #3]
  40d690:	ldrb	w9, [x8]
  40d694:	cmp	w9, #0x2d
  40d698:	b.ne	40d898 <sqrt@plt+0xc108>  // b.any
  40d69c:	mov	x9, x8
  40d6a0:	ldrb	w10, [x9, #1]!
  40d6a4:	cbz	w10, 40d898 <sqrt@plt+0xc108>
  40d6a8:	cmp	x25, #0x0
  40d6ac:	cset	w8, ne  // ne = any
  40d6b0:	cmp	w10, #0x2d
  40d6b4:	cset	w10, eq  // eq = none
  40d6b8:	and	w8, w8, w10
  40d6bc:	mov	x27, x25
  40d6c0:	add	x25, x9, x8
  40d6c4:	str	x25, [x22]
  40d6c8:	ldp	w26, w28, [x29, #-12]
  40d6cc:	cbnz	x27, 40d27c <sqrt@plt+0xbaec>
  40d6d0:	b	40d9ec <sqrt@plt+0xc25c>
  40d6d4:	add	w8, w23, #0x1
  40d6d8:	cmp	w26, w27
  40d6dc:	str	w8, [x19]
  40d6e0:	b.eq	40d8b0 <sqrt@plt+0xc120>  // b.none
  40d6e4:	cmp	w27, w8
  40d6e8:	b.eq	40d8b0 <sqrt@plt+0xc120>  // b.none
  40d6ec:	cmp	w23, w27
  40d6f0:	b.lt	40d8c4 <sqrt@plt+0xc134>  // b.tstop
  40d6f4:	cmp	w26, w27
  40d6f8:	b.ge	40d8c4 <sqrt@plt+0xc134>  // b.tcont
  40d6fc:	add	x10, x20, w27, sxtw #3
  40d700:	sxtw	x9, w27
  40d704:	add	x11, x20, #0x10
  40d708:	add	x12, x10, #0x10
  40d70c:	mov	w13, w26
  40d710:	mov	w14, w8
  40d714:	sub	w15, w14, w27
  40d718:	sub	w16, w27, w13
  40d71c:	cmp	w15, w16
  40d720:	b.le	40d7a0 <sqrt@plt+0xc010>
  40d724:	cmp	w16, #0x1
  40d728:	sub	w14, w14, w16
  40d72c:	b.lt	40d80c <sqrt@plt+0xc07c>  // b.tstop
  40d730:	sxtw	x15, w13
  40d734:	sxtw	x17, w14
  40d738:	cmp	w16, #0x4
  40d73c:	mov	w16, w16
  40d740:	b.cc	40d76c <sqrt@plt+0xbfdc>  // b.lo, b.ul, b.last
  40d744:	add	x0, x17, x16
  40d748:	add	x18, x20, x15, lsl #3
  40d74c:	add	x0, x20, x0, lsl #3
  40d750:	cmp	x18, x0
  40d754:	b.cs	40d820 <sqrt@plt+0xc090>  // b.hs, b.nlast
  40d758:	add	x18, x15, x16
  40d75c:	add	x18, x20, x18, lsl #3
  40d760:	add	x0, x20, x17, lsl #3
  40d764:	cmp	x0, x18
  40d768:	b.cs	40d820 <sqrt@plt+0xc090>  // b.hs, b.nlast
  40d76c:	mov	x18, xzr
  40d770:	add	x17, x18, x17
  40d774:	add	x0, x18, x15
  40d778:	add	x15, x20, x17, lsl #3
  40d77c:	add	x17, x20, x0, lsl #3
  40d780:	sub	x16, x16, x18
  40d784:	ldr	x18, [x15]
  40d788:	ldr	x0, [x17]
  40d78c:	subs	x16, x16, #0x1
  40d790:	str	x18, [x17], #8
  40d794:	str	x0, [x15], #8
  40d798:	b.ne	40d784 <sqrt@plt+0xbff4>  // b.any
  40d79c:	b	40d80c <sqrt@plt+0xc07c>
  40d7a0:	cmp	w15, #0x1
  40d7a4:	b.lt	40d808 <sqrt@plt+0xc078>  // b.tstop
  40d7a8:	sxtw	x16, w13
  40d7ac:	cmp	w15, #0x3
  40d7b0:	mov	w17, w15
  40d7b4:	b.ls	40d7d8 <sqrt@plt+0xc048>  // b.plast
  40d7b8:	add	x18, x20, x16, lsl #3
  40d7bc:	add	x0, x10, x17, lsl #3
  40d7c0:	cmp	x18, x0
  40d7c4:	b.cs	40d85c <sqrt@plt+0xc0cc>  // b.hs, b.nlast
  40d7c8:	add	x18, x16, x17
  40d7cc:	add	x18, x20, x18, lsl #3
  40d7d0:	cmp	x10, x18
  40d7d4:	b.cs	40d85c <sqrt@plt+0xc0cc>  // b.hs, b.nlast
  40d7d8:	mov	x18, xzr
  40d7dc:	add	x0, x9, x18
  40d7e0:	add	x1, x18, x16
  40d7e4:	add	x16, x20, x0, lsl #3
  40d7e8:	add	x0, x20, x1, lsl #3
  40d7ec:	sub	x17, x17, x18
  40d7f0:	ldr	x18, [x16]
  40d7f4:	ldr	x1, [x0]
  40d7f8:	subs	x17, x17, #0x1
  40d7fc:	str	x18, [x0], #8
  40d800:	str	x1, [x16], #8
  40d804:	b.ne	40d7f0 <sqrt@plt+0xc060>  // b.any
  40d808:	add	w13, w15, w13
  40d80c:	cmp	w14, w27
  40d810:	b.le	40d8c4 <sqrt@plt+0xc134>
  40d814:	cmp	w27, w13
  40d818:	b.gt	40d714 <sqrt@plt+0xbf84>
  40d81c:	b	40d8c4 <sqrt@plt+0xc134>
  40d820:	and	x18, x16, #0xfffffffc
  40d824:	add	x0, x11, x15, lsl #3
  40d828:	add	x1, x11, x17, lsl #3
  40d82c:	mov	x2, x18
  40d830:	ldp	q0, q3, [x0, #-16]
  40d834:	ldp	q1, q2, [x1, #-16]
  40d838:	subs	x2, x2, #0x4
  40d83c:	stp	q1, q2, [x0, #-16]
  40d840:	stp	q0, q3, [x1, #-16]
  40d844:	add	x0, x0, #0x20
  40d848:	add	x1, x1, #0x20
  40d84c:	b.ne	40d830 <sqrt@plt+0xc0a0>  // b.any
  40d850:	cmp	x18, x16
  40d854:	b.eq	40d80c <sqrt@plt+0xc07c>  // b.none
  40d858:	b	40d770 <sqrt@plt+0xbfe0>
  40d85c:	and	x18, x17, #0xfffffffc
  40d860:	add	x0, x11, x16, lsl #3
  40d864:	mov	x1, x18
  40d868:	mov	x2, x12
  40d86c:	ldp	q0, q3, [x0, #-16]
  40d870:	ldp	q1, q2, [x2, #-16]
  40d874:	subs	x1, x1, #0x4
  40d878:	stp	q1, q2, [x0, #-16]
  40d87c:	stp	q0, q3, [x2, #-16]
  40d880:	add	x0, x0, #0x20
  40d884:	add	x2, x2, #0x20
  40d888:	b.ne	40d86c <sqrt@plt+0xc0dc>  // b.any
  40d88c:	cmp	x18, x17
  40d890:	b.ne	40d7dc <sqrt@plt+0xc04c>  // b.any
  40d894:	b	40d808 <sqrt@plt+0xc078>
  40d898:	cbz	w28, 40d8e8 <sqrt@plt+0xc158>
  40d89c:	add	w9, w23, #0x1
  40d8a0:	str	x8, [x19, #16]
  40d8a4:	str	w9, [x19]
  40d8a8:	mov	w27, #0x1                   	// #1
  40d8ac:	b	40d8ec <sqrt@plt+0xc15c>
  40d8b0:	cmp	w26, w27
  40d8b4:	b.ne	40d8d0 <sqrt@plt+0xc140>  // b.any
  40d8b8:	mov	w26, w8
  40d8bc:	str	w8, [x19, #48]
  40d8c0:	b	40d8d0 <sqrt@plt+0xc140>
  40d8c4:	add	w9, w26, w8
  40d8c8:	sub	w26, w9, w27
  40d8cc:	stp	w26, w8, [x19, #48]
  40d8d0:	str	w21, [x19, #52]
  40d8d4:	str	w21, [x19]
  40d8d8:	mov	w27, w21
  40d8dc:	cmp	w26, w27
  40d8e0:	b.eq	40d8e8 <sqrt@plt+0xc158>  // b.none
  40d8e4:	str	w26, [x19]
  40d8e8:	mov	w27, #0xffffffff            	// #-1
  40d8ec:	mov	w0, w27
  40d8f0:	ldp	x20, x19, [sp, #192]
  40d8f4:	ldp	x22, x21, [sp, #176]
  40d8f8:	ldp	x24, x23, [sp, #160]
  40d8fc:	ldp	x26, x25, [sp, #144]
  40d900:	ldp	x28, x27, [sp, #128]
  40d904:	ldp	x29, x30, [sp, #112]
  40d908:	add	sp, sp, #0xd0
  40d90c:	ret
  40d910:	ldur	w8, [x29, #-40]
  40d914:	cbz	w8, 40d94c <sqrt@plt+0xc1bc>
  40d918:	ldur	w8, [x29, #-12]
  40d91c:	cbnz	w8, 40ddb4 <sqrt@plt+0xc624>
  40d920:	mov	x0, x25
  40d924:	bl	4014a0 <strlen@plt>
  40d928:	add	x8, x25, x0
  40d92c:	add	w9, w23, #0x1
  40d930:	str	wzr, [x19, #8]
  40d934:	b	40dc1c <sqrt@plt+0xc48c>
  40d938:	mov	x28, x24
  40d93c:	stur	w22, [x29, #-44]
  40d940:	ldp	x24, x22, [sp, #32]
  40d944:	ldr	x8, [sp, #16]
  40d948:	b	40d960 <sqrt@plt+0xc1d0>
  40d94c:	ldp	x24, x22, [sp, #32]
  40d950:	ldp	x27, x8, [sp, #8]
  40d954:	ldur	x28, [x29, #-32]
  40d958:	ldr	w9, [sp, #28]
  40d95c:	cbz	x28, 40d984 <sqrt@plt+0xc1f4>
  40d960:	add	x8, x8, #0x1
  40d964:	str	w8, [x19]
  40d968:	ldrb	w10, [x26]
  40d96c:	ldr	w9, [x28, #8]
  40d970:	cbz	w10, 40daa4 <sqrt@plt+0xc314>
  40d974:	cbz	w9, 40db0c <sqrt@plt+0xc37c>
  40d978:	add	x8, x26, #0x1
  40d97c:	str	x8, [x19, #16]
  40d980:	b	40dac4 <sqrt@plt+0xc334>
  40d984:	ldp	w26, w8, [x29, #-12]
  40d988:	cbz	w8, 40d9ac <sqrt@plt+0xc21c>
  40d98c:	cmp	w9, #0x2d
  40d990:	b.eq	40d9ac <sqrt@plt+0xc21c>  // b.none
  40d994:	ldrb	w1, [x25]
  40d998:	mov	x0, x24
  40d99c:	mov	w28, w9
  40d9a0:	bl	401530 <strchr@plt>
  40d9a4:	mov	w9, w28
  40d9a8:	cbnz	x0, 40d9ec <sqrt@plt+0xc25c>
  40d9ac:	cbnz	w26, 40dd68 <sqrt@plt+0xc5d8>
  40d9b0:	ldr	w8, [x19]
  40d9b4:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  40d9b8:	add	x9, x9, #0xd3b
  40d9bc:	str	wzr, [x19, #8]
  40d9c0:	add	w8, w8, #0x1
  40d9c4:	str	x9, [x19, #32]
  40d9c8:	str	w8, [x19]
  40d9cc:	mov	w27, #0x3f                  	// #63
  40d9d0:	b	40d8ec <sqrt@plt+0xc15c>
  40d9d4:	mov	x0, x24
  40d9d8:	mov	w1, w9
  40d9dc:	str	w9, [sp, #28]
  40d9e0:	bl	401530 <strchr@plt>
  40d9e4:	ldr	w9, [sp, #28]
  40d9e8:	cbz	x0, 40d2a0 <sqrt@plt+0xbb10>
  40d9ec:	add	x28, x25, #0x1
  40d9f0:	str	x28, [x22]
  40d9f4:	str	w21, [sp, #52]
  40d9f8:	mov	x21, x27
  40d9fc:	ldrb	w27, [x25]
  40da00:	mov	x0, x24
  40da04:	mov	w1, w27
  40da08:	bl	401530 <strchr@plt>
  40da0c:	ldrb	w8, [x25, #1]
  40da10:	cbnz	w8, 40da1c <sqrt@plt+0xc28c>
  40da14:	add	w23, w23, #0x1
  40da18:	str	w23, [x19]
  40da1c:	cmp	w27, #0x3a
  40da20:	b.eq	40da58 <sqrt@plt+0xc2c8>  // b.none
  40da24:	cbz	x0, 40da58 <sqrt@plt+0xc2c8>
  40da28:	ldrb	w9, [x0]
  40da2c:	ldrb	w8, [x0, #1]
  40da30:	cmp	w9, #0x57
  40da34:	b.ne	40da68 <sqrt@plt+0xc2d8>  // b.any
  40da38:	cmp	w8, #0x3b
  40da3c:	b.ne	40da68 <sqrt@plt+0xc2d8>  // b.any
  40da40:	ldrb	w8, [x28]
  40da44:	cbz	w8, 40da8c <sqrt@plt+0xc2fc>
  40da48:	add	w9, w23, #0x1
  40da4c:	str	x28, [x19, #16]
  40da50:	str	w9, [x19]
  40da54:	b	40db48 <sqrt@plt+0xc3b8>
  40da58:	cbnz	w26, 40dc88 <sqrt@plt+0xc4f8>
  40da5c:	str	w27, [x19, #8]
  40da60:	mov	w27, #0x3f                  	// #63
  40da64:	b	40d8ec <sqrt@plt+0xc15c>
  40da68:	cmp	w8, #0x3a
  40da6c:	b.ne	40d8ec <sqrt@plt+0xc15c>  // b.any
  40da70:	ldrb	w9, [x0, #2]
  40da74:	ldrb	w8, [x28]
  40da78:	cmp	w9, #0x3a
  40da7c:	b.ne	40daf4 <sqrt@plt+0xc364>  // b.any
  40da80:	cbnz	w8, 40daf8 <sqrt@plt+0xc368>
  40da84:	str	xzr, [x19, #16]
  40da88:	b	40db04 <sqrt@plt+0xc374>
  40da8c:	ldr	w8, [sp, #52]
  40da90:	cmp	w23, w8
  40da94:	b.ne	40db38 <sqrt@plt+0xc3a8>  // b.any
  40da98:	cbnz	w26, 40de90 <sqrt@plt+0xc700>
  40da9c:	str	w27, [x19, #8]
  40daa0:	b	40de20 <sqrt@plt+0xc690>
  40daa4:	cmp	w9, #0x1
  40daa8:	b.ne	40dac4 <sqrt@plt+0xc334>  // b.any
  40daac:	cmp	w8, w21
  40dab0:	b.ge	40dd44 <sqrt@plt+0xc5b4>  // b.tcont
  40dab4:	add	w9, w23, #0x2
  40dab8:	str	w9, [x19]
  40dabc:	ldr	x8, [x20, x8, lsl #3]
  40dac0:	b	40d97c <sqrt@plt+0xc1ec>
  40dac4:	mov	x0, x25
  40dac8:	bl	4014a0 <strlen@plt>
  40dacc:	add	x8, x25, x0
  40dad0:	str	x8, [x22]
  40dad4:	ldur	x8, [x29, #-24]
  40dad8:	cbz	x8, 40dae4 <sqrt@plt+0xc354>
  40dadc:	ldur	w9, [x29, #-44]
  40dae0:	str	w9, [x8]
  40dae4:	ldr	x8, [x28, #16]
  40dae8:	ldr	w27, [x28, #24]
  40daec:	cbnz	x8, 40dd38 <sqrt@plt+0xc5a8>
  40daf0:	b	40d8ec <sqrt@plt+0xc15c>
  40daf4:	cbz	w8, 40dcbc <sqrt@plt+0xc52c>
  40daf8:	add	w8, w23, #0x1
  40dafc:	str	x28, [x19, #16]
  40db00:	str	w8, [x19]
  40db04:	str	xzr, [x22]
  40db08:	b	40d8ec <sqrt@plt+0xc15c>
  40db0c:	ldur	w8, [x29, #-12]
  40db10:	cbnz	w8, 40de60 <sqrt@plt+0xc6d0>
  40db14:	ldr	x20, [x19, #32]
  40db18:	mov	x0, x20
  40db1c:	bl	4014a0 <strlen@plt>
  40db20:	add	x8, x20, x0
  40db24:	str	x8, [x19, #32]
  40db28:	ldr	w8, [x28, #24]
  40db2c:	mov	w27, #0x3f                  	// #63
  40db30:	str	w8, [x19, #8]
  40db34:	b	40d8ec <sqrt@plt+0xc15c>
  40db38:	add	w9, w23, #0x1
  40db3c:	str	w9, [x19]
  40db40:	ldr	x28, [x20, w23, sxtw #3]
  40db44:	str	x28, [x19, #16]
  40db48:	mov	x8, x21
  40db4c:	str	x22, [sp, #40]
  40db50:	str	x28, [x22]
  40db54:	stur	x28, [x29, #-8]
  40db58:	ldrb	w22, [x28]
  40db5c:	cbz	w22, 40db74 <sqrt@plt+0xc3e4>
  40db60:	cmp	w22, #0x3d
  40db64:	b.eq	40db74 <sqrt@plt+0xc3e4>  // b.none
  40db68:	add	x28, x28, #0x1
  40db6c:	ldrb	w22, [x28]
  40db70:	cbnz	w22, 40db60 <sqrt@plt+0xc3d0>
  40db74:	ldr	x27, [x8]
  40db78:	cbz	x27, 40dc78 <sqrt@plt+0xc4e8>
  40db7c:	ldur	x8, [x29, #-8]
  40db80:	str	x24, [sp, #32]
  40db84:	mov	w24, wzr
  40db88:	mov	w25, wzr
  40db8c:	sub	x26, x28, x8
  40db90:	mov	x23, xzr
  40db94:	and	x8, x26, #0xffffffff
  40db98:	stur	w9, [x29, #-44]
  40db9c:	stur	wzr, [x29, #-32]
  40dba0:	stur	x8, [x29, #-40]
  40dba4:	b	40dbb4 <sqrt@plt+0xc424>
  40dba8:	ldr	x27, [x21, #32]!
  40dbac:	add	w24, w24, #0x1
  40dbb0:	cbz	x27, 40dbf8 <sqrt@plt+0xc468>
  40dbb4:	ldur	x1, [x29, #-8]
  40dbb8:	mov	x0, x27
  40dbbc:	mov	x2, x26
  40dbc0:	bl	4015a0 <strncmp@plt>
  40dbc4:	cbnz	w0, 40dba8 <sqrt@plt+0xc418>
  40dbc8:	mov	x0, x27
  40dbcc:	bl	4014a0 <strlen@plt>
  40dbd0:	ldur	x8, [x29, #-40]
  40dbd4:	cmp	x8, x0
  40dbd8:	b.eq	40dc2c <sqrt@plt+0xc49c>  // b.none
  40dbdc:	ldur	w8, [x29, #-32]
  40dbe0:	cmp	x23, #0x0
  40dbe4:	csel	x23, x21, x23, eq  // eq = none
  40dbe8:	csinc	w25, w25, wzr, eq  // eq = none
  40dbec:	csel	w8, w24, w8, eq  // eq = none
  40dbf0:	stur	w8, [x29, #-32]
  40dbf4:	b	40dba8 <sqrt@plt+0xc418>
  40dbf8:	cbz	w25, 40dc44 <sqrt@plt+0xc4b4>
  40dbfc:	ldur	w8, [x29, #-12]
  40dc00:	cbnz	w8, 40de34 <sqrt@plt+0xc6a4>
  40dc04:	ldur	x20, [x29, #-8]
  40dc08:	ldur	w21, [x29, #-44]
  40dc0c:	mov	x0, x20
  40dc10:	bl	4014a0 <strlen@plt>
  40dc14:	add	x8, x20, x0
  40dc18:	add	w9, w21, #0x1
  40dc1c:	str	x8, [x19, #32]
  40dc20:	str	w9, [x19]
  40dc24:	mov	w27, #0x3f                  	// #63
  40dc28:	b	40d8ec <sqrt@plt+0xc15c>
  40dc2c:	mov	w25, w24
  40dc30:	ldr	x24, [sp, #32]
  40dc34:	ldur	w9, [x29, #-12]
  40dc38:	ldur	w10, [x29, #-44]
  40dc3c:	mov	x23, x21
  40dc40:	b	40dc58 <sqrt@plt+0xc4c8>
  40dc44:	ldr	x24, [sp, #32]
  40dc48:	ldur	w9, [x29, #-12]
  40dc4c:	ldur	w10, [x29, #-44]
  40dc50:	ldur	w25, [x29, #-32]
  40dc54:	cbz	x23, 40dc78 <sqrt@plt+0xc4e8>
  40dc58:	ldr	w8, [x23, #8]
  40dc5c:	cbz	w22, 40dce4 <sqrt@plt+0xc554>
  40dc60:	cbz	w8, 40dd90 <sqrt@plt+0xc600>
  40dc64:	ldr	x22, [sp, #40]
  40dc68:	ldur	x21, [x29, #-8]
  40dc6c:	add	x8, x28, #0x1
  40dc70:	str	x8, [x19, #16]
  40dc74:	b	40dd10 <sqrt@plt+0xc580>
  40dc78:	ldr	x8, [sp, #40]
  40dc7c:	mov	w27, #0x57                  	// #87
  40dc80:	str	xzr, [x8]
  40dc84:	b	40d8ec <sqrt@plt+0xc15c>
  40dc88:	ldr	w8, [x19, #44]
  40dc8c:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dc90:	ldr	x0, [x9, #512]
  40dc94:	ldr	x2, [x20]
  40dc98:	adrp	x9, 412000 <_ZdlPvm@@Base+0x28c4>
  40dc9c:	adrp	x10, 412000 <_ZdlPvm@@Base+0x28c4>
  40dca0:	add	x9, x9, #0x169
  40dca4:	add	x10, x10, #0x183
  40dca8:	cmp	w8, #0x0
  40dcac:	csel	x1, x10, x9, eq  // eq = none
  40dcb0:	mov	w3, w27
  40dcb4:	bl	4014b0 <fprintf@plt>
  40dcb8:	b	40da5c <sqrt@plt+0xc2cc>
  40dcbc:	ldr	w8, [sp, #52]
  40dcc0:	cmp	w23, w8
  40dcc4:	b.ne	40dddc <sqrt@plt+0xc64c>  // b.any
  40dcc8:	cbnz	w26, 40df14 <sqrt@plt+0xc784>
  40dccc:	str	w27, [x19, #8]
  40dcd0:	ldrb	w8, [x24]
  40dcd4:	mov	w9, #0x3f                  	// #63
  40dcd8:	cmp	w8, #0x3a
  40dcdc:	csel	w27, w8, w9, eq  // eq = none
  40dce0:	b	40db04 <sqrt@plt+0xc374>
  40dce4:	ldr	x22, [sp, #40]
  40dce8:	ldur	x21, [x29, #-8]
  40dcec:	cmp	w8, #0x1
  40dcf0:	b.ne	40dd10 <sqrt@plt+0xc580>  // b.any
  40dcf4:	ldr	w8, [sp, #52]
  40dcf8:	cmp	w10, w8
  40dcfc:	b.ge	40de0c <sqrt@plt+0xc67c>  // b.tcont
  40dd00:	add	w8, w10, #0x1
  40dd04:	str	w8, [x19]
  40dd08:	ldr	x8, [x20, w10, sxtw #3]
  40dd0c:	b	40dc70 <sqrt@plt+0xc4e0>
  40dd10:	mov	x0, x21
  40dd14:	bl	4014a0 <strlen@plt>
  40dd18:	add	x8, x21, x0
  40dd1c:	str	x8, [x22]
  40dd20:	ldur	x8, [x29, #-24]
  40dd24:	cbz	x8, 40dd2c <sqrt@plt+0xc59c>
  40dd28:	str	w25, [x8]
  40dd2c:	ldr	x8, [x23, #16]
  40dd30:	ldr	w27, [x23, #24]
  40dd34:	cbz	x8, 40d8ec <sqrt@plt+0xc15c>
  40dd38:	str	w27, [x8]
  40dd3c:	mov	w27, wzr
  40dd40:	b	40d8ec <sqrt@plt+0xc15c>
  40dd44:	ldur	w8, [x29, #-12]
  40dd48:	cbnz	w8, 40dec8 <sqrt@plt+0xc738>
  40dd4c:	mov	x0, x25
  40dd50:	bl	4014a0 <strlen@plt>
  40dd54:	add	x8, x25, x0
  40dd58:	str	x8, [x19, #32]
  40dd5c:	ldr	w8, [x28, #24]
  40dd60:	str	w8, [x19, #8]
  40dd64:	b	40de20 <sqrt@plt+0xc690>
  40dd68:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dd6c:	ldr	x0, [x8, #512]
  40dd70:	ldr	x2, [x20]
  40dd74:	cmp	w9, #0x2d
  40dd78:	b.ne	40ddf0 <sqrt@plt+0xc660>  // b.any
  40dd7c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40dd80:	add	x1, x1, #0x129
  40dd84:	mov	x3, x25
  40dd88:	bl	4014b0 <fprintf@plt>
  40dd8c:	b	40d9b0 <sqrt@plt+0xc220>
  40dd90:	ldr	x19, [sp, #40]
  40dd94:	cbnz	w9, 40deec <sqrt@plt+0xc75c>
  40dd98:	ldur	x20, [x29, #-8]
  40dd9c:	mov	x0, x20
  40dda0:	bl	4014a0 <strlen@plt>
  40dda4:	add	x8, x20, x0
  40dda8:	str	x8, [x19]
  40ddac:	mov	w27, #0x3f                  	// #63
  40ddb0:	b	40d8ec <sqrt@plt+0xc15c>
  40ddb4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ddb8:	ldr	x0, [x8, #512]
  40ddbc:	ldr	x2, [x20]
  40ddc0:	ldr	x3, [sp, #56]
  40ddc4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40ddc8:	add	x1, x1, #0x8b
  40ddcc:	bl	4014b0 <fprintf@plt>
  40ddd0:	ldr	x25, [x19, #32]
  40ddd4:	ldr	w23, [x19]
  40ddd8:	b	40d920 <sqrt@plt+0xc190>
  40dddc:	add	w8, w23, #0x1
  40dde0:	str	w8, [x19]
  40dde4:	ldr	x8, [x20, w23, sxtw #3]
  40dde8:	str	x8, [x19, #16]
  40ddec:	b	40db04 <sqrt@plt+0xc374>
  40ddf0:	ldr	x8, [sp, #56]
  40ddf4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40ddf8:	add	x1, x1, #0x149
  40ddfc:	mov	x4, x25
  40de00:	ldrb	w3, [x8]
  40de04:	bl	4014b0 <fprintf@plt>
  40de08:	b	40d9b0 <sqrt@plt+0xc220>
  40de0c:	cbnz	w9, 40df34 <sqrt@plt+0xc7a4>
  40de10:	mov	x0, x21
  40de14:	bl	4014a0 <strlen@plt>
  40de18:	add	x8, x21, x0
  40de1c:	str	x8, [x22]
  40de20:	ldrb	w8, [x24]
  40de24:	mov	w9, #0x3f                  	// #63
  40de28:	cmp	w8, #0x3a
  40de2c:	csel	w27, w8, w9, eq  // eq = none
  40de30:	b	40d8ec <sqrt@plt+0xc15c>
  40de34:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40de38:	ldr	x0, [x8, #512]
  40de3c:	ldur	w8, [x29, #-44]
  40de40:	ldr	x2, [x20]
  40de44:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40de48:	add	x1, x1, #0x1c4
  40de4c:	ldr	x3, [x20, w8, sxtw #3]
  40de50:	bl	4014b0 <fprintf@plt>
  40de54:	ldr	x20, [x19, #32]
  40de58:	ldr	w21, [x19]
  40de5c:	b	40dc0c <sqrt@plt+0xc47c>
  40de60:	ldr	x10, [sp, #56]
  40de64:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40de68:	ldr	x0, [x9, #512]
  40de6c:	ldr	x2, [x20]
  40de70:	ldrb	w8, [x10, #1]
  40de74:	cmp	w8, #0x2d
  40de78:	b.ne	40deb0 <sqrt@plt+0xc720>  // b.any
  40de7c:	ldr	x3, [x28]
  40de80:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40de84:	add	x1, x1, #0xa9
  40de88:	bl	4014b0 <fprintf@plt>
  40de8c:	b	40db14 <sqrt@plt+0xc384>
  40de90:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40de94:	ldr	x0, [x8, #512]
  40de98:	ldr	x2, [x20]
  40de9c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40dea0:	add	x1, x1, #0x19d
  40dea4:	mov	w3, w27
  40dea8:	bl	4014b0 <fprintf@plt>
  40deac:	b	40da9c <sqrt@plt+0xc30c>
  40deb0:	ldrb	w3, [x10]
  40deb4:	ldr	x4, [x28]
  40deb8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40debc:	add	x1, x1, #0xd6
  40dec0:	bl	4014b0 <fprintf@plt>
  40dec4:	b	40db14 <sqrt@plt+0xc384>
  40dec8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40decc:	ldr	x0, [x8, #512]
  40ded0:	ldr	x2, [x20]
  40ded4:	ldr	x3, [sp, #56]
  40ded8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40dedc:	add	x1, x1, #0x103
  40dee0:	bl	4014b0 <fprintf@plt>
  40dee4:	ldr	x25, [x22]
  40dee8:	b	40dd4c <sqrt@plt+0xc5bc>
  40deec:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40def0:	ldr	x2, [x20]
  40def4:	ldr	x0, [x8, #512]
  40def8:	ldr	x3, [x23]
  40defc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40df00:	add	x1, x1, #0x1e5
  40df04:	bl	4014b0 <fprintf@plt>
  40df08:	ldr	x8, [x19]
  40df0c:	stur	x8, [x29, #-8]
  40df10:	b	40dd98 <sqrt@plt+0xc608>
  40df14:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40df18:	ldr	x0, [x8, #512]
  40df1c:	ldr	x2, [x20]
  40df20:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40df24:	add	x1, x1, #0x19d
  40df28:	mov	w3, w27
  40df2c:	bl	4014b0 <fprintf@plt>
  40df30:	b	40dccc <sqrt@plt+0xc53c>
  40df34:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40df38:	add	x9, x20, w10, sxtw #3
  40df3c:	ldr	x2, [x20]
  40df40:	ldr	x0, [x8, #512]
  40df44:	ldur	x3, [x9, #-8]
  40df48:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40df4c:	add	x1, x1, #0x103
  40df50:	bl	4014b0 <fprintf@plt>
  40df54:	ldr	x21, [x22]
  40df58:	b	40de10 <sqrt@plt+0xc680>
  40df5c:	stp	x29, x30, [sp, #-32]!
  40df60:	stp	x20, x19, [sp, #16]
  40df64:	adrp	x20, 425000 <_Znam@GLIBCXX_3.4>
  40df68:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  40df6c:	ldr	w9, [x20, #1480]
  40df70:	ldr	w8, [x8, #1484]
  40df74:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40df78:	add	x19, x19, #0xf60
  40df7c:	mov	x7, x19
  40df80:	mov	x29, sp
  40df84:	stp	w9, w8, [x19]
  40df88:	bl	40d1f4 <sqrt@plt+0xba64>
  40df8c:	ldr	w8, [x19]
  40df90:	ldr	x9, [x19, #16]
  40df94:	ldr	w11, [x19, #8]
  40df98:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40df9c:	str	w8, [x20, #1480]
  40dfa0:	ldp	x20, x19, [sp, #16]
  40dfa4:	adrp	x12, 425000 <_Znam@GLIBCXX_3.4>
  40dfa8:	str	x9, [x10, #1064]
  40dfac:	str	w11, [x12, #1488]
  40dfb0:	ldp	x29, x30, [sp], #32
  40dfb4:	ret
  40dfb8:	stp	x29, x30, [sp, #-32]!
  40dfbc:	stp	x20, x19, [sp, #16]
  40dfc0:	adrp	x20, 425000 <_Znam@GLIBCXX_3.4>
  40dfc4:	adrp	x8, 425000 <_Znam@GLIBCXX_3.4>
  40dfc8:	ldr	w9, [x20, #1480]
  40dfcc:	ldr	w8, [x8, #1484]
  40dfd0:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dfd4:	add	x19, x19, #0xf60
  40dfd8:	mov	w6, #0x1                   	// #1
  40dfdc:	mov	x3, xzr
  40dfe0:	mov	x4, xzr
  40dfe4:	mov	w5, wzr
  40dfe8:	mov	x7, x19
  40dfec:	mov	x29, sp
  40dff0:	stp	w9, w8, [x19]
  40dff4:	bl	40d1f4 <sqrt@plt+0xba64>
  40dff8:	ldr	w8, [x19]
  40dffc:	ldr	x9, [x19, #16]
  40e000:	ldr	w11, [x19, #8]
  40e004:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40e008:	str	w8, [x20, #1480]
  40e00c:	ldp	x20, x19, [sp, #16]
  40e010:	adrp	x12, 425000 <_Znam@GLIBCXX_3.4>
  40e014:	str	x9, [x10, #1064]
  40e018:	str	w11, [x12, #1488]
  40e01c:	ldp	x29, x30, [sp], #32
  40e020:	ret
  40e024:	mov	w5, wzr
  40e028:	mov	w6, wzr
  40e02c:	b	40df5c <sqrt@plt+0xc7cc>
  40e030:	mov	x7, x5
  40e034:	mov	w5, wzr
  40e038:	mov	w6, wzr
  40e03c:	b	40d1f4 <sqrt@plt+0xba64>
  40e040:	mov	w5, #0x1                   	// #1
  40e044:	mov	w6, wzr
  40e048:	b	40df5c <sqrt@plt+0xc7cc>
  40e04c:	mov	x7, x5
  40e050:	mov	w5, #0x1                   	// #1
  40e054:	mov	w6, wzr
  40e058:	b	40d1f4 <sqrt@plt+0xba64>
  40e05c:	stp	xzr, xzr, [x0]
  40e060:	ret
  40e064:	stp	x29, x30, [sp, #-32]!
  40e068:	str	x19, [sp, #16]
  40e06c:	mov	x29, sp
  40e070:	mov	w8, #0x11                  	// #17
  40e074:	mov	x19, x0
  40e078:	str	w8, [x0, #8]
  40e07c:	mov	w0, #0x110                 	// #272
  40e080:	bl	401440 <_Znam@plt>
  40e084:	movi	v0.2d, #0x0
  40e088:	stp	q0, q0, [x0]
  40e08c:	stp	q0, q0, [x0, #32]
  40e090:	stp	q0, q0, [x0, #64]
  40e094:	stp	q0, q0, [x0, #96]
  40e098:	stp	q0, q0, [x0, #128]
  40e09c:	stp	q0, q0, [x0, #160]
  40e0a0:	stp	q0, q0, [x0, #192]
  40e0a4:	stp	q0, q0, [x0, #224]
  40e0a8:	str	q0, [x0, #256]
  40e0ac:	str	x0, [x19]
  40e0b0:	str	wzr, [x19, #12]
  40e0b4:	ldr	x19, [sp, #16]
  40e0b8:	ldp	x29, x30, [sp], #32
  40e0bc:	ret
  40e0c0:	stp	x29, x30, [sp, #-48]!
  40e0c4:	stp	x20, x19, [sp, #32]
  40e0c8:	mov	x19, x0
  40e0cc:	ldr	w8, [x0, #8]
  40e0d0:	ldr	x0, [x0]
  40e0d4:	str	x21, [sp, #16]
  40e0d8:	mov	x29, sp
  40e0dc:	cbz	w8, 40e108 <sqrt@plt+0xc978>
  40e0e0:	mov	x20, xzr
  40e0e4:	mov	x21, xzr
  40e0e8:	ldr	x0, [x0, x20]
  40e0ec:	bl	401510 <free@plt>
  40e0f0:	ldr	w8, [x19, #8]
  40e0f4:	ldr	x0, [x19]
  40e0f8:	add	x21, x21, #0x1
  40e0fc:	add	x20, x20, #0x10
  40e100:	cmp	x21, x8
  40e104:	b.cc	40e0e8 <sqrt@plt+0xc958>  // b.lo, b.ul, b.last
  40e108:	cbz	x0, 40e11c <sqrt@plt+0xc98c>
  40e10c:	ldp	x20, x19, [sp, #32]
  40e110:	ldr	x21, [sp, #16]
  40e114:	ldp	x29, x30, [sp], #48
  40e118:	b	401640 <_ZdaPv@plt>
  40e11c:	ldp	x20, x19, [sp, #32]
  40e120:	ldr	x21, [sp, #16]
  40e124:	ldp	x29, x30, [sp], #48
  40e128:	ret
  40e12c:	stp	x29, x30, [sp, #-96]!
  40e130:	stp	x28, x27, [sp, #16]
  40e134:	stp	x26, x25, [sp, #32]
  40e138:	stp	x24, x23, [sp, #48]
  40e13c:	stp	x22, x21, [sp, #64]
  40e140:	stp	x20, x19, [sp, #80]
  40e144:	mov	x29, sp
  40e148:	mov	x19, x2
  40e14c:	mov	x21, x1
  40e150:	mov	x20, x0
  40e154:	cbnz	x1, 40e168 <sqrt@plt+0xc9d8>
  40e158:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40e15c:	add	x1, x1, #0x223
  40e160:	mov	w0, #0x1f                  	// #31
  40e164:	bl	4085a8 <sqrt@plt+0x6e18>
  40e168:	mov	x0, x21
  40e16c:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40e170:	ldr	w24, [x20, #8]
  40e174:	ldr	x22, [x20]
  40e178:	mov	x23, x0
  40e17c:	udiv	x8, x0, x24
  40e180:	msub	x27, x8, x24, x0
  40e184:	lsl	x8, x27, #4
  40e188:	ldr	x25, [x22, x8]
  40e18c:	cbz	x25, 40e1d8 <sqrt@plt+0xca48>
  40e190:	mov	x0, x25
  40e194:	mov	x1, x21
  40e198:	bl	401680 <strcmp@plt>
  40e19c:	cbz	w0, 40e1cc <sqrt@plt+0xca3c>
  40e1a0:	cmp	w27, #0x0
  40e1a4:	csel	w8, w24, w27, eq  // eq = none
  40e1a8:	sub	w27, w8, #0x1
  40e1ac:	lsl	x8, x27, #4
  40e1b0:	ldr	x25, [x22, x8]
  40e1b4:	cbz	x25, 40e1d8 <sqrt@plt+0xca48>
  40e1b8:	mov	x0, x25
  40e1bc:	mov	x1, x21
  40e1c0:	bl	401680 <strcmp@plt>
  40e1c4:	cbnz	w0, 40e1a0 <sqrt@plt+0xca10>
  40e1c8:	mov	w27, w27
  40e1cc:	add	x8, x22, x27, lsl #4
  40e1d0:	str	x19, [x8, #8]
  40e1d4:	b	40e324 <sqrt@plt+0xcb94>
  40e1d8:	cbz	x19, 40e2ac <sqrt@plt+0xcb1c>
  40e1dc:	ldr	w8, [x20, #12]
  40e1e0:	cmp	w24, w8, lsl #2
  40e1e4:	b.hi	40e2f0 <sqrt@plt+0xcb60>  // b.pmore
  40e1e8:	mov	w0, w24
  40e1ec:	bl	40fb64 <_ZdlPvm@@Base+0x428>
  40e1f0:	mov	w28, w0
  40e1f4:	lsl	x27, x28, #4
  40e1f8:	mov	w25, w0
  40e1fc:	str	w0, [x20, #8]
  40e200:	mov	x0, x27
  40e204:	bl	401440 <_Znam@plt>
  40e208:	mov	x26, x0
  40e20c:	cbz	w25, 40e220 <sqrt@plt+0xca90>
  40e210:	mov	x0, x26
  40e214:	mov	w1, wzr
  40e218:	mov	x2, x27
  40e21c:	bl	401520 <memset@plt>
  40e220:	str	x26, [x20]
  40e224:	cbz	w24, 40e2c0 <sqrt@plt+0xcb30>
  40e228:	mov	x25, xzr
  40e22c:	b	40e240 <sqrt@plt+0xcab0>
  40e230:	bl	401510 <free@plt>
  40e234:	add	x25, x25, #0x1
  40e238:	cmp	x25, x24
  40e23c:	b.eq	40e2b4 <sqrt@plt+0xcb24>  // b.none
  40e240:	add	x26, x22, x25, lsl #4
  40e244:	ldr	x0, [x26]
  40e248:	cbz	x0, 40e234 <sqrt@plt+0xcaa4>
  40e24c:	mov	x27, x26
  40e250:	ldr	x8, [x27, #8]!
  40e254:	cbz	x8, 40e230 <sqrt@plt+0xcaa0>
  40e258:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40e25c:	ldr	w10, [x20, #8]
  40e260:	ldr	x8, [x20]
  40e264:	udiv	x9, x0, x10
  40e268:	msub	x9, x9, x10, x0
  40e26c:	add	x11, x8, x9, lsl #4
  40e270:	ldr	x12, [x11]
  40e274:	cbz	x12, 40e294 <sqrt@plt+0xcb04>
  40e278:	cmp	w9, #0x0
  40e27c:	csel	w9, w10, w9, eq  // eq = none
  40e280:	sub	w9, w9, #0x1
  40e284:	add	x11, x8, w9, uxtw #4
  40e288:	ldr	x12, [x11]
  40e28c:	cbnz	x12, 40e278 <sqrt@plt+0xcae8>
  40e290:	mov	w9, w9
  40e294:	ldr	x10, [x26]
  40e298:	add	x8, x8, x9, lsl #4
  40e29c:	str	x10, [x11]
  40e2a0:	ldr	x10, [x27]
  40e2a4:	str	x10, [x8, #8]
  40e2a8:	b	40e234 <sqrt@plt+0xcaa4>
  40e2ac:	mov	x25, xzr
  40e2b0:	b	40e324 <sqrt@plt+0xcb94>
  40e2b4:	ldr	w28, [x20, #8]
  40e2b8:	ldr	x26, [x20]
  40e2bc:	mov	w25, w28
  40e2c0:	udiv	x8, x23, x28
  40e2c4:	msub	x27, x8, x28, x23
  40e2c8:	lsl	x8, x27, #4
  40e2cc:	ldr	x8, [x26, x8]
  40e2d0:	cbz	x8, 40e2e4 <sqrt@plt+0xcb54>
  40e2d4:	cmp	w27, #0x0
  40e2d8:	csel	w8, w25, w27, eq  // eq = none
  40e2dc:	sub	w27, w8, #0x1
  40e2e0:	b	40e2c8 <sqrt@plt+0xcb38>
  40e2e4:	cbz	x22, 40e2f0 <sqrt@plt+0xcb60>
  40e2e8:	mov	x0, x22
  40e2ec:	bl	401640 <_ZdaPv@plt>
  40e2f0:	mov	x0, x21
  40e2f4:	bl	4014a0 <strlen@plt>
  40e2f8:	add	x0, x0, #0x1
  40e2fc:	bl	4016a0 <malloc@plt>
  40e300:	mov	x1, x21
  40e304:	mov	x25, x0
  40e308:	bl	401550 <strcpy@plt>
  40e30c:	ldr	x8, [x20]
  40e310:	add	x8, x8, w27, uxtw #4
  40e314:	stp	x0, x19, [x8]
  40e318:	ldr	w8, [x20, #12]
  40e31c:	add	w8, w8, #0x1
  40e320:	str	w8, [x20, #12]
  40e324:	mov	x0, x25
  40e328:	ldp	x20, x19, [sp, #80]
  40e32c:	ldp	x22, x21, [sp, #64]
  40e330:	ldp	x24, x23, [sp, #48]
  40e334:	ldp	x26, x25, [sp, #32]
  40e338:	ldp	x28, x27, [sp, #16]
  40e33c:	ldp	x29, x30, [sp], #96
  40e340:	ret
  40e344:	stp	x29, x30, [sp, #-48]!
  40e348:	stp	x22, x21, [sp, #16]
  40e34c:	stp	x20, x19, [sp, #32]
  40e350:	mov	x29, sp
  40e354:	mov	x19, x1
  40e358:	mov	x20, x0
  40e35c:	cbnz	x1, 40e370 <sqrt@plt+0xcbe0>
  40e360:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40e364:	add	x1, x1, #0x223
  40e368:	mov	w0, #0x1f                  	// #31
  40e36c:	bl	4085a8 <sqrt@plt+0x6e18>
  40e370:	mov	x0, x19
  40e374:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40e378:	ldr	w22, [x20, #8]
  40e37c:	ldr	x20, [x20]
  40e380:	udiv	x8, x0, x22
  40e384:	msub	x21, x8, x22, x0
  40e388:	lsl	x8, x21, #4
  40e38c:	ldr	x0, [x20, x8]
  40e390:	cbz	x0, 40e3d0 <sqrt@plt+0xcc40>
  40e394:	mov	x1, x19
  40e398:	bl	401680 <strcmp@plt>
  40e39c:	cbz	w0, 40e3c8 <sqrt@plt+0xcc38>
  40e3a0:	cmp	w21, #0x0
  40e3a4:	csel	w8, w22, w21, eq  // eq = none
  40e3a8:	sub	w21, w8, #0x1
  40e3ac:	lsl	x8, x21, #4
  40e3b0:	ldr	x0, [x20, x8]
  40e3b4:	cbz	x0, 40e3d0 <sqrt@plt+0xcc40>
  40e3b8:	mov	x1, x19
  40e3bc:	bl	401680 <strcmp@plt>
  40e3c0:	cbnz	w0, 40e3a0 <sqrt@plt+0xcc10>
  40e3c4:	mov	w21, w21
  40e3c8:	add	x8, x20, x21, lsl #4
  40e3cc:	ldr	x0, [x8, #8]
  40e3d0:	ldp	x20, x19, [sp, #32]
  40e3d4:	ldp	x22, x21, [sp, #16]
  40e3d8:	ldp	x29, x30, [sp], #48
  40e3dc:	ret
  40e3e0:	stp	x29, x30, [sp, #-80]!
  40e3e4:	str	x25, [sp, #16]
  40e3e8:	stp	x24, x23, [sp, #32]
  40e3ec:	stp	x22, x21, [sp, #48]
  40e3f0:	stp	x20, x19, [sp, #64]
  40e3f4:	mov	x29, sp
  40e3f8:	ldr	x21, [x1]
  40e3fc:	mov	x19, x1
  40e400:	mov	x20, x0
  40e404:	cbnz	x21, 40e418 <sqrt@plt+0xcc88>
  40e408:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40e40c:	add	x1, x1, #0x223
  40e410:	mov	w0, #0x1f                  	// #31
  40e414:	bl	4085a8 <sqrt@plt+0x6e18>
  40e418:	mov	x0, x21
  40e41c:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40e420:	ldr	w24, [x20, #8]
  40e424:	ldr	x25, [x20]
  40e428:	udiv	x8, x0, x24
  40e42c:	msub	x23, x8, x24, x0
  40e430:	lsl	x8, x23, #4
  40e434:	ldr	x22, [x25, x8]
  40e438:	cbz	x22, 40e48c <sqrt@plt+0xccfc>
  40e43c:	mov	x0, x22
  40e440:	mov	x1, x21
  40e444:	bl	401680 <strcmp@plt>
  40e448:	cbz	w0, 40e478 <sqrt@plt+0xcce8>
  40e44c:	cmp	w23, #0x0
  40e450:	csel	w8, w24, w23, eq  // eq = none
  40e454:	sub	w23, w8, #0x1
  40e458:	lsl	x8, x23, #4
  40e45c:	ldr	x22, [x25, x8]
  40e460:	cbz	x22, 40e48c <sqrt@plt+0xccfc>
  40e464:	mov	x0, x22
  40e468:	mov	x1, x21
  40e46c:	bl	401680 <strcmp@plt>
  40e470:	cbnz	w0, 40e44c <sqrt@plt+0xccbc>
  40e474:	mov	w23, w23
  40e478:	str	x22, [x19]
  40e47c:	ldr	x8, [x20]
  40e480:	add	x8, x8, x23, lsl #4
  40e484:	ldr	x0, [x8, #8]
  40e488:	b	40e490 <sqrt@plt+0xcd00>
  40e48c:	mov	x0, xzr
  40e490:	ldp	x20, x19, [sp, #64]
  40e494:	ldp	x22, x21, [sp, #48]
  40e498:	ldp	x24, x23, [sp, #32]
  40e49c:	ldr	x25, [sp, #16]
  40e4a0:	ldp	x29, x30, [sp], #80
  40e4a4:	ret
  40e4a8:	str	x1, [x0]
  40e4ac:	str	wzr, [x0, #8]
  40e4b0:	ret
  40e4b4:	ldr	x10, [x0]
  40e4b8:	ldr	w8, [x0, #8]
  40e4bc:	ldr	w9, [x10, #8]
  40e4c0:	cmp	w8, w9
  40e4c4:	b.cs	40e4ec <sqrt@plt+0xcd5c>  // b.hs, b.nlast
  40e4c8:	ldr	x10, [x10]
  40e4cc:	add	x11, x10, x8, lsl #4
  40e4d0:	ldr	x12, [x11]
  40e4d4:	cbnz	x12, 40e4f4 <sqrt@plt+0xcd64>
  40e4d8:	add	x8, x8, #0x1
  40e4dc:	cmp	w9, w8
  40e4e0:	add	x11, x11, #0x10
  40e4e4:	str	w8, [x0, #8]
  40e4e8:	b.ne	40e4d0 <sqrt@plt+0xcd40>  // b.any
  40e4ec:	mov	w0, wzr
  40e4f0:	ret
  40e4f4:	str	x12, [x1]
  40e4f8:	add	x9, x10, w8, uxtw #4
  40e4fc:	ldr	x9, [x9, #8]
  40e500:	add	w8, w8, #0x1
  40e504:	str	x9, [x2]
  40e508:	str	w8, [x0, #8]
  40e50c:	mov	w0, #0x1                   	// #1
  40e510:	ret
  40e514:	stp	x29, x30, [sp, #-48]!
  40e518:	str	x21, [sp, #16]
  40e51c:	stp	x20, x19, [sp, #32]
  40e520:	mov	x29, sp
  40e524:	adrp	x21, 425000 <_Znam@GLIBCXX_3.4>
  40e528:	adrp	x19, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e52c:	mov	x20, #0xffffffffffffe500    	// #-6912
  40e530:	add	x21, x21, #0x5d8
  40e534:	add	x19, x19, #0xf98
  40e538:	mov	w0, #0x8                   	// #8
  40e53c:	bl	401440 <_Znam@plt>
  40e540:	add	x8, x21, x20
  40e544:	ldr	x9, [x8, #6920]
  40e548:	ldr	x1, [x8, #6912]
  40e54c:	mov	x2, x0
  40e550:	str	x9, [x0]
  40e554:	mov	x0, x19
  40e558:	bl	40e12c <sqrt@plt+0xc99c>
  40e55c:	adds	x20, x20, #0x10
  40e560:	b.ne	40e538 <sqrt@plt+0xcda8>  // b.any
  40e564:	ldp	x20, x19, [sp, #32]
  40e568:	ldr	x21, [sp, #16]
  40e56c:	ldp	x29, x30, [sp], #48
  40e570:	ret
  40e574:	stp	x29, x30, [sp, #-48]!
  40e578:	stp	x22, x21, [sp, #16]
  40e57c:	stp	x20, x19, [sp, #32]
  40e580:	mov	x29, sp
  40e584:	mov	x19, x0
  40e588:	cbnz	x0, 40e59c <sqrt@plt+0xce0c>
  40e58c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40e590:	add	x1, x1, #0x223
  40e594:	mov	w0, #0x1f                  	// #31
  40e598:	bl	4085a8 <sqrt@plt+0x6e18>
  40e59c:	mov	x0, x19
  40e5a0:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40e5a4:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e5a8:	add	x8, x8, #0xf98
  40e5ac:	ldr	w22, [x8, #8]
  40e5b0:	ldr	x20, [x8]
  40e5b4:	udiv	x8, x0, x22
  40e5b8:	msub	x21, x8, x22, x0
  40e5bc:	lsl	x8, x21, #4
  40e5c0:	ldr	x0, [x20, x8]
  40e5c4:	cbz	x0, 40e614 <sqrt@plt+0xce84>
  40e5c8:	mov	x1, x19
  40e5cc:	bl	401680 <strcmp@plt>
  40e5d0:	cbz	w0, 40e5fc <sqrt@plt+0xce6c>
  40e5d4:	cmp	w21, #0x0
  40e5d8:	csel	w8, w22, w21, eq  // eq = none
  40e5dc:	sub	w21, w8, #0x1
  40e5e0:	lsl	x8, x21, #4
  40e5e4:	ldr	x0, [x20, x8]
  40e5e8:	cbz	x0, 40e614 <sqrt@plt+0xce84>
  40e5ec:	mov	x1, x19
  40e5f0:	bl	401680 <strcmp@plt>
  40e5f4:	cbnz	w0, 40e5d4 <sqrt@plt+0xce44>
  40e5f8:	mov	w21, w21
  40e5fc:	add	x8, x20, x21, lsl #4
  40e600:	ldr	x8, [x8, #8]
  40e604:	cbz	x8, 40e610 <sqrt@plt+0xce80>
  40e608:	ldr	x0, [x8]
  40e60c:	b	40e614 <sqrt@plt+0xce84>
  40e610:	mov	x0, xzr
  40e614:	ldp	x20, x19, [sp, #32]
  40e618:	ldp	x22, x21, [sp, #16]
  40e61c:	ldp	x29, x30, [sp], #48
  40e620:	ret
  40e624:	mov	w8, w0
  40e628:	tbnz	w0, #31, 40e670 <sqrt@plt+0xcee0>
  40e62c:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e630:	mov	w9, #0x6667                	// #26215
  40e634:	add	x0, x0, #0xfbc
  40e638:	movk	w9, #0x6666, lsl #16
  40e63c:	mov	w10, #0xa                   	// #10
  40e640:	smull	x11, w8, w9
  40e644:	lsr	x13, x11, #63
  40e648:	asr	x11, x11, #34
  40e64c:	add	w11, w11, w13
  40e650:	add	w12, w8, #0x9
  40e654:	msub	w8, w11, w10, w8
  40e658:	add	w8, w8, #0x30
  40e65c:	cmp	w12, #0x12
  40e660:	strb	w8, [x0, #-1]!
  40e664:	mov	w8, w11
  40e668:	b.hi	40e640 <sqrt@plt+0xceb0>  // b.pmore
  40e66c:	ret
  40e670:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e674:	mov	w9, #0x6667                	// #26215
  40e678:	add	x0, x0, #0xfbb
  40e67c:	movk	w9, #0x6666, lsl #16
  40e680:	mov	w10, #0xa                   	// #10
  40e684:	smull	x11, w8, w9
  40e688:	lsr	x13, x11, #63
  40e68c:	asr	x11, x11, #34
  40e690:	neg	w12, w8
  40e694:	add	w11, w11, w13
  40e698:	madd	w12, w11, w10, w12
  40e69c:	add	w8, w8, #0x9
  40e6a0:	add	w12, w12, #0x30
  40e6a4:	cmp	w8, #0x12
  40e6a8:	strb	w12, [x0], #-1
  40e6ac:	mov	w8, w11
  40e6b0:	b.hi	40e684 <sqrt@plt+0xcef4>  // b.pmore
  40e6b4:	mov	w8, #0x2d                  	// #45
  40e6b8:	strb	w8, [x0]
  40e6bc:	ret
  40e6c0:	mov	w8, w0
  40e6c4:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e6c8:	mov	w9, #0xcccd                	// #52429
  40e6cc:	add	x0, x0, #0xfd1
  40e6d0:	movk	w9, #0xcccc, lsl #16
  40e6d4:	mov	w10, #0xa                   	// #10
  40e6d8:	umull	x11, w8, w9
  40e6dc:	lsr	x11, x11, #35
  40e6e0:	msub	w12, w11, w10, w8
  40e6e4:	orr	w12, w12, #0x30
  40e6e8:	cmp	w8, #0x9
  40e6ec:	strb	w12, [x0, #-1]!
  40e6f0:	mov	w8, w11
  40e6f4:	b.hi	40e6d8 <sqrt@plt+0xcf48>  // b.pmore
  40e6f8:	ret
  40e6fc:	stp	xzr, xzr, [x0]
  40e700:	ret
  40e704:	stp	x29, x30, [sp, #-32]!
  40e708:	str	x19, [sp, #16]
  40e70c:	mov	x29, sp
  40e710:	mov	w8, #0x11                  	// #17
  40e714:	mov	x19, x0
  40e718:	str	w8, [x0, #8]
  40e71c:	mov	w0, #0x110                 	// #272
  40e720:	bl	401440 <_Znam@plt>
  40e724:	movi	v0.2d, #0x0
  40e728:	stp	q0, q0, [x0]
  40e72c:	stp	q0, q0, [x0, #32]
  40e730:	stp	q0, q0, [x0, #64]
  40e734:	stp	q0, q0, [x0, #96]
  40e738:	stp	q0, q0, [x0, #128]
  40e73c:	stp	q0, q0, [x0, #160]
  40e740:	stp	q0, q0, [x0, #192]
  40e744:	stp	q0, q0, [x0, #224]
  40e748:	str	q0, [x0, #256]
  40e74c:	str	x0, [x19]
  40e750:	str	wzr, [x19, #12]
  40e754:	ldr	x19, [sp, #16]
  40e758:	ldp	x29, x30, [sp], #32
  40e75c:	ret
  40e760:	stp	x29, x30, [sp, #-48]!
  40e764:	stp	x20, x19, [sp, #32]
  40e768:	mov	x19, x0
  40e76c:	ldr	w8, [x0, #8]
  40e770:	ldr	x0, [x0]
  40e774:	str	x21, [sp, #16]
  40e778:	mov	x29, sp
  40e77c:	cbz	w8, 40e7a8 <sqrt@plt+0xd018>
  40e780:	mov	x20, xzr
  40e784:	mov	x21, xzr
  40e788:	ldr	x0, [x0, x20]
  40e78c:	bl	401510 <free@plt>
  40e790:	ldr	w8, [x19, #8]
  40e794:	ldr	x0, [x19]
  40e798:	add	x21, x21, #0x1
  40e79c:	add	x20, x20, #0x10
  40e7a0:	cmp	x21, x8
  40e7a4:	b.cc	40e788 <sqrt@plt+0xcff8>  // b.lo, b.ul, b.last
  40e7a8:	cbz	x0, 40e7bc <sqrt@plt+0xd02c>
  40e7ac:	ldp	x20, x19, [sp, #32]
  40e7b0:	ldr	x21, [sp, #16]
  40e7b4:	ldp	x29, x30, [sp], #48
  40e7b8:	b	401640 <_ZdaPv@plt>
  40e7bc:	ldp	x20, x19, [sp, #32]
  40e7c0:	ldr	x21, [sp, #16]
  40e7c4:	ldp	x29, x30, [sp], #48
  40e7c8:	ret
  40e7cc:	stp	x29, x30, [sp, #-96]!
  40e7d0:	stp	x28, x27, [sp, #16]
  40e7d4:	stp	x26, x25, [sp, #32]
  40e7d8:	stp	x24, x23, [sp, #48]
  40e7dc:	stp	x22, x21, [sp, #64]
  40e7e0:	stp	x20, x19, [sp, #80]
  40e7e4:	mov	x29, sp
  40e7e8:	mov	x19, x2
  40e7ec:	mov	x21, x1
  40e7f0:	mov	x20, x0
  40e7f4:	cbnz	x1, 40e808 <sqrt@plt+0xd078>
  40e7f8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40e7fc:	add	x1, x1, #0xe91
  40e800:	mov	w0, #0x28                  	// #40
  40e804:	bl	4085a8 <sqrt@plt+0x6e18>
  40e808:	mov	x0, x21
  40e80c:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40e810:	ldr	w24, [x20, #8]
  40e814:	ldr	x22, [x20]
  40e818:	mov	x23, x0
  40e81c:	udiv	x8, x0, x24
  40e820:	msub	x27, x8, x24, x0
  40e824:	lsl	x8, x27, #4
  40e828:	ldr	x25, [x22, x8]
  40e82c:	cbz	x25, 40e878 <sqrt@plt+0xd0e8>
  40e830:	mov	x0, x25
  40e834:	mov	x1, x21
  40e838:	bl	401680 <strcmp@plt>
  40e83c:	cbz	w0, 40e86c <sqrt@plt+0xd0dc>
  40e840:	cmp	w27, #0x0
  40e844:	csel	w8, w24, w27, eq  // eq = none
  40e848:	sub	w27, w8, #0x1
  40e84c:	lsl	x8, x27, #4
  40e850:	ldr	x25, [x22, x8]
  40e854:	cbz	x25, 40e878 <sqrt@plt+0xd0e8>
  40e858:	mov	x0, x25
  40e85c:	mov	x1, x21
  40e860:	bl	401680 <strcmp@plt>
  40e864:	cbnz	w0, 40e840 <sqrt@plt+0xd0b0>
  40e868:	mov	w27, w27
  40e86c:	add	x8, x22, x27, lsl #4
  40e870:	str	x19, [x8, #8]
  40e874:	b	40e9c4 <sqrt@plt+0xd234>
  40e878:	cbz	x19, 40e94c <sqrt@plt+0xd1bc>
  40e87c:	ldr	w8, [x20, #12]
  40e880:	cmp	w24, w8, lsl #2
  40e884:	b.hi	40e990 <sqrt@plt+0xd200>  // b.pmore
  40e888:	mov	w0, w24
  40e88c:	bl	40fb64 <_ZdlPvm@@Base+0x428>
  40e890:	mov	w28, w0
  40e894:	lsl	x27, x28, #4
  40e898:	mov	w25, w0
  40e89c:	str	w0, [x20, #8]
  40e8a0:	mov	x0, x27
  40e8a4:	bl	401440 <_Znam@plt>
  40e8a8:	mov	x26, x0
  40e8ac:	cbz	w25, 40e8c0 <sqrt@plt+0xd130>
  40e8b0:	mov	x0, x26
  40e8b4:	mov	w1, wzr
  40e8b8:	mov	x2, x27
  40e8bc:	bl	401520 <memset@plt>
  40e8c0:	str	x26, [x20]
  40e8c4:	cbz	w24, 40e960 <sqrt@plt+0xd1d0>
  40e8c8:	mov	x25, xzr
  40e8cc:	b	40e8e0 <sqrt@plt+0xd150>
  40e8d0:	bl	401510 <free@plt>
  40e8d4:	add	x25, x25, #0x1
  40e8d8:	cmp	x25, x24
  40e8dc:	b.eq	40e954 <sqrt@plt+0xd1c4>  // b.none
  40e8e0:	add	x26, x22, x25, lsl #4
  40e8e4:	ldr	x0, [x26]
  40e8e8:	cbz	x0, 40e8d4 <sqrt@plt+0xd144>
  40e8ec:	mov	x27, x26
  40e8f0:	ldr	x8, [x27, #8]!
  40e8f4:	cbz	x8, 40e8d0 <sqrt@plt+0xd140>
  40e8f8:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40e8fc:	ldr	w10, [x20, #8]
  40e900:	ldr	x8, [x20]
  40e904:	udiv	x9, x0, x10
  40e908:	msub	x9, x9, x10, x0
  40e90c:	add	x11, x8, x9, lsl #4
  40e910:	ldr	x12, [x11]
  40e914:	cbz	x12, 40e934 <sqrt@plt+0xd1a4>
  40e918:	cmp	w9, #0x0
  40e91c:	csel	w9, w10, w9, eq  // eq = none
  40e920:	sub	w9, w9, #0x1
  40e924:	add	x11, x8, w9, uxtw #4
  40e928:	ldr	x12, [x11]
  40e92c:	cbnz	x12, 40e918 <sqrt@plt+0xd188>
  40e930:	mov	w9, w9
  40e934:	ldr	x10, [x26]
  40e938:	add	x8, x8, x9, lsl #4
  40e93c:	str	x10, [x11]
  40e940:	ldr	x10, [x27]
  40e944:	str	x10, [x8, #8]
  40e948:	b	40e8d4 <sqrt@plt+0xd144>
  40e94c:	mov	x25, xzr
  40e950:	b	40e9c4 <sqrt@plt+0xd234>
  40e954:	ldr	w28, [x20, #8]
  40e958:	ldr	x26, [x20]
  40e95c:	mov	w25, w28
  40e960:	udiv	x8, x23, x28
  40e964:	msub	x27, x8, x28, x23
  40e968:	lsl	x8, x27, #4
  40e96c:	ldr	x8, [x26, x8]
  40e970:	cbz	x8, 40e984 <sqrt@plt+0xd1f4>
  40e974:	cmp	w27, #0x0
  40e978:	csel	w8, w25, w27, eq  // eq = none
  40e97c:	sub	w27, w8, #0x1
  40e980:	b	40e968 <sqrt@plt+0xd1d8>
  40e984:	cbz	x22, 40e990 <sqrt@plt+0xd200>
  40e988:	mov	x0, x22
  40e98c:	bl	401640 <_ZdaPv@plt>
  40e990:	mov	x0, x21
  40e994:	bl	4014a0 <strlen@plt>
  40e998:	add	x0, x0, #0x1
  40e99c:	bl	4016a0 <malloc@plt>
  40e9a0:	mov	x1, x21
  40e9a4:	mov	x25, x0
  40e9a8:	bl	401550 <strcpy@plt>
  40e9ac:	ldr	x8, [x20]
  40e9b0:	add	x8, x8, w27, uxtw #4
  40e9b4:	stp	x0, x19, [x8]
  40e9b8:	ldr	w8, [x20, #12]
  40e9bc:	add	w8, w8, #0x1
  40e9c0:	str	w8, [x20, #12]
  40e9c4:	mov	x0, x25
  40e9c8:	ldp	x20, x19, [sp, #80]
  40e9cc:	ldp	x22, x21, [sp, #64]
  40e9d0:	ldp	x24, x23, [sp, #48]
  40e9d4:	ldp	x26, x25, [sp, #32]
  40e9d8:	ldp	x28, x27, [sp, #16]
  40e9dc:	ldp	x29, x30, [sp], #96
  40e9e0:	ret
  40e9e4:	stp	x29, x30, [sp, #-48]!
  40e9e8:	stp	x22, x21, [sp, #16]
  40e9ec:	stp	x20, x19, [sp, #32]
  40e9f0:	mov	x29, sp
  40e9f4:	mov	x19, x1
  40e9f8:	mov	x20, x0
  40e9fc:	cbnz	x1, 40ea10 <sqrt@plt+0xd280>
  40ea00:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40ea04:	add	x1, x1, #0xe91
  40ea08:	mov	w0, #0x28                  	// #40
  40ea0c:	bl	4085a8 <sqrt@plt+0x6e18>
  40ea10:	mov	x0, x19
  40ea14:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40ea18:	ldr	w22, [x20, #8]
  40ea1c:	ldr	x20, [x20]
  40ea20:	udiv	x8, x0, x22
  40ea24:	msub	x21, x8, x22, x0
  40ea28:	lsl	x8, x21, #4
  40ea2c:	ldr	x0, [x20, x8]
  40ea30:	cbz	x0, 40ea70 <sqrt@plt+0xd2e0>
  40ea34:	mov	x1, x19
  40ea38:	bl	401680 <strcmp@plt>
  40ea3c:	cbz	w0, 40ea68 <sqrt@plt+0xd2d8>
  40ea40:	cmp	w21, #0x0
  40ea44:	csel	w8, w22, w21, eq  // eq = none
  40ea48:	sub	w21, w8, #0x1
  40ea4c:	lsl	x8, x21, #4
  40ea50:	ldr	x0, [x20, x8]
  40ea54:	cbz	x0, 40ea70 <sqrt@plt+0xd2e0>
  40ea58:	mov	x1, x19
  40ea5c:	bl	401680 <strcmp@plt>
  40ea60:	cbnz	w0, 40ea40 <sqrt@plt+0xd2b0>
  40ea64:	mov	w21, w21
  40ea68:	add	x8, x20, x21, lsl #4
  40ea6c:	ldr	x0, [x8, #8]
  40ea70:	ldp	x20, x19, [sp, #32]
  40ea74:	ldp	x22, x21, [sp, #16]
  40ea78:	ldp	x29, x30, [sp], #48
  40ea7c:	ret
  40ea80:	stp	x29, x30, [sp, #-80]!
  40ea84:	str	x25, [sp, #16]
  40ea88:	stp	x24, x23, [sp, #32]
  40ea8c:	stp	x22, x21, [sp, #48]
  40ea90:	stp	x20, x19, [sp, #64]
  40ea94:	mov	x29, sp
  40ea98:	ldr	x21, [x1]
  40ea9c:	mov	x19, x1
  40eaa0:	mov	x20, x0
  40eaa4:	cbnz	x21, 40eab8 <sqrt@plt+0xd328>
  40eaa8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40eaac:	add	x1, x1, #0xe91
  40eab0:	mov	w0, #0x28                  	// #40
  40eab4:	bl	4085a8 <sqrt@plt+0x6e18>
  40eab8:	mov	x0, x21
  40eabc:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40eac0:	ldr	w24, [x20, #8]
  40eac4:	ldr	x25, [x20]
  40eac8:	udiv	x8, x0, x24
  40eacc:	msub	x23, x8, x24, x0
  40ead0:	lsl	x8, x23, #4
  40ead4:	ldr	x22, [x25, x8]
  40ead8:	cbz	x22, 40eb2c <sqrt@plt+0xd39c>
  40eadc:	mov	x0, x22
  40eae0:	mov	x1, x21
  40eae4:	bl	401680 <strcmp@plt>
  40eae8:	cbz	w0, 40eb18 <sqrt@plt+0xd388>
  40eaec:	cmp	w23, #0x0
  40eaf0:	csel	w8, w24, w23, eq  // eq = none
  40eaf4:	sub	w23, w8, #0x1
  40eaf8:	lsl	x8, x23, #4
  40eafc:	ldr	x22, [x25, x8]
  40eb00:	cbz	x22, 40eb2c <sqrt@plt+0xd39c>
  40eb04:	mov	x0, x22
  40eb08:	mov	x1, x21
  40eb0c:	bl	401680 <strcmp@plt>
  40eb10:	cbnz	w0, 40eaec <sqrt@plt+0xd35c>
  40eb14:	mov	w23, w23
  40eb18:	str	x22, [x19]
  40eb1c:	ldr	x8, [x20]
  40eb20:	add	x8, x8, x23, lsl #4
  40eb24:	ldr	x0, [x8, #8]
  40eb28:	b	40eb30 <sqrt@plt+0xd3a0>
  40eb2c:	mov	x0, xzr
  40eb30:	ldp	x20, x19, [sp, #64]
  40eb34:	ldp	x22, x21, [sp, #48]
  40eb38:	ldp	x24, x23, [sp, #32]
  40eb3c:	ldr	x25, [sp, #16]
  40eb40:	ldp	x29, x30, [sp], #80
  40eb44:	ret
  40eb48:	str	x1, [x0]
  40eb4c:	str	wzr, [x0, #8]
  40eb50:	ret
  40eb54:	ldr	x10, [x0]
  40eb58:	ldr	w8, [x0, #8]
  40eb5c:	ldr	w9, [x10, #8]
  40eb60:	cmp	w8, w9
  40eb64:	b.cs	40eb8c <sqrt@plt+0xd3fc>  // b.hs, b.nlast
  40eb68:	ldr	x10, [x10]
  40eb6c:	add	x11, x10, x8, lsl #4
  40eb70:	ldr	x12, [x11]
  40eb74:	cbnz	x12, 40eb94 <sqrt@plt+0xd404>
  40eb78:	add	x8, x8, #0x1
  40eb7c:	cmp	w9, w8
  40eb80:	add	x11, x11, #0x10
  40eb84:	str	w8, [x0, #8]
  40eb88:	b.ne	40eb70 <sqrt@plt+0xd3e0>  // b.any
  40eb8c:	mov	w0, wzr
  40eb90:	ret
  40eb94:	str	x12, [x1]
  40eb98:	add	x9, x10, w8, uxtw #4
  40eb9c:	ldr	x9, [x9, #8]
  40eba0:	add	w8, w8, #0x1
  40eba4:	str	x9, [x2]
  40eba8:	str	w8, [x0, #8]
  40ebac:	mov	w0, #0x1                   	// #1
  40ebb0:	ret
  40ebb4:	mov	w8, #0xffffffff            	// #-1
  40ebb8:	str	w8, [x0]
  40ebbc:	str	xzr, [x0, #8]
  40ebc0:	ret
  40ebc4:	stp	x29, x30, [sp, #-32]!
  40ebc8:	str	x19, [sp, #16]
  40ebcc:	mov	x29, sp
  40ebd0:	mov	w8, #0x11                  	// #17
  40ebd4:	mov	x19, x0
  40ebd8:	str	w8, [x0, #8]
  40ebdc:	mov	w0, #0x110                 	// #272
  40ebe0:	bl	401440 <_Znam@plt>
  40ebe4:	mov	w8, #0xffffffff            	// #-1
  40ebe8:	str	xzr, [x0, #8]
  40ebec:	str	xzr, [x0, #24]
  40ebf0:	str	xzr, [x0, #40]
  40ebf4:	str	xzr, [x0, #56]
  40ebf8:	str	xzr, [x0, #72]
  40ebfc:	str	xzr, [x0, #88]
  40ec00:	str	xzr, [x0, #104]
  40ec04:	str	xzr, [x0, #120]
  40ec08:	str	xzr, [x0, #136]
  40ec0c:	str	xzr, [x0, #152]
  40ec10:	str	xzr, [x0, #168]
  40ec14:	str	xzr, [x0, #184]
  40ec18:	str	xzr, [x0, #200]
  40ec1c:	str	xzr, [x0, #216]
  40ec20:	str	xzr, [x0, #232]
  40ec24:	str	xzr, [x0, #248]
  40ec28:	str	xzr, [x0, #264]
  40ec2c:	str	w8, [x0]
  40ec30:	str	w8, [x0, #16]
  40ec34:	str	w8, [x0, #32]
  40ec38:	str	w8, [x0, #48]
  40ec3c:	str	w8, [x0, #64]
  40ec40:	str	w8, [x0, #80]
  40ec44:	str	w8, [x0, #96]
  40ec48:	str	w8, [x0, #112]
  40ec4c:	str	w8, [x0, #128]
  40ec50:	str	w8, [x0, #144]
  40ec54:	str	w8, [x0, #160]
  40ec58:	str	w8, [x0, #176]
  40ec5c:	str	w8, [x0, #192]
  40ec60:	str	w8, [x0, #208]
  40ec64:	str	w8, [x0, #224]
  40ec68:	str	w8, [x0, #240]
  40ec6c:	str	w8, [x0, #256]
  40ec70:	str	x0, [x19]
  40ec74:	str	wzr, [x19, #12]
  40ec78:	ldr	x19, [sp, #16]
  40ec7c:	ldp	x29, x30, [sp], #32
  40ec80:	ret
  40ec84:	stp	x29, x30, [sp, #-48]!
  40ec88:	stp	x20, x19, [sp, #32]
  40ec8c:	mov	x19, x0
  40ec90:	ldr	w9, [x0, #8]
  40ec94:	ldr	x0, [x0]
  40ec98:	str	x21, [sp, #16]
  40ec9c:	mov	x29, sp
  40eca0:	cbz	w9, 40ecdc <sqrt@plt+0xd54c>
  40eca4:	mov	x20, xzr
  40eca8:	mov	w21, #0x8                   	// #8
  40ecac:	b	40ecc0 <sqrt@plt+0xd530>
  40ecb0:	add	x20, x20, #0x1
  40ecb4:	cmp	x20, w9, uxtw
  40ecb8:	add	x21, x21, #0x10
  40ecbc:	b.cs	40ecdc <sqrt@plt+0xd54c>  // b.hs, b.nlast
  40ecc0:	ldr	x8, [x0, x21]
  40ecc4:	cbz	x8, 40ecb0 <sqrt@plt+0xd520>
  40ecc8:	mov	x0, x8
  40eccc:	bl	401640 <_ZdaPv@plt>
  40ecd0:	ldr	w9, [x19, #8]
  40ecd4:	ldr	x0, [x19]
  40ecd8:	b	40ecb0 <sqrt@plt+0xd520>
  40ecdc:	cbz	x0, 40ecf0 <sqrt@plt+0xd560>
  40ece0:	ldp	x20, x19, [sp, #32]
  40ece4:	ldr	x21, [sp, #16]
  40ece8:	ldp	x29, x30, [sp], #48
  40ecec:	b	401640 <_ZdaPv@plt>
  40ecf0:	ldp	x20, x19, [sp, #32]
  40ecf4:	ldr	x21, [sp, #16]
  40ecf8:	ldp	x29, x30, [sp], #48
  40ecfc:	ret
  40ed00:	stp	x29, x30, [sp, #-80]!
  40ed04:	stp	x26, x25, [sp, #16]
  40ed08:	stp	x24, x23, [sp, #32]
  40ed0c:	stp	x22, x21, [sp, #48]
  40ed10:	stp	x20, x19, [sp, #64]
  40ed14:	mov	x29, sp
  40ed18:	mov	x19, x2
  40ed1c:	mov	w21, w1
  40ed20:	mov	x20, x0
  40ed24:	tbz	w1, #31, 40ed38 <sqrt@plt+0xd5a8>
  40ed28:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40ed2c:	add	x1, x1, #0xe91
  40ed30:	mov	w0, #0x2c                  	// #44
  40ed34:	bl	4085a8 <sqrt@plt+0x6e18>
  40ed38:	ldr	w23, [x20, #8]
  40ed3c:	ldr	x22, [x20]
  40ed40:	udiv	w8, w21, w23
  40ed44:	msub	w24, w8, w23, w21
  40ed48:	lsl	x8, x24, #4
  40ed4c:	ldr	w8, [x22, x8]
  40ed50:	tbnz	w8, #31, 40eda0 <sqrt@plt+0xd610>
  40ed54:	cmp	w8, w21
  40ed58:	b.eq	40ed80 <sqrt@plt+0xd5f0>  // b.none
  40ed5c:	cmp	w24, #0x0
  40ed60:	csel	w8, w23, w24, eq  // eq = none
  40ed64:	sub	w24, w8, #0x1
  40ed68:	lsl	x8, x24, #4
  40ed6c:	ldr	w8, [x22, x8]
  40ed70:	tbnz	w8, #31, 40eda0 <sqrt@plt+0xd610>
  40ed74:	cmp	w8, w21
  40ed78:	b.ne	40ed5c <sqrt@plt+0xd5cc>  // b.any
  40ed7c:	mov	w24, w24
  40ed80:	add	x8, x22, x24, lsl #4
  40ed84:	ldr	x0, [x8, #8]
  40ed88:	cbz	x0, 40ed94 <sqrt@plt+0xd604>
  40ed8c:	bl	401640 <_ZdaPv@plt>
  40ed90:	ldr	x22, [x20]
  40ed94:	add	x8, x22, x24, lsl #4
  40ed98:	str	x19, [x8, #8]
  40ed9c:	b	40ef0c <sqrt@plt+0xd77c>
  40eda0:	cbz	x19, 40ef0c <sqrt@plt+0xd77c>
  40eda4:	ldr	w8, [x20, #12]
  40eda8:	add	w8, w8, w8, lsl #1
  40edac:	cmp	w8, w23, lsl #1
  40edb0:	b.cc	40eef4 <sqrt@plt+0xd764>  // b.lo, b.ul, b.last
  40edb4:	mov	w0, w23
  40edb8:	bl	40fb64 <_ZdlPvm@@Base+0x428>
  40edbc:	mov	w26, w0
  40edc0:	lsl	x24, x26, #4
  40edc4:	mov	w25, w0
  40edc8:	str	w0, [x20, #8]
  40edcc:	mov	x0, x24
  40edd0:	bl	401440 <_Znam@plt>
  40edd4:	cbz	w25, 40ee44 <sqrt@plt+0xd6b4>
  40edd8:	subs	x8, x24, #0x10
  40eddc:	b.eq	40ee24 <sqrt@plt+0xd694>  // b.none
  40ede0:	lsr	x8, x8, #4
  40ede4:	add	x9, x8, #0x1
  40ede8:	and	x10, x9, #0x1ffffffffffffffe
  40edec:	add	x11, x0, #0x10
  40edf0:	add	x8, x0, x10, lsl #4
  40edf4:	mov	w12, #0xffffffff            	// #-1
  40edf8:	mov	x13, x10
  40edfc:	stur	w12, [x11, #-16]
  40ee00:	str	w12, [x11]
  40ee04:	stur	xzr, [x11, #-8]
  40ee08:	str	xzr, [x11, #8]
  40ee0c:	subs	x13, x13, #0x2
  40ee10:	add	x11, x11, #0x20
  40ee14:	b.ne	40edfc <sqrt@plt+0xd66c>  // b.any
  40ee18:	cmp	x9, x10
  40ee1c:	b.ne	40ee28 <sqrt@plt+0xd698>  // b.any
  40ee20:	b	40ee44 <sqrt@plt+0xd6b4>
  40ee24:	mov	x8, x0
  40ee28:	add	x9, x0, x24
  40ee2c:	mov	w10, #0xffffffff            	// #-1
  40ee30:	str	w10, [x8]
  40ee34:	str	xzr, [x8, #8]
  40ee38:	add	x8, x8, #0x10
  40ee3c:	cmp	x8, x9
  40ee40:	b.ne	40ee30 <sqrt@plt+0xd6a0>  // b.any
  40ee44:	str	x0, [x20]
  40ee48:	cbz	w23, 40eeb8 <sqrt@plt+0xd728>
  40ee4c:	mov	x8, xzr
  40ee50:	b	40ee6c <sqrt@plt+0xd6dc>
  40ee54:	str	w9, [x12]
  40ee58:	add	x9, x0, x11, lsl #4
  40ee5c:	str	x10, [x9, #8]
  40ee60:	add	x8, x8, #0x1
  40ee64:	cmp	x8, x23
  40ee68:	b.eq	40eeb8 <sqrt@plt+0xd728>  // b.none
  40ee6c:	lsl	x9, x8, #4
  40ee70:	ldr	w9, [x22, x9]
  40ee74:	tbnz	w9, #31, 40ee60 <sqrt@plt+0xd6d0>
  40ee78:	add	x10, x22, x8, lsl #4
  40ee7c:	ldr	x10, [x10, #8]
  40ee80:	cbz	x10, 40ee60 <sqrt@plt+0xd6d0>
  40ee84:	udiv	w11, w9, w26
  40ee88:	msub	w11, w11, w26, w9
  40ee8c:	add	x12, x0, w11, uxtw #4
  40ee90:	ldr	w13, [x12]
  40ee94:	tbnz	w13, #31, 40ee54 <sqrt@plt+0xd6c4>
  40ee98:	cmp	w11, #0x0
  40ee9c:	csel	w11, w26, w11, eq  // eq = none
  40eea0:	sub	w11, w11, #0x1
  40eea4:	add	x12, x0, w11, uxtw #4
  40eea8:	ldr	w13, [x12]
  40eeac:	tbz	w13, #31, 40ee98 <sqrt@plt+0xd708>
  40eeb0:	mov	w11, w11
  40eeb4:	b	40ee54 <sqrt@plt+0xd6c4>
  40eeb8:	udiv	w8, w21, w26
  40eebc:	msub	w24, w8, w26, w21
  40eec0:	lsl	x8, x24, #4
  40eec4:	ldr	w8, [x0, x8]
  40eec8:	tbnz	w8, #31, 40eedc <sqrt@plt+0xd74c>
  40eecc:	cmp	w24, #0x0
  40eed0:	csel	w8, w26, w24, eq  // eq = none
  40eed4:	sub	w24, w8, #0x1
  40eed8:	b	40eec0 <sqrt@plt+0xd730>
  40eedc:	cbz	x22, 40eef0 <sqrt@plt+0xd760>
  40eee0:	mov	x0, x22
  40eee4:	bl	401640 <_ZdaPv@plt>
  40eee8:	ldr	x22, [x20]
  40eeec:	b	40eef4 <sqrt@plt+0xd764>
  40eef0:	mov	x22, x0
  40eef4:	add	x8, x22, w24, uxtw #4
  40eef8:	str	w21, [x8]
  40eefc:	str	x19, [x8, #8]
  40ef00:	ldr	w8, [x20, #12]
  40ef04:	add	w8, w8, #0x1
  40ef08:	str	w8, [x20, #12]
  40ef0c:	ldp	x20, x19, [sp, #64]
  40ef10:	ldp	x22, x21, [sp, #48]
  40ef14:	ldp	x24, x23, [sp, #32]
  40ef18:	ldp	x26, x25, [sp, #16]
  40ef1c:	ldp	x29, x30, [sp], #80
  40ef20:	ret
  40ef24:	stp	x29, x30, [sp, #-32]!
  40ef28:	stp	x20, x19, [sp, #16]
  40ef2c:	mov	x29, sp
  40ef30:	mov	w19, w1
  40ef34:	mov	x20, x0
  40ef38:	tbz	w1, #31, 40ef4c <sqrt@plt+0xd7bc>
  40ef3c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40ef40:	add	x1, x1, #0xe91
  40ef44:	mov	w0, #0x2c                  	// #44
  40ef48:	bl	4085a8 <sqrt@plt+0x6e18>
  40ef4c:	ldr	w10, [x20, #8]
  40ef50:	ldr	x8, [x20]
  40ef54:	udiv	w9, w19, w10
  40ef58:	msub	w9, w9, w10, w19
  40ef5c:	lsl	x11, x9, #4
  40ef60:	ldr	w11, [x8, x11]
  40ef64:	tbnz	w11, #31, 40efa0 <sqrt@plt+0xd810>
  40ef68:	cmp	w11, w19
  40ef6c:	b.eq	40ef94 <sqrt@plt+0xd804>  // b.none
  40ef70:	cmp	w9, #0x0
  40ef74:	csel	w9, w10, w9, eq  // eq = none
  40ef78:	sub	w9, w9, #0x1
  40ef7c:	lsl	x11, x9, #4
  40ef80:	ldr	w11, [x8, x11]
  40ef84:	tbnz	w11, #31, 40efa0 <sqrt@plt+0xd810>
  40ef88:	cmp	w11, w19
  40ef8c:	b.ne	40ef70 <sqrt@plt+0xd7e0>  // b.any
  40ef90:	mov	w9, w9
  40ef94:	add	x8, x8, x9, lsl #4
  40ef98:	ldr	x0, [x8, #8]
  40ef9c:	b	40efa4 <sqrt@plt+0xd814>
  40efa0:	mov	x0, xzr
  40efa4:	ldp	x20, x19, [sp, #16]
  40efa8:	ldp	x29, x30, [sp], #32
  40efac:	ret
  40efb0:	str	x1, [x0]
  40efb4:	str	wzr, [x0, #8]
  40efb8:	ret
  40efbc:	ldr	x8, [x0]
  40efc0:	ldr	w10, [x0, #8]
  40efc4:	ldr	w9, [x8, #8]
  40efc8:	cmp	w10, w9
  40efcc:	b.cs	40eff4 <sqrt@plt+0xd864>  // b.hs, b.nlast
  40efd0:	ldr	x8, [x8]
  40efd4:	add	x11, x8, x10, lsl #4
  40efd8:	ldr	w12, [x11]
  40efdc:	tbz	w12, #31, 40effc <sqrt@plt+0xd86c>
  40efe0:	add	w10, w10, #0x1
  40efe4:	cmp	w9, w10
  40efe8:	add	x11, x11, #0x10
  40efec:	str	w10, [x0, #8]
  40eff0:	b.ne	40efd8 <sqrt@plt+0xd848>  // b.any
  40eff4:	mov	w0, wzr
  40eff8:	ret
  40effc:	str	w12, [x1]
  40f000:	ldr	w9, [x0, #8]
  40f004:	add	x8, x8, x9, lsl #4
  40f008:	ldr	x8, [x8, #8]
  40f00c:	add	w9, w9, #0x1
  40f010:	str	x8, [x2]
  40f014:	str	w9, [x0, #8]
  40f018:	mov	w0, #0x1                   	// #1
  40f01c:	ret
  40f020:	stp	x29, x30, [sp, #-64]!
  40f024:	str	x23, [sp, #16]
  40f028:	stp	x22, x21, [sp, #32]
  40f02c:	stp	x20, x19, [sp, #48]
  40f030:	mov	x29, sp
  40f034:	mov	w21, #0x11                  	// #17
  40f038:	mov	x19, x0
  40f03c:	str	wzr, [x0]
  40f040:	str	w21, [x0, #16]
  40f044:	mov	w0, #0x110                 	// #272
  40f048:	bl	401440 <_Znam@plt>
  40f04c:	mov	x20, x0
  40f050:	movi	v0.2d, #0x0
  40f054:	stp	q0, q0, [x0]
  40f058:	stp	q0, q0, [x0, #32]
  40f05c:	stp	q0, q0, [x0, #64]
  40f060:	stp	q0, q0, [x0, #96]
  40f064:	stp	q0, q0, [x0, #128]
  40f068:	stp	q0, q0, [x0, #160]
  40f06c:	stp	q0, q0, [x0, #192]
  40f070:	stp	q0, q0, [x0, #224]
  40f074:	str	q0, [x0, #256]
  40f078:	str	x0, [x19, #8]
  40f07c:	str	wzr, [x19, #20]
  40f080:	str	w21, [x19, #2080]
  40f084:	mov	w0, #0x110                 	// #272
  40f088:	bl	401440 <_Znam@plt>
  40f08c:	add	x20, x19, #0x818
  40f090:	mov	w8, #0xffffffff            	// #-1
  40f094:	str	xzr, [x0, #8]
  40f098:	str	xzr, [x0, #24]
  40f09c:	str	xzr, [x0, #40]
  40f0a0:	str	xzr, [x0, #56]
  40f0a4:	str	xzr, [x0, #72]
  40f0a8:	str	xzr, [x0, #88]
  40f0ac:	str	xzr, [x0, #104]
  40f0b0:	str	xzr, [x0, #120]
  40f0b4:	str	xzr, [x0, #136]
  40f0b8:	str	xzr, [x0, #152]
  40f0bc:	str	xzr, [x0, #168]
  40f0c0:	str	xzr, [x0, #184]
  40f0c4:	str	xzr, [x0, #200]
  40f0c8:	str	xzr, [x0, #216]
  40f0cc:	str	xzr, [x0, #232]
  40f0d0:	str	xzr, [x0, #248]
  40f0d4:	str	xzr, [x0, #264]
  40f0d8:	str	w8, [x0]
  40f0dc:	str	w8, [x0, #16]
  40f0e0:	str	w8, [x0, #32]
  40f0e4:	str	w8, [x0, #48]
  40f0e8:	str	w8, [x0, #64]
  40f0ec:	str	w8, [x0, #80]
  40f0f0:	str	w8, [x0, #96]
  40f0f4:	str	w8, [x0, #112]
  40f0f8:	str	w8, [x0, #128]
  40f0fc:	str	w8, [x0, #144]
  40f100:	str	w8, [x0, #160]
  40f104:	str	w8, [x0, #176]
  40f108:	str	w8, [x0, #192]
  40f10c:	str	w8, [x0, #208]
  40f110:	str	w8, [x0, #224]
  40f114:	str	w8, [x0, #240]
  40f118:	str	w8, [x0, #256]
  40f11c:	str	x0, [x20], #12
  40f120:	add	x0, x19, #0x18
  40f124:	mov	w2, #0x800                 	// #2048
  40f128:	mov	w1, wzr
  40f12c:	bl	401520 <memset@plt>
  40f130:	mov	w2, #0x804                 	// #2052
  40f134:	mov	x0, x20
  40f138:	mov	w1, wzr
  40f13c:	bl	401520 <memset@plt>
  40f140:	ldp	x20, x19, [sp, #48]
  40f144:	ldp	x22, x21, [sp, #32]
  40f148:	ldr	x23, [sp, #16]
  40f14c:	ldp	x29, x30, [sp], #64
  40f150:	ret
  40f154:	mov	x21, x0
  40f158:	mov	x22, xzr
  40f15c:	mov	x23, xzr
  40f160:	ldr	x0, [x20, x22]
  40f164:	bl	401510 <free@plt>
  40f168:	ldr	w8, [x19, #16]
  40f16c:	ldr	x20, [x19, #8]
  40f170:	add	x23, x23, #0x1
  40f174:	add	x22, x22, #0x10
  40f178:	cmp	x23, x8
  40f17c:	b.cc	40f160 <sqrt@plt+0xd9d0>  // b.lo, b.ul, b.last
  40f180:	cbz	x20, 40f18c <sqrt@plt+0xd9fc>
  40f184:	mov	x0, x20
  40f188:	bl	401640 <_ZdaPv@plt>
  40f18c:	mov	x0, x21
  40f190:	bl	401720 <_Unwind_Resume@plt>
  40f194:	stp	x29, x30, [sp, #-48]!
  40f198:	stp	x20, x19, [sp, #32]
  40f19c:	mov	x19, x0
  40f1a0:	ldr	w9, [x0, #2080]
  40f1a4:	ldr	x0, [x0, #2072]
  40f1a8:	str	x21, [sp, #16]
  40f1ac:	mov	x29, sp
  40f1b0:	cbz	w9, 40f1ec <sqrt@plt+0xda5c>
  40f1b4:	mov	x20, xzr
  40f1b8:	mov	w21, #0x8                   	// #8
  40f1bc:	b	40f1d0 <sqrt@plt+0xda40>
  40f1c0:	add	x20, x20, #0x1
  40f1c4:	cmp	x20, w9, uxtw
  40f1c8:	add	x21, x21, #0x10
  40f1cc:	b.cs	40f1ec <sqrt@plt+0xda5c>  // b.hs, b.nlast
  40f1d0:	ldr	x8, [x0, x21]
  40f1d4:	cbz	x8, 40f1c0 <sqrt@plt+0xda30>
  40f1d8:	mov	x0, x8
  40f1dc:	bl	401640 <_ZdaPv@plt>
  40f1e0:	ldr	w9, [x19, #2080]
  40f1e4:	ldr	x0, [x19, #2072]
  40f1e8:	b	40f1c0 <sqrt@plt+0xda30>
  40f1ec:	cbz	x0, 40f1f4 <sqrt@plt+0xda64>
  40f1f0:	bl	401640 <_ZdaPv@plt>
  40f1f4:	ldr	w8, [x19, #16]
  40f1f8:	ldr	x0, [x19, #8]
  40f1fc:	cbz	w8, 40f228 <sqrt@plt+0xda98>
  40f200:	mov	x20, xzr
  40f204:	mov	x21, xzr
  40f208:	ldr	x0, [x0, x20]
  40f20c:	bl	401510 <free@plt>
  40f210:	ldr	w8, [x19, #16]
  40f214:	ldr	x0, [x19, #8]
  40f218:	add	x21, x21, #0x1
  40f21c:	add	x20, x20, #0x10
  40f220:	cmp	x21, x8
  40f224:	b.cc	40f208 <sqrt@plt+0xda78>  // b.lo, b.ul, b.last
  40f228:	cbz	x0, 40f23c <sqrt@plt+0xdaac>
  40f22c:	ldp	x20, x19, [sp, #32]
  40f230:	ldr	x21, [sp, #16]
  40f234:	ldp	x29, x30, [sp], #48
  40f238:	b	401640 <_ZdaPv@plt>
  40f23c:	ldp	x20, x19, [sp, #32]
  40f240:	ldr	x21, [sp, #16]
  40f244:	ldp	x29, x30, [sp], #48
  40f248:	ret
  40f24c:	stp	x29, x30, [sp, #-48]!
  40f250:	str	x21, [sp, #16]
  40f254:	stp	x20, x19, [sp, #32]
  40f258:	mov	x29, sp
  40f25c:	add	x21, x0, w1, uxtb #3
  40f260:	ldr	x20, [x21, #24]!
  40f264:	cbnz	x20, 40f2c4 <sqrt@plt+0xdb34>
  40f268:	mov	w8, #0x6863                	// #26723
  40f26c:	mov	x19, x0
  40f270:	movk	w8, #0x7261, lsl #16
  40f274:	add	x9, x29, #0x18
  40f278:	and	w0, w1, #0xff
  40f27c:	str	w8, [x29, #24]
  40f280:	add	x20, x9, #0x4
  40f284:	bl	40e624 <sqrt@plt+0xce94>
  40f288:	mov	x1, x0
  40f28c:	mov	x0, x20
  40f290:	bl	401550 <strcpy@plt>
  40f294:	mov	w0, #0x10                  	// #16
  40f298:	bl	40f68c <_Znwm@@Base>
  40f29c:	ldr	w8, [x19]
  40f2a0:	mov	w9, #0xffffffff            	// #-1
  40f2a4:	mov	x20, x0
  40f2a8:	add	w10, w8, #0x1
  40f2ac:	str	w10, [x19]
  40f2b0:	stp	w8, w9, [x0]
  40f2b4:	add	x0, x29, #0x18
  40f2b8:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  40f2bc:	str	x0, [x20, #8]
  40f2c0:	str	x20, [x21]
  40f2c4:	mov	x0, x20
  40f2c8:	ldp	x20, x19, [sp, #32]
  40f2cc:	ldr	x21, [sp, #16]
  40f2d0:	ldp	x29, x30, [sp], #48
  40f2d4:	ret
  40f2d8:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f2dc:	add	x8, x8, #0xfd8
  40f2e0:	mov	w1, w0
  40f2e4:	mov	x0, x8
  40f2e8:	b	40f3d4 <sqrt@plt+0xdc44>
  40f2ec:	sub	sp, sp, #0x30
  40f2f0:	stp	x29, x30, [sp, #16]
  40f2f4:	stp	x20, x19, [sp, #32]
  40f2f8:	add	x29, sp, #0x10
  40f2fc:	mov	x19, x0
  40f300:	cbz	x0, 40f314 <sqrt@plt+0xdb84>
  40f304:	ldrb	w8, [x19]
  40f308:	orr	w8, w8, #0x20
  40f30c:	cmp	w8, #0x20
  40f310:	b.ne	40f324 <sqrt@plt+0xdb94>  // b.any
  40f314:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40f318:	add	x1, x1, #0xe91
  40f31c:	mov	w0, #0x96                  	// #150
  40f320:	bl	4085a8 <sqrt@plt+0x6e18>
  40f324:	ldrb	w8, [x19, #1]
  40f328:	cbz	w8, 40f348 <sqrt@plt+0xdbb8>
  40f32c:	mov	x1, x19
  40f330:	ldp	x20, x19, [sp, #32]
  40f334:	ldp	x29, x30, [sp, #16]
  40f338:	adrp	x0, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f33c:	add	x0, x0, #0xfd8
  40f340:	add	sp, sp, #0x30
  40f344:	b	40f4dc <sqrt@plt+0xdd4c>
  40f348:	ldrb	w0, [x19]
  40f34c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f350:	add	x8, x8, #0xfd8
  40f354:	add	x20, x8, x0, lsl #3
  40f358:	ldr	x19, [x20, #24]!
  40f35c:	cbnz	x19, 40f3b8 <sqrt@plt+0xdc28>
  40f360:	mov	w8, #0x6863                	// #26723
  40f364:	movk	w8, #0x7261, lsl #16
  40f368:	add	x9, sp, #0x8
  40f36c:	str	w8, [sp, #8]
  40f370:	add	x19, x9, #0x4
  40f374:	bl	40e624 <sqrt@plt+0xce94>
  40f378:	mov	x1, x0
  40f37c:	mov	x0, x19
  40f380:	bl	401550 <strcpy@plt>
  40f384:	mov	w0, #0x10                  	// #16
  40f388:	bl	40f68c <_Znwm@@Base>
  40f38c:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f390:	ldr	w9, [x8, #4056]
  40f394:	mov	w10, #0xffffffff            	// #-1
  40f398:	mov	x19, x0
  40f39c:	add	w11, w9, #0x1
  40f3a0:	stp	w9, w10, [x0]
  40f3a4:	add	x0, sp, #0x8
  40f3a8:	str	w11, [x8, #4056]
  40f3ac:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  40f3b0:	str	x0, [x19, #8]
  40f3b4:	str	x19, [x20]
  40f3b8:	mov	x0, x19
  40f3bc:	ldp	x20, x19, [sp, #32]
  40f3c0:	ldp	x29, x30, [sp, #16]
  40f3c4:	add	sp, sp, #0x30
  40f3c8:	ret
  40f3cc:	ldr	x0, [x0, #8]
  40f3d0:	ret
  40f3d4:	stp	x29, x30, [sp, #-48]!
  40f3d8:	stp	x22, x21, [sp, #16]
  40f3dc:	stp	x20, x19, [sp, #32]
  40f3e0:	mov	x29, sp
  40f3e4:	mov	w19, w1
  40f3e8:	cmp	w1, #0xff
  40f3ec:	mov	x20, x0
  40f3f0:	b.hi	40f42c <sqrt@plt+0xdc9c>  // b.pmore
  40f3f4:	add	x8, x20, w19, uxtw #3
  40f3f8:	ldr	x21, [x8, #2088]
  40f3fc:	cbnz	x21, 40f4c8 <sqrt@plt+0xdd38>
  40f400:	mov	w0, #0x10                  	// #16
  40f404:	add	x22, x8, #0x828
  40f408:	bl	40f68c <_Znwm@@Base>
  40f40c:	ldr	w8, [x20]
  40f410:	mov	x21, x0
  40f414:	add	w9, w8, #0x1
  40f418:	str	w9, [x20]
  40f41c:	stp	w8, w19, [x0]
  40f420:	str	xzr, [x0, #8]
  40f424:	str	x0, [x22]
  40f428:	b	40f4c8 <sqrt@plt+0xdd38>
  40f42c:	tbz	w19, #31, 40f440 <sqrt@plt+0xdcb0>
  40f430:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40f434:	add	x1, x1, #0xe91
  40f438:	mov	w0, #0x2c                  	// #44
  40f43c:	bl	4085a8 <sqrt@plt+0x6e18>
  40f440:	ldr	w10, [x20, #2080]
  40f444:	ldr	x8, [x20, #2072]
  40f448:	udiv	w9, w19, w10
  40f44c:	msub	w9, w9, w10, w19
  40f450:	lsl	x11, x9, #4
  40f454:	ldr	w11, [x8, x11]
  40f458:	tbnz	w11, #31, 40f494 <sqrt@plt+0xdd04>
  40f45c:	cmp	w11, w19
  40f460:	b.eq	40f488 <sqrt@plt+0xdcf8>  // b.none
  40f464:	cmp	w9, #0x0
  40f468:	csel	w9, w10, w9, eq  // eq = none
  40f46c:	sub	w9, w9, #0x1
  40f470:	lsl	x11, x9, #4
  40f474:	ldr	w11, [x8, x11]
  40f478:	tbnz	w11, #31, 40f494 <sqrt@plt+0xdd04>
  40f47c:	cmp	w11, w19
  40f480:	b.ne	40f464 <sqrt@plt+0xdcd4>  // b.any
  40f484:	mov	w9, w9
  40f488:	add	x8, x8, x9, lsl #4
  40f48c:	ldr	x21, [x8, #8]
  40f490:	cbnz	x21, 40f4c8 <sqrt@plt+0xdd38>
  40f494:	mov	w0, #0x10                  	// #16
  40f498:	add	x22, x20, #0x818
  40f49c:	bl	401440 <_Znam@plt>
  40f4a0:	ldr	w8, [x20]
  40f4a4:	mov	x21, x0
  40f4a8:	mov	w1, w19
  40f4ac:	mov	x2, x21
  40f4b0:	add	w9, w8, #0x1
  40f4b4:	str	w9, [x20]
  40f4b8:	stp	w8, w19, [x0]
  40f4bc:	str	xzr, [x0, #8]
  40f4c0:	mov	x0, x22
  40f4c4:	bl	40ed00 <sqrt@plt+0xd570>
  40f4c8:	mov	x0, x21
  40f4cc:	ldp	x20, x19, [sp, #32]
  40f4d0:	ldp	x22, x21, [sp, #16]
  40f4d4:	ldp	x29, x30, [sp], #48
  40f4d8:	ret
  40f4dc:	sub	sp, sp, #0x60
  40f4e0:	stp	x29, x30, [sp, #16]
  40f4e4:	str	x25, [sp, #32]
  40f4e8:	stp	x24, x23, [sp, #48]
  40f4ec:	stp	x22, x21, [sp, #64]
  40f4f0:	stp	x20, x19, [sp, #80]
  40f4f4:	add	x29, sp, #0x10
  40f4f8:	ldrb	w8, [x1]
  40f4fc:	mov	x20, x1
  40f500:	mov	x19, x0
  40f504:	cmp	w8, #0x63
  40f508:	b.ne	40f5c4 <sqrt@plt+0xde34>  // b.any
  40f50c:	ldrb	w8, [x20, #1]
  40f510:	cmp	w8, #0x68
  40f514:	b.ne	40f5c4 <sqrt@plt+0xde34>  // b.any
  40f518:	ldrb	w8, [x20, #2]
  40f51c:	cmp	w8, #0x61
  40f520:	b.ne	40f5c4 <sqrt@plt+0xde34>  // b.any
  40f524:	ldrb	w8, [x20, #3]
  40f528:	cmp	w8, #0x72
  40f52c:	b.ne	40f5c4 <sqrt@plt+0xde34>  // b.any
  40f530:	add	x21, x20, #0x4
  40f534:	add	x1, sp, #0x8
  40f538:	mov	w2, #0xa                   	// #10
  40f53c:	mov	x0, x21
  40f540:	bl	401500 <strtol@plt>
  40f544:	ldr	x8, [sp, #8]
  40f548:	cmp	x8, x21
  40f54c:	b.eq	40f5c4 <sqrt@plt+0xde34>  // b.none
  40f550:	cmp	x0, #0xff
  40f554:	b.hi	40f5c4 <sqrt@plt+0xde34>  // b.pmore
  40f558:	ldrb	w8, [x8]
  40f55c:	cbnz	w8, 40f5c4 <sqrt@plt+0xde34>
  40f560:	add	x21, x19, x0, lsl #3
  40f564:	ldr	x22, [x21, #24]!
  40f568:	cbnz	x22, 40f66c <sqrt@plt+0xdedc>
  40f56c:	mov	w8, #0x6863                	// #26723
  40f570:	movk	w8, #0x7261, lsl #16
  40f574:	add	x9, x29, #0x18
  40f578:	str	w8, [x29, #24]
  40f57c:	add	x20, x9, #0x4
  40f580:	bl	40e624 <sqrt@plt+0xce94>
  40f584:	mov	x1, x0
  40f588:	mov	x0, x20
  40f58c:	bl	401550 <strcpy@plt>
  40f590:	mov	w0, #0x10                  	// #16
  40f594:	bl	40f68c <_Znwm@@Base>
  40f598:	ldr	w8, [x19]
  40f59c:	mov	w9, #0xffffffff            	// #-1
  40f5a0:	mov	x22, x0
  40f5a4:	add	w10, w8, #0x1
  40f5a8:	str	w10, [x19]
  40f5ac:	stp	w8, w9, [x0]
  40f5b0:	add	x0, x29, #0x18
  40f5b4:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  40f5b8:	str	x0, [x22, #8]
  40f5bc:	str	x22, [x21]
  40f5c0:	b	40f66c <sqrt@plt+0xdedc>
  40f5c4:	mov	x0, x20
  40f5c8:	bl	40faf0 <_ZdlPvm@@Base+0x3b4>
  40f5cc:	mov	x21, x19
  40f5d0:	ldr	x22, [x21, #8]!
  40f5d4:	ldr	w25, [x21, #8]
  40f5d8:	udiv	x8, x0, x25
  40f5dc:	msub	x24, x8, x25, x0
  40f5e0:	lsl	x8, x24, #4
  40f5e4:	ldr	x23, [x22, x8]
  40f5e8:	cbz	x23, 40f638 <sqrt@plt+0xdea8>
  40f5ec:	mov	x0, x23
  40f5f0:	mov	x1, x20
  40f5f4:	bl	401680 <strcmp@plt>
  40f5f8:	cbz	w0, 40f628 <sqrt@plt+0xde98>
  40f5fc:	cmp	w24, #0x0
  40f600:	csel	w8, w25, w24, eq  // eq = none
  40f604:	sub	w24, w8, #0x1
  40f608:	lsl	x8, x24, #4
  40f60c:	ldr	x23, [x22, x8]
  40f610:	cbz	x23, 40f638 <sqrt@plt+0xdea8>
  40f614:	mov	x0, x23
  40f618:	mov	x1, x20
  40f61c:	bl	401680 <strcmp@plt>
  40f620:	cbnz	w0, 40f5fc <sqrt@plt+0xde6c>
  40f624:	mov	w24, w24
  40f628:	add	x8, x22, x24, lsl #4
  40f62c:	ldr	x22, [x8, #8]
  40f630:	mov	x20, x23
  40f634:	cbnz	x22, 40f66c <sqrt@plt+0xdedc>
  40f638:	mov	w0, #0x10                  	// #16
  40f63c:	bl	401440 <_Znam@plt>
  40f640:	ldr	w8, [x19]
  40f644:	mov	x22, x0
  40f648:	mov	w9, #0xffffffff            	// #-1
  40f64c:	mov	x1, x20
  40f650:	add	w10, w8, #0x1
  40f654:	str	w10, [x19]
  40f658:	stp	w8, w9, [x0]
  40f65c:	mov	x0, x21
  40f660:	mov	x2, x22
  40f664:	bl	40e7cc <sqrt@plt+0xd03c>
  40f668:	str	x0, [x22, #8]
  40f66c:	mov	x0, x22
  40f670:	ldp	x20, x19, [sp, #80]
  40f674:	ldp	x22, x21, [sp, #64]
  40f678:	ldp	x24, x23, [sp, #48]
  40f67c:	ldr	x25, [sp, #32]
  40f680:	ldp	x29, x30, [sp, #16]
  40f684:	add	sp, sp, #0x60
  40f688:	ret

000000000040f68c <_Znwm@@Base>:
  40f68c:	stp	x29, x30, [sp, #-32]!
  40f690:	str	x19, [sp, #16]
  40f694:	mov	x29, sp
  40f698:	and	x8, x0, #0xffffffff
  40f69c:	cmp	x0, #0x0
  40f6a0:	csinc	x0, x8, xzr, ne  // ne = any
  40f6a4:	bl	4016a0 <malloc@plt>
  40f6a8:	cbz	x0, 40f6b8 <_Znwm@@Base+0x2c>
  40f6ac:	ldr	x19, [sp, #16]
  40f6b0:	ldp	x29, x30, [sp], #32
  40f6b4:	ret
  40f6b8:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40f6bc:	ldr	x19, [x8, #992]
  40f6c0:	cbz	x19, 40f6f0 <_Znwm@@Base+0x64>
  40f6c4:	mov	x0, x19
  40f6c8:	bl	4014a0 <strlen@plt>
  40f6cc:	mov	x2, x0
  40f6d0:	mov	w0, #0x2                   	// #2
  40f6d4:	mov	x1, x19
  40f6d8:	bl	401690 <write@plt>
  40f6dc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x18c4>
  40f6e0:	add	x1, x1, #0x798
  40f6e4:	mov	w0, #0x2                   	// #2
  40f6e8:	mov	w2, #0x2                   	// #2
  40f6ec:	bl	401690 <write@plt>
  40f6f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x28c4>
  40f6f4:	add	x0, x0, #0xeb3
  40f6f8:	bl	40f704 <_Znwm@@Base+0x78>
  40f6fc:	mov	w0, #0xffffffff            	// #-1
  40f700:	bl	401540 <_exit@plt>
  40f704:	stp	x29, x30, [sp, #-32]!
  40f708:	str	x19, [sp, #16]
  40f70c:	mov	x29, sp
  40f710:	mov	x19, x0
  40f714:	bl	4014a0 <strlen@plt>
  40f718:	mov	x1, x19
  40f71c:	ldr	x19, [sp, #16]
  40f720:	mov	x2, x0
  40f724:	mov	w0, #0x2                   	// #2
  40f728:	ldp	x29, x30, [sp], #32
  40f72c:	b	401690 <write@plt>

000000000040f730 <_ZdlPv@@Base>:
  40f730:	cbz	x0, 40f738 <_ZdlPv@@Base+0x8>
  40f734:	b	401510 <free@plt>
  40f738:	ret

000000000040f73c <_ZdlPvm@@Base>:
  40f73c:	cbz	x0, 40f744 <_ZdlPvm@@Base+0x8>
  40f740:	b	401510 <free@plt>
  40f744:	ret
  40f748:	stp	x29, x30, [sp, #-64]!
  40f74c:	stp	x24, x23, [sp, #16]
  40f750:	stp	x22, x21, [sp, #32]
  40f754:	stp	x20, x19, [sp, #48]
  40f758:	mov	x29, sp
  40f75c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40f760:	ldr	w9, [x8, #984]
  40f764:	cbnz	w9, 40fadc <_ZdlPvm@@Base+0x3a0>
  40f768:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40f76c:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40f770:	mov	x19, xzr
  40f774:	mov	w9, #0x1                   	// #1
  40f778:	mov	w20, #0x349                 	// #841
  40f77c:	mov	w22, #0x4a5                 	// #1189
  40f780:	add	x21, x21, #0x10
  40f784:	mov	w23, #0x61                  	// #97
  40f788:	movk	x24, #0x4039, lsl #48
  40f78c:	str	w9, [x8, #984]
  40f790:	mov	w0, #0x3                   	// #3
  40f794:	bl	401440 <_Znam@plt>
  40f798:	scvtf	d0, w22
  40f79c:	fmov	d1, x24
  40f7a0:	scvtf	d2, w20
  40f7a4:	add	w8, w19, #0x30
  40f7a8:	cmp	w22, #0x0
  40f7ac:	fdiv	d0, d0, d1
  40f7b0:	fdiv	d1, d2, d1
  40f7b4:	add	x19, x19, #0x1
  40f7b8:	strb	w8, [x0, #1]
  40f7bc:	cinc	w8, w22, lt  // lt = tstop
  40f7c0:	stur	x0, [x21, #-16]
  40f7c4:	mov	w22, w20
  40f7c8:	stp	d0, d1, [x21, #-8]
  40f7cc:	asr	w20, w8, #1
  40f7d0:	cmp	x19, #0x8
  40f7d4:	add	x21, x21, #0x18
  40f7d8:	strb	w23, [x0]
  40f7dc:	strb	wzr, [x0, #2]
  40f7e0:	b.ne	40f790 <_ZdlPvm@@Base+0x54>  // b.any
  40f7e4:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40f7e8:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40f7ec:	mov	x19, xzr
  40f7f0:	mov	w20, #0x3e8                 	// #1000
  40f7f4:	mov	w22, #0x586                 	// #1414
  40f7f8:	add	x21, x21, #0xd0
  40f7fc:	mov	w23, #0x62                  	// #98
  40f800:	movk	x24, #0x4039, lsl #48
  40f804:	mov	w0, #0x3                   	// #3
  40f808:	bl	401440 <_Znam@plt>
  40f80c:	scvtf	d0, w22
  40f810:	fmov	d1, x24
  40f814:	scvtf	d2, w20
  40f818:	add	w8, w19, #0x30
  40f81c:	cmp	w22, #0x0
  40f820:	fdiv	d0, d0, d1
  40f824:	fdiv	d1, d2, d1
  40f828:	add	x19, x19, #0x1
  40f82c:	strb	w8, [x0, #1]
  40f830:	cinc	w8, w22, lt  // lt = tstop
  40f834:	stur	x0, [x21, #-16]
  40f838:	mov	w22, w20
  40f83c:	stp	d0, d1, [x21, #-8]
  40f840:	asr	w20, w8, #1
  40f844:	cmp	x19, #0x8
  40f848:	add	x21, x21, #0x18
  40f84c:	strb	w23, [x0]
  40f850:	strb	wzr, [x0, #2]
  40f854:	b.ne	40f804 <_ZdlPvm@@Base+0xc8>  // b.any
  40f858:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40f85c:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40f860:	mov	x19, xzr
  40f864:	mov	w20, #0x395                 	// #917
  40f868:	mov	w22, #0x511                 	// #1297
  40f86c:	add	x21, x21, #0x190
  40f870:	mov	w23, #0x63                  	// #99
  40f874:	movk	x24, #0x4039, lsl #48
  40f878:	mov	w0, #0x3                   	// #3
  40f87c:	bl	401440 <_Znam@plt>
  40f880:	scvtf	d0, w22
  40f884:	fmov	d1, x24
  40f888:	scvtf	d2, w20
  40f88c:	add	w8, w19, #0x30
  40f890:	cmp	w22, #0x0
  40f894:	fdiv	d0, d0, d1
  40f898:	fdiv	d1, d2, d1
  40f89c:	add	x19, x19, #0x1
  40f8a0:	strb	w8, [x0, #1]
  40f8a4:	cinc	w8, w22, lt  // lt = tstop
  40f8a8:	stur	x0, [x21, #-16]
  40f8ac:	mov	w22, w20
  40f8b0:	stp	d0, d1, [x21, #-8]
  40f8b4:	asr	w20, w8, #1
  40f8b8:	cmp	x19, #0x8
  40f8bc:	add	x21, x21, #0x18
  40f8c0:	strb	w23, [x0]
  40f8c4:	strb	wzr, [x0, #2]
  40f8c8:	b.ne	40f878 <_ZdlPvm@@Base+0x13c>  // b.any
  40f8cc:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40f8d0:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  40f8d4:	mov	x19, xzr
  40f8d8:	mov	w20, #0x303                 	// #771
  40f8dc:	mov	w22, #0x442                 	// #1090
  40f8e0:	add	x21, x21, #0x250
  40f8e4:	mov	w23, #0x64                  	// #100
  40f8e8:	movk	x24, #0x4039, lsl #48
  40f8ec:	mov	w0, #0x3                   	// #3
  40f8f0:	bl	401440 <_Znam@plt>
  40f8f4:	scvtf	d0, w22
  40f8f8:	fmov	d1, x24
  40f8fc:	scvtf	d2, w20
  40f900:	add	w8, w19, #0x30
  40f904:	cmp	w22, #0x0
  40f908:	fdiv	d0, d0, d1
  40f90c:	fdiv	d1, d2, d1
  40f910:	add	x19, x19, #0x1
  40f914:	strb	w8, [x0, #1]
  40f918:	cinc	w8, w22, lt  // lt = tstop
  40f91c:	stur	x0, [x21, #-16]
  40f920:	mov	w22, w20
  40f924:	stp	d0, d1, [x21, #-8]
  40f928:	asr	w20, w8, #1
  40f92c:	cmp	x19, #0x8
  40f930:	add	x21, x21, #0x18
  40f934:	strb	w23, [x0]
  40f938:	strb	wzr, [x0, #2]
  40f93c:	b.ne	40f8ec <_ZdlPvm@@Base+0x1b0>  // b.any
  40f940:	mov	w0, #0x7                   	// #7
  40f944:	bl	401440 <_Znam@plt>
  40f948:	adrp	x10, 412000 <_ZdlPvm@@Base+0x28c4>
  40f94c:	ldr	q0, [x10, #3792]
  40f950:	mov	w8, #0x656c                	// #25964
  40f954:	mov	w9, #0x6574                	// #25972
  40f958:	adrp	x19, 429000 <stderr@@GLIBC_2.17+0x1e00>
  40f95c:	movk	w8, #0x7474, lsl #16
  40f960:	movk	w9, #0x72, lsl #16
  40f964:	add	x19, x19, #0x300
  40f968:	str	w8, [x0]
  40f96c:	stur	w9, [x0, #3]
  40f970:	str	x0, [x19]
  40f974:	mov	w0, #0x6                   	// #6
  40f978:	stur	q0, [x19, #8]
  40f97c:	bl	401440 <_Znam@plt>
  40f980:	adrp	x9, 412000 <_ZdlPvm@@Base+0x28c4>
  40f984:	mov	w8, #0x656c                	// #25964
  40f988:	ldr	q0, [x9, #3808]
  40f98c:	movk	w8, #0x6167, lsl #16
  40f990:	str	w8, [x0]
  40f994:	mov	w8, #0x6c                  	// #108
  40f998:	strh	w8, [x0, #4]
  40f99c:	str	x0, [x19, #24]
  40f9a0:	mov	w0, #0x8                   	// #8
  40f9a4:	str	q0, [x19, #32]
  40f9a8:	bl	401440 <_Znam@plt>
  40f9ac:	adrp	x8, 412000 <_ZdlPvm@@Base+0x28c4>
  40f9b0:	ldr	q0, [x8, #3824]
  40f9b4:	mov	x8, #0x6174                	// #24948
  40f9b8:	movk	x8, #0x6c62, lsl #16
  40f9bc:	movk	x8, #0x696f, lsl #32
  40f9c0:	movk	x8, #0x64, lsl #48
  40f9c4:	str	x8, [x0]
  40f9c8:	str	x0, [x19, #48]
  40f9cc:	mov	w0, #0x7                   	// #7
  40f9d0:	stur	q0, [x19, #56]
  40f9d4:	bl	401440 <_Znam@plt>
  40f9d8:	mov	w8, #0x656c                	// #25964
  40f9dc:	adrp	x9, 412000 <_ZdlPvm@@Base+0x28c4>
  40f9e0:	movk	w8, #0x6764, lsl #16
  40f9e4:	ldr	q0, [x9, #3840]
  40f9e8:	str	w8, [x0]
  40f9ec:	mov	w8, #0x6567                	// #25959
  40f9f0:	movk	w8, #0x72, lsl #16
  40f9f4:	stur	w8, [x0, #3]
  40f9f8:	str	x0, [x19, #72]
  40f9fc:	mov	w0, #0xa                   	// #10
  40fa00:	str	q0, [x19, #80]
  40fa04:	bl	401440 <_Znam@plt>
  40fa08:	adrp	x9, 412000 <_ZdlPvm@@Base+0x28c4>
  40fa0c:	add	x9, x9, #0xf67
  40fa10:	adrp	x10, 412000 <_ZdlPvm@@Base+0x28c4>
  40fa14:	ldr	x9, [x9]
  40fa18:	ldr	q0, [x10, #3856]
  40fa1c:	mov	w8, #0x74                  	// #116
  40fa20:	str	x0, [x19, #96]
  40fa24:	strh	w8, [x0, #8]
  40fa28:	str	x9, [x0]
  40fa2c:	mov	w0, #0xa                   	// #10
  40fa30:	stur	q0, [x19, #104]
  40fa34:	bl	401440 <_Znam@plt>
  40fa38:	adrp	x9, 410000 <_ZdlPvm@@Base+0x8c4>
  40fa3c:	add	x9, x9, #0xd8d
  40fa40:	adrp	x10, 412000 <_ZdlPvm@@Base+0x28c4>
  40fa44:	ldr	x9, [x9]
  40fa48:	ldr	q0, [x10, #3872]
  40fa4c:	mov	w8, #0x65                  	// #101
  40fa50:	str	x0, [x19, #120]
  40fa54:	strh	w8, [x0, #8]
  40fa58:	str	x9, [x0]
  40fa5c:	mov	w0, #0x6                   	// #6
  40fa60:	str	q0, [x19, #128]
  40fa64:	bl	401440 <_Znam@plt>
  40fa68:	adrp	x9, 412000 <_ZdlPvm@@Base+0x28c4>
  40fa6c:	mov	w8, #0x6f63                	// #28515
  40fa70:	ldr	q0, [x9, #3888]
  40fa74:	movk	w8, #0x316d, lsl #16
  40fa78:	str	w8, [x0]
  40fa7c:	mov	w8, #0x30                  	// #48
  40fa80:	strh	w8, [x0, #4]
  40fa84:	str	x0, [x19, #144]
  40fa88:	mov	w0, #0x8                   	// #8
  40fa8c:	stur	q0, [x19, #152]
  40fa90:	bl	401440 <_Znam@plt>
  40fa94:	adrp	x8, 412000 <_ZdlPvm@@Base+0x28c4>
  40fa98:	ldr	q0, [x8, #3904]
  40fa9c:	mov	x8, #0x6f6d                	// #28525
  40faa0:	movk	x8, #0x616e, lsl #16
  40faa4:	movk	x8, #0x6372, lsl #32
  40faa8:	movk	x8, #0x68, lsl #48
  40faac:	str	x8, [x0]
  40fab0:	str	x0, [x19, #168]
  40fab4:	mov	w0, #0x3                   	// #3
  40fab8:	str	q0, [x19, #176]
  40fabc:	bl	401440 <_Znam@plt>
  40fac0:	adrp	x9, 412000 <_ZdlPvm@@Base+0x28c4>
  40fac4:	ldr	q0, [x9, #3920]
  40fac8:	mov	w8, #0x6c64                	// #27748
  40facc:	strh	w8, [x0]
  40fad0:	strb	wzr, [x0, #2]
  40fad4:	str	x0, [x19, #192]
  40fad8:	stur	q0, [x19, #200]
  40fadc:	ldp	x20, x19, [sp, #48]
  40fae0:	ldp	x22, x21, [sp, #32]
  40fae4:	ldp	x24, x23, [sp, #16]
  40fae8:	ldp	x29, x30, [sp], #64
  40faec:	ret
  40faf0:	stp	x29, x30, [sp, #-32]!
  40faf4:	str	x19, [sp, #16]
  40faf8:	mov	x29, sp
  40fafc:	mov	x19, x0
  40fb00:	cbz	x0, 40fb3c <_ZdlPvm@@Base+0x400>
  40fb04:	ldrb	w9, [x19]
  40fb08:	cbz	w9, 40fb54 <_ZdlPvm@@Base+0x418>
  40fb0c:	mov	x0, xzr
  40fb10:	add	x8, x19, #0x1
  40fb14:	lsl	x10, x0, #4
  40fb18:	add	x10, x10, w9, uxtb
  40fb1c:	ldrb	w9, [x8], #1
  40fb20:	and	x11, x10, #0xf0000000
  40fb24:	and	x12, x10, #0xffffffff0fffffff
  40fb28:	eor	x11, x12, x11, lsr #24
  40fb2c:	tst	x10, #0xf0000000
  40fb30:	csel	x0, x10, x11, eq  // eq = none
  40fb34:	cbnz	w9, 40fb14 <_ZdlPvm@@Base+0x3d8>
  40fb38:	b	40fb58 <_ZdlPvm@@Base+0x41c>
  40fb3c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40fb40:	add	x1, x1, #0xf7a
  40fb44:	mov	w0, #0x1b                  	// #27
  40fb48:	bl	4085a8 <sqrt@plt+0x6e18>
  40fb4c:	ldrb	w9, [x19]
  40fb50:	cbnz	w9, 40fb0c <_ZdlPvm@@Base+0x3d0>
  40fb54:	mov	x0, xzr
  40fb58:	ldr	x19, [sp, #16]
  40fb5c:	ldp	x29, x30, [sp], #32
  40fb60:	ret
  40fb64:	stp	x29, x30, [sp, #-48]!
  40fb68:	stp	x22, x21, [sp, #16]
  40fb6c:	stp	x20, x19, [sp, #32]
  40fb70:	mov	x29, sp
  40fb74:	cmp	w0, #0x65
  40fb78:	b.cs	40fb90 <_ZdlPvm@@Base+0x454>  // b.hs, b.nlast
  40fb7c:	mov	w0, #0x65                  	// #101
  40fb80:	ldp	x20, x19, [sp, #32]
  40fb84:	ldp	x22, x21, [sp, #16]
  40fb88:	ldp	x29, x30, [sp], #48
  40fb8c:	ret
  40fb90:	adrp	x22, 412000 <_ZdlPvm@@Base+0x28c4>
  40fb94:	adrp	x20, 412000 <_ZdlPvm@@Base+0x28c4>
  40fb98:	adrp	x21, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fb9c:	mov	w19, w0
  40fba0:	mov	w0, #0x65                  	// #101
  40fba4:	add	x22, x22, #0xfb0
  40fba8:	add	x20, x20, #0xf97
  40fbac:	add	x21, x21, #0xed0
  40fbb0:	b	40fbc0 <_ZdlPvm@@Base+0x484>
  40fbb4:	ldr	w0, [x22], #4
  40fbb8:	cmp	w0, w19
  40fbbc:	b.hi	40fb80 <_ZdlPvm@@Base+0x444>  // b.pmore
  40fbc0:	cbnz	w0, 40fbb4 <_ZdlPvm@@Base+0x478>
  40fbc4:	mov	x0, x20
  40fbc8:	mov	x1, x21
  40fbcc:	mov	x2, x21
  40fbd0:	mov	x3, x21
  40fbd4:	bl	409b50 <sqrt@plt+0x83c0>
  40fbd8:	b	40fbb4 <_ZdlPvm@@Base+0x478>
  40fbdc:	stp	x29, x30, [sp, #-80]!
  40fbe0:	stp	x26, x25, [sp, #16]
  40fbe4:	stp	x24, x23, [sp, #32]
  40fbe8:	stp	x22, x21, [sp, #48]
  40fbec:	stp	x20, x19, [sp, #64]
  40fbf0:	mov	x29, sp
  40fbf4:	mov	w22, w4
  40fbf8:	mov	x20, x2
  40fbfc:	mov	x23, x1
  40fc00:	mov	x19, x0
  40fc04:	cbz	w3, 40fc20 <_ZdlPvm@@Base+0x4e4>
  40fc08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x38c4>
  40fc0c:	add	x0, x0, #0x4
  40fc10:	bl	4016c0 <getenv@plt>
  40fc14:	mov	x21, x0
  40fc18:	cbnz	x23, 40fc28 <_ZdlPvm@@Base+0x4ec>
  40fc1c:	b	40fc50 <_ZdlPvm@@Base+0x514>
  40fc20:	mov	x21, xzr
  40fc24:	cbz	x23, 40fc50 <_ZdlPvm@@Base+0x514>
  40fc28:	mov	x0, x23
  40fc2c:	bl	4016c0 <getenv@plt>
  40fc30:	mov	x23, x0
  40fc34:	cbz	x0, 40fc50 <_ZdlPvm@@Base+0x514>
  40fc38:	ldrb	w8, [x23]
  40fc3c:	cbz	w8, 40fc60 <_ZdlPvm@@Base+0x524>
  40fc40:	mov	x0, x23
  40fc44:	bl	4014a0 <strlen@plt>
  40fc48:	add	x25, x0, #0x1
  40fc4c:	b	40fc64 <_ZdlPvm@@Base+0x528>
  40fc50:	mov	w24, wzr
  40fc54:	mov	x25, xzr
  40fc58:	cbnz	x21, 40fc6c <_ZdlPvm@@Base+0x530>
  40fc5c:	b	40fc88 <_ZdlPvm@@Base+0x54c>
  40fc60:	mov	x25, xzr
  40fc64:	mov	w24, #0x1                   	// #1
  40fc68:	cbz	x21, 40fc88 <_ZdlPvm@@Base+0x54c>
  40fc6c:	ldrb	w8, [x21]
  40fc70:	cbz	w8, 40fc88 <_ZdlPvm@@Base+0x54c>
  40fc74:	mov	x0, x21
  40fc78:	bl	4014a0 <strlen@plt>
  40fc7c:	add	x26, x0, #0x1
  40fc80:	cbnz	x20, 40fc90 <_ZdlPvm@@Base+0x554>
  40fc84:	b	40fca4 <_ZdlPvm@@Base+0x568>
  40fc88:	mov	x26, xzr
  40fc8c:	cbz	x20, 40fca4 <_ZdlPvm@@Base+0x568>
  40fc90:	ldrb	w8, [x20]
  40fc94:	cbz	w8, 40fca4 <_ZdlPvm@@Base+0x568>
  40fc98:	mov	x0, x20
  40fc9c:	bl	4014a0 <strlen@plt>
  40fca0:	b	40fca8 <_ZdlPvm@@Base+0x56c>
  40fca4:	mov	x0, xzr
  40fca8:	cmp	w22, #0x0
  40fcac:	mov	w8, #0x3                   	// #3
  40fcb0:	csinc	x8, x8, xzr, ne  // ne = any
  40fcb4:	add	x8, x8, x25
  40fcb8:	add	x8, x8, x26
  40fcbc:	add	x0, x8, x0
  40fcc0:	bl	401440 <_Znam@plt>
  40fcc4:	str	x0, [x19]
  40fcc8:	strb	wzr, [x0]
  40fccc:	cbz	w24, 40fcf4 <_ZdlPvm@@Base+0x5b8>
  40fcd0:	ldrb	w8, [x23]
  40fcd4:	cbz	w8, 40fcf4 <_ZdlPvm@@Base+0x5b8>
  40fcd8:	mov	x1, x23
  40fcdc:	bl	401760 <strcat@plt>
  40fce0:	ldr	x23, [x19]
  40fce4:	mov	x0, x23
  40fce8:	bl	4014a0 <strlen@plt>
  40fcec:	mov	w8, #0x3a                  	// #58
  40fcf0:	strh	w8, [x23, x0]
  40fcf4:	cbz	w22, 40fd20 <_ZdlPvm@@Base+0x5e4>
  40fcf8:	ldr	x22, [x19]
  40fcfc:	mov	x0, x22
  40fd00:	bl	4014a0 <strlen@plt>
  40fd04:	mov	w8, #0x2e                  	// #46
  40fd08:	strh	w8, [x22, x0]
  40fd0c:	ldr	x22, [x19]
  40fd10:	mov	x0, x22
  40fd14:	bl	4014a0 <strlen@plt>
  40fd18:	mov	w8, #0x3a                  	// #58
  40fd1c:	strh	w8, [x22, x0]
  40fd20:	cbz	x21, 40fd4c <_ZdlPvm@@Base+0x610>
  40fd24:	ldrb	w8, [x21]
  40fd28:	cbz	w8, 40fd4c <_ZdlPvm@@Base+0x610>
  40fd2c:	ldr	x0, [x19]
  40fd30:	mov	x1, x21
  40fd34:	bl	401760 <strcat@plt>
  40fd38:	ldr	x21, [x19]
  40fd3c:	mov	x0, x21
  40fd40:	bl	4014a0 <strlen@plt>
  40fd44:	mov	w8, #0x3a                  	// #58
  40fd48:	strh	w8, [x21, x0]
  40fd4c:	cbz	x20, 40fd64 <_ZdlPvm@@Base+0x628>
  40fd50:	ldrb	w8, [x20]
  40fd54:	cbz	w8, 40fd64 <_ZdlPvm@@Base+0x628>
  40fd58:	ldr	x0, [x19]
  40fd5c:	mov	x1, x20
  40fd60:	bl	401760 <strcat@plt>
  40fd64:	ldr	x0, [x19]
  40fd68:	bl	4014a0 <strlen@plt>
  40fd6c:	str	w0, [x19, #8]
  40fd70:	ldp	x20, x19, [sp, #64]
  40fd74:	ldp	x22, x21, [sp, #48]
  40fd78:	ldp	x24, x23, [sp, #32]
  40fd7c:	ldp	x26, x25, [sp, #16]
  40fd80:	ldp	x29, x30, [sp], #80
  40fd84:	ret
  40fd88:	ldr	x0, [x0]
  40fd8c:	cbz	x0, 40fd94 <_ZdlPvm@@Base+0x658>
  40fd90:	b	401640 <_ZdaPv@plt>
  40fd94:	ret
  40fd98:	stp	x29, x30, [sp, #-80]!
  40fd9c:	str	x25, [sp, #16]
  40fda0:	stp	x24, x23, [sp, #32]
  40fda4:	stp	x22, x21, [sp, #48]
  40fda8:	stp	x20, x19, [sp, #64]
  40fdac:	mov	x29, sp
  40fdb0:	ldr	x19, [x0]
  40fdb4:	mov	x24, x0
  40fdb8:	mov	x20, x1
  40fdbc:	mov	x0, x19
  40fdc0:	bl	4014a0 <strlen@plt>
  40fdc4:	mov	x21, x0
  40fdc8:	mov	x0, x20
  40fdcc:	bl	4014a0 <strlen@plt>
  40fdd0:	mov	x23, x0
  40fdd4:	add	w8, w21, w23
  40fdd8:	add	w0, w8, #0x2
  40fddc:	bl	401440 <_Znam@plt>
  40fde0:	ldr	w22, [x24, #8]
  40fde4:	str	x0, [x24]
  40fde8:	mov	x1, x19
  40fdec:	mov	x25, x0
  40fdf0:	sub	w24, w21, w22
  40fdf4:	mov	x2, x24
  40fdf8:	bl	401460 <memcpy@plt>
  40fdfc:	add	x24, x25, x24
  40fe00:	cbz	w22, 40fe60 <_ZdlPvm@@Base+0x724>
  40fe04:	and	x23, x23, #0xffffffff
  40fe08:	mov	x0, x24
  40fe0c:	mov	x1, x20
  40fe10:	mov	x2, x23
  40fe14:	bl	401460 <memcpy@plt>
  40fe18:	add	x20, x24, x23
  40fe1c:	mov	w8, #0x3a                  	// #58
  40fe20:	add	x9, x19, w21, uxtw
  40fe24:	strb	w8, [x20], #1
  40fe28:	sub	x1, x9, x22
  40fe2c:	mov	x0, x20
  40fe30:	mov	x2, x22
  40fe34:	bl	401460 <memcpy@plt>
  40fe38:	add	x8, x20, x22
  40fe3c:	strb	wzr, [x8]
  40fe40:	cbz	x19, 40fe88 <_ZdlPvm@@Base+0x74c>
  40fe44:	mov	x0, x19
  40fe48:	ldp	x20, x19, [sp, #64]
  40fe4c:	ldp	x22, x21, [sp, #48]
  40fe50:	ldp	x24, x23, [sp, #32]
  40fe54:	ldr	x25, [sp, #16]
  40fe58:	ldp	x29, x30, [sp], #80
  40fe5c:	b	401640 <_ZdaPv@plt>
  40fe60:	mov	w8, #0x3a                  	// #58
  40fe64:	strb	w8, [x24], #1
  40fe68:	and	x21, x23, #0xffffffff
  40fe6c:	mov	x0, x24
  40fe70:	mov	x1, x20
  40fe74:	mov	x2, x21
  40fe78:	bl	401460 <memcpy@plt>
  40fe7c:	add	x8, x24, x21
  40fe80:	strb	wzr, [x8]
  40fe84:	cbnz	x19, 40fe44 <_ZdlPvm@@Base+0x708>
  40fe88:	ldp	x20, x19, [sp, #64]
  40fe8c:	ldp	x22, x21, [sp, #48]
  40fe90:	ldp	x24, x23, [sp, #32]
  40fe94:	ldr	x25, [sp, #16]
  40fe98:	ldp	x29, x30, [sp], #80
  40fe9c:	ret
  40fea0:	sub	sp, sp, #0x70
  40fea4:	stp	x29, x30, [sp, #16]
  40fea8:	stp	x28, x27, [sp, #32]
  40feac:	stp	x26, x25, [sp, #48]
  40feb0:	stp	x24, x23, [sp, #64]
  40feb4:	stp	x22, x21, [sp, #80]
  40feb8:	stp	x20, x19, [sp, #96]
  40febc:	add	x29, sp, #0x10
  40fec0:	mov	x19, x2
  40fec4:	mov	x20, x1
  40fec8:	mov	x21, x0
  40fecc:	cbnz	x1, 40fee0 <_ZdlPvm@@Base+0x7a4>
  40fed0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x38c4>
  40fed4:	add	x1, x1, #0x9
  40fed8:	mov	w0, #0x61                  	// #97
  40fedc:	bl	4085a8 <sqrt@plt+0x6e18>
  40fee0:	ldrb	w8, [x20]
  40fee4:	cmp	w8, #0x2f
  40fee8:	b.eq	40ffec <_ZdlPvm@@Base+0x8b0>  // b.none
  40feec:	ldr	x23, [x21]
  40fef0:	ldrb	w8, [x23]
  40fef4:	cbz	w8, 40ffec <_ZdlPvm@@Base+0x8b0>
  40fef8:	mov	x0, x20
  40fefc:	str	x19, [sp, #8]
  40ff00:	bl	4014a0 <strlen@plt>
  40ff04:	and	x8, x0, #0xffffffff
  40ff08:	mov	x27, #0x1                   	// #1
  40ff0c:	adrp	x21, 412000 <_ZdlPvm@@Base+0x28c4>
  40ff10:	movk	x27, #0x8000, lsl #32
  40ff14:	mov	w28, #0x2f                  	// #47
  40ff18:	add	x19, x8, #0x1
  40ff1c:	add	x21, x21, #0x954
  40ff20:	mov	w1, #0x3a                  	// #58
  40ff24:	mov	x0, x23
  40ff28:	bl	401530 <strchr@plt>
  40ff2c:	mov	x22, x0
  40ff30:	cbz	x0, 40ff60 <_ZdlPvm@@Base+0x824>
  40ff34:	subs	x24, x22, x23
  40ff38:	b.ls	40ff74 <_ZdlPvm@@Base+0x838>  // b.plast
  40ff3c:	ldurb	w8, [x22, #-1]
  40ff40:	mov	w9, #0x1                   	// #1
  40ff44:	cmp	x8, #0x3f
  40ff48:	lsl	x8, x9, x8
  40ff4c:	cset	w9, hi  // hi = pmore
  40ff50:	tst	x8, x27
  40ff54:	cset	w8, eq  // eq = none
  40ff58:	orr	w26, w9, w8
  40ff5c:	b	40ff78 <_ZdlPvm@@Base+0x83c>
  40ff60:	mov	x0, x23
  40ff64:	bl	4014a0 <strlen@plt>
  40ff68:	add	x22, x23, x0
  40ff6c:	subs	x24, x22, x23
  40ff70:	b.hi	40ff3c <_ZdlPvm@@Base+0x800>  // b.pmore
  40ff74:	mov	w26, wzr
  40ff78:	add	x8, x19, x24
  40ff7c:	add	x0, x8, x26
  40ff80:	bl	401440 <_Znam@plt>
  40ff84:	mov	x1, x23
  40ff88:	mov	x2, x24
  40ff8c:	mov	x25, x0
  40ff90:	bl	401460 <memcpy@plt>
  40ff94:	cbz	w26, 40ff9c <_ZdlPvm@@Base+0x860>
  40ff98:	strb	w28, [x25, x24]
  40ff9c:	add	x8, x25, x24
  40ffa0:	add	x0, x8, x26
  40ffa4:	mov	x1, x20
  40ffa8:	bl	401550 <strcpy@plt>
  40ffac:	mov	x0, x25
  40ffb0:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  40ffb4:	mov	x24, x0
  40ffb8:	mov	x0, x25
  40ffbc:	bl	401640 <_ZdaPv@plt>
  40ffc0:	mov	x0, x24
  40ffc4:	mov	x1, x21
  40ffc8:	bl	401670 <fopen@plt>
  40ffcc:	cbnz	x0, 410018 <_ZdlPvm@@Base+0x8dc>
  40ffd0:	mov	x0, x24
  40ffd4:	bl	401510 <free@plt>
  40ffd8:	ldrb	w8, [x22], #1
  40ffdc:	mov	x23, x22
  40ffe0:	cbnz	w8, 40ff20 <_ZdlPvm@@Base+0x7e4>
  40ffe4:	mov	x23, xzr
  40ffe8:	b	410034 <_ZdlPvm@@Base+0x8f8>
  40ffec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  40fff0:	add	x1, x1, #0x954
  40fff4:	mov	x0, x20
  40fff8:	bl	401670 <fopen@plt>
  40fffc:	mov	x23, x0
  410000:	cbz	x0, 410034 <_ZdlPvm@@Base+0x8f8>
  410004:	cbz	x19, 410034 <_ZdlPvm@@Base+0x8f8>
  410008:	mov	x0, x20
  41000c:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  410010:	str	x0, [x19]
  410014:	b	410034 <_ZdlPvm@@Base+0x8f8>
  410018:	ldr	x8, [sp, #8]
  41001c:	mov	x23, x0
  410020:	cbz	x8, 41002c <_ZdlPvm@@Base+0x8f0>
  410024:	str	x24, [x8]
  410028:	b	410034 <_ZdlPvm@@Base+0x8f8>
  41002c:	mov	x0, x24
  410030:	bl	401510 <free@plt>
  410034:	mov	x0, x23
  410038:	ldp	x20, x19, [sp, #96]
  41003c:	ldp	x22, x21, [sp, #80]
  410040:	ldp	x24, x23, [sp, #64]
  410044:	ldp	x26, x25, [sp, #48]
  410048:	ldp	x28, x27, [sp, #32]
  41004c:	ldp	x29, x30, [sp, #16]
  410050:	add	sp, sp, #0x70
  410054:	ret
  410058:	stp	x29, x30, [sp, #-96]!
  41005c:	stp	x28, x27, [sp, #16]
  410060:	stp	x26, x25, [sp, #32]
  410064:	stp	x24, x23, [sp, #48]
  410068:	stp	x22, x21, [sp, #64]
  41006c:	stp	x20, x19, [sp, #80]
  410070:	mov	x29, sp
  410074:	adrp	x8, 412000 <_ZdlPvm@@Base+0x28c4>
  410078:	add	x8, x8, #0x954
  41007c:	cmp	x3, #0x0
  410080:	csel	x21, x8, x3, eq  // eq = none
  410084:	mov	x20, x1
  410088:	mov	x22, x0
  41008c:	mov	w1, #0x72                  	// #114
  410090:	mov	x0, x21
  410094:	mov	x19, x2
  410098:	bl	401530 <strchr@plt>
  41009c:	mov	x23, x0
  4100a0:	cbz	x20, 4101d8 <_ZdlPvm@@Base+0xa9c>
  4100a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x28c4>
  4100a8:	add	x1, x1, #0x4fe
  4100ac:	mov	x0, x20
  4100b0:	bl	401680 <strcmp@plt>
  4100b4:	cbz	w0, 4101d8 <_ZdlPvm@@Base+0xa9c>
  4100b8:	cbz	x23, 410238 <_ZdlPvm@@Base+0xafc>
  4100bc:	ldrb	w8, [x20]
  4100c0:	cmp	w8, #0x2f
  4100c4:	b.eq	410238 <_ZdlPvm@@Base+0xafc>  // b.none
  4100c8:	ldr	x23, [x22]
  4100cc:	ldrb	w8, [x23]
  4100d0:	cbz	w8, 410238 <_ZdlPvm@@Base+0xafc>
  4100d4:	mov	x0, x20
  4100d8:	bl	4014a0 <strlen@plt>
  4100dc:	and	x8, x0, #0xffffffff
  4100e0:	add	x28, x8, #0x1
  4100e4:	mov	w26, #0x2f                  	// #47
  4100e8:	mov	w1, #0x3a                  	// #58
  4100ec:	mov	x0, x23
  4100f0:	bl	401530 <strchr@plt>
  4100f4:	mov	x22, x0
  4100f8:	cbz	x0, 410130 <_ZdlPvm@@Base+0x9f4>
  4100fc:	subs	x24, x22, x23
  410100:	b.ls	410144 <_ZdlPvm@@Base+0xa08>  // b.plast
  410104:	ldurb	w8, [x22, #-1]
  410108:	mov	w9, #0x1                   	// #1
  41010c:	mov	x10, #0x1                   	// #1
  410110:	movk	x10, #0x8000, lsl #32
  410114:	cmp	x8, #0x3f
  410118:	lsl	x8, x9, x8
  41011c:	cset	w9, hi  // hi = pmore
  410120:	tst	x8, x10
  410124:	cset	w8, eq  // eq = none
  410128:	orr	w27, w9, w8
  41012c:	b	410148 <_ZdlPvm@@Base+0xa0c>
  410130:	mov	x0, x23
  410134:	bl	4014a0 <strlen@plt>
  410138:	add	x22, x23, x0
  41013c:	subs	x24, x22, x23
  410140:	b.hi	410104 <_ZdlPvm@@Base+0x9c8>  // b.pmore
  410144:	mov	w27, wzr
  410148:	add	x8, x28, x24
  41014c:	add	x0, x8, x27
  410150:	bl	401440 <_Znam@plt>
  410154:	mov	x1, x23
  410158:	mov	x2, x24
  41015c:	mov	x25, x0
  410160:	bl	401460 <memcpy@plt>
  410164:	cbz	w27, 41016c <_ZdlPvm@@Base+0xa30>
  410168:	strb	w26, [x25, x24]
  41016c:	add	x8, x25, x24
  410170:	add	x0, x8, x27
  410174:	mov	x1, x20
  410178:	bl	401550 <strcpy@plt>
  41017c:	mov	x0, x25
  410180:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  410184:	mov	x24, x0
  410188:	mov	x0, x25
  41018c:	bl	401640 <_ZdaPv@plt>
  410190:	mov	x0, x24
  410194:	mov	x1, x21
  410198:	bl	401670 <fopen@plt>
  41019c:	cbnz	x0, 410260 <_ZdlPvm@@Base+0xb24>
  4101a0:	bl	401650 <__errno_location@plt>
  4101a4:	ldr	w27, [x0]
  4101a8:	mov	x25, x0
  4101ac:	mov	x0, x24
  4101b0:	bl	401510 <free@plt>
  4101b4:	cmp	w27, #0x2
  4101b8:	b.ne	410270 <_ZdlPvm@@Base+0xb34>  // b.any
  4101bc:	ldrb	w8, [x22], #1
  4101c0:	mov	x23, x22
  4101c4:	cbnz	w8, 4100e8 <_ZdlPvm@@Base+0x9ac>
  4101c8:	mov	x23, xzr
  4101cc:	mov	w8, #0x2                   	// #2
  4101d0:	str	w8, [x25]
  4101d4:	b	410218 <_ZdlPvm@@Base+0xadc>
  4101d8:	cbz	x19, 4101fc <_ZdlPvm@@Base+0xac0>
  4101dc:	adrp	x8, 413000 <_ZdlPvm@@Base+0x38c4>
  4101e0:	adrp	x9, 413000 <_ZdlPvm@@Base+0x38c4>
  4101e4:	add	x8, x8, #0x30
  4101e8:	add	x9, x9, #0x2a
  4101ec:	cmp	x23, #0x0
  4101f0:	csel	x0, x9, x8, ne  // ne = any
  4101f4:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  4101f8:	str	x0, [x19]
  4101fc:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410200:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410204:	add	x8, x8, #0x1f0
  410208:	add	x9, x9, #0x1f8
  41020c:	cmp	x23, #0x0
  410210:	csel	x8, x8, x9, ne  // ne = any
  410214:	ldr	x23, [x8]
  410218:	mov	x0, x23
  41021c:	ldp	x20, x19, [sp, #80]
  410220:	ldp	x22, x21, [sp, #64]
  410224:	ldp	x24, x23, [sp, #48]
  410228:	ldp	x26, x25, [sp, #32]
  41022c:	ldp	x28, x27, [sp, #16]
  410230:	ldp	x29, x30, [sp], #96
  410234:	ret
  410238:	mov	x0, x20
  41023c:	mov	x1, x21
  410240:	bl	401670 <fopen@plt>
  410244:	mov	x23, x0
  410248:	cbz	x0, 410218 <_ZdlPvm@@Base+0xadc>
  41024c:	cbz	x19, 410218 <_ZdlPvm@@Base+0xadc>
  410250:	mov	x0, x20
  410254:	bl	410288 <_ZdlPvm@@Base+0xb4c>
  410258:	str	x0, [x19]
  41025c:	b	410218 <_ZdlPvm@@Base+0xadc>
  410260:	mov	x23, x0
  410264:	cbz	x19, 41027c <_ZdlPvm@@Base+0xb40>
  410268:	str	x24, [x19]
  41026c:	b	410218 <_ZdlPvm@@Base+0xadc>
  410270:	mov	x23, xzr
  410274:	str	w27, [x25]
  410278:	b	410218 <_ZdlPvm@@Base+0xadc>
  41027c:	mov	x0, x24
  410280:	bl	401510 <free@plt>
  410284:	b	410218 <_ZdlPvm@@Base+0xadc>
  410288:	cbz	x0, 4102b8 <_ZdlPvm@@Base+0xb7c>
  41028c:	stp	x29, x30, [sp, #-32]!
  410290:	str	x19, [sp, #16]
  410294:	mov	x29, sp
  410298:	mov	x19, x0
  41029c:	bl	4014a0 <strlen@plt>
  4102a0:	add	x0, x0, #0x1
  4102a4:	bl	4016a0 <malloc@plt>
  4102a8:	mov	x1, x19
  4102ac:	bl	401550 <strcpy@plt>
  4102b0:	ldr	x19, [sp, #16]
  4102b4:	ldp	x29, x30, [sp], #32
  4102b8:	ret
  4102bc:	sub	sp, sp, #0x80
  4102c0:	stp	x29, x30, [sp, #32]
  4102c4:	stp	x28, x27, [sp, #48]
  4102c8:	stp	x26, x25, [sp, #64]
  4102cc:	stp	x24, x23, [sp, #80]
  4102d0:	stp	x22, x21, [sp, #96]
  4102d4:	stp	x20, x19, [sp, #112]
  4102d8:	add	x29, sp, #0x20
  4102dc:	mov	x19, x0
  4102e0:	cbz	x1, 4103b4 <_ZdlPvm@@Base+0xc78>
  4102e4:	ldrb	w27, [x1]
  4102e8:	mov	x20, x1
  4102ec:	cbz	w27, 4103bc <_ZdlPvm@@Base+0xc80>
  4102f0:	adrp	x25, 429000 <stderr@@GLIBC_2.17+0x1e00>
  4102f4:	ldr	x8, [x25, #1000]
  4102f8:	mov	w28, w2
  4102fc:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  410300:	cbnz	x8, 410344 <_ZdlPvm@@Base+0xc08>
  410304:	mov	w8, #0x65                  	// #101
  410308:	mov	w0, #0x328                 	// #808
  41030c:	str	w8, [x21, #1012]
  410310:	bl	401440 <_Znam@plt>
  410314:	mov	w8, #0x8                   	// #8
  410318:	str	x0, [x25, #1000]
  41031c:	str	xzr, [x0]
  410320:	ldr	x9, [x25, #1000]
  410324:	str	xzr, [x9, x8]
  410328:	add	x8, x8, #0x8
  41032c:	cmp	x8, #0x328
  410330:	b.ne	410320 <_ZdlPvm@@Base+0xbe4>  // b.any
  410334:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x1e00>
  410338:	str	wzr, [x8, #1008]
  41033c:	ldrb	w27, [x20]
  410340:	cbz	w27, 41036c <_ZdlPvm@@Base+0xc30>
  410344:	ldrb	w9, [x20, #1]
  410348:	cbz	w9, 41036c <_ZdlPvm@@Base+0xc30>
  41034c:	ldrb	w8, [x20, #2]
  410350:	add	w27, w9, w27, lsl #7
  410354:	cbz	w8, 41036c <_ZdlPvm@@Base+0xc30>
  410358:	add	x9, x20, #0x3
  41035c:	lsl	w10, w27, #4
  410360:	add	w27, w10, w8, uxtb
  410364:	ldrb	w8, [x9], #1
  410368:	cbnz	w8, 41035c <_ZdlPvm@@Base+0xc20>
  41036c:	ldrsw	x26, [x21, #1012]
  410370:	ldr	x22, [x25, #1000]
  410374:	udiv	w8, w27, w26
  410378:	msub	w8, w8, w26, w27
  41037c:	add	x24, x22, w8, uxtw #3
  410380:	ldr	x23, [x24]
  410384:	cbz	x23, 4103ac <_ZdlPvm@@Base+0xc70>
  410388:	add	x21, x22, x26, lsl #3
  41038c:	mov	x0, x20
  410390:	mov	x1, x23
  410394:	bl	401680 <strcmp@plt>
  410398:	cbz	w0, 410420 <_ZdlPvm@@Base+0xce4>
  41039c:	cmp	x24, x22
  4103a0:	csel	x24, x21, x24, eq  // eq = none
  4103a4:	ldr	x23, [x24, #-8]!
  4103a8:	cbnz	x23, 41038c <_ZdlPvm@@Base+0xc50>
  4103ac:	cmp	w28, #0x2
  4103b0:	b.ne	4103cc <_ZdlPvm@@Base+0xc90>  // b.any
  4103b4:	str	xzr, [x19]
  4103b8:	b	4105d0 <_ZdlPvm@@Base+0xe94>
  4103bc:	adrp	x8, 410000 <_ZdlPvm@@Base+0x8c4>
  4103c0:	add	x8, x8, #0xd3b
  4103c4:	str	x8, [x19]
  4103c8:	b	4105d0 <_ZdlPvm@@Base+0xe94>
  4103cc:	adrp	x23, 429000 <stderr@@GLIBC_2.17+0x1e00>
  4103d0:	ldr	w8, [x23, #1008]
  4103d4:	sub	w9, w26, #0x1
  4103d8:	stur	w28, [x29, #-12]
  4103dc:	and	x28, x26, #0xffffffff
  4103e0:	cmp	w8, w9
  4103e4:	b.ge	410408 <_ZdlPvm@@Base+0xccc>  // b.tcont
  4103e8:	scvtf	d0, w8
  4103ec:	mov	x8, #0x3333333333333333    	// #3689348814741910323
  4103f0:	movk	x8, #0x3fd3, lsl #48
  4103f4:	scvtf	d1, w28
  4103f8:	fmov	d2, x8
  4103fc:	fmul	d1, d1, d2
  410400:	fcmp	d1, d0
  410404:	b.hi	41053c <_ZdlPvm@@Base+0xe00>  // b.pmore
  410408:	cmp	w26, #0x1f7
  41040c:	str	x19, [sp, #8]
  410410:	b.cs	410428 <_ZdlPvm@@Base+0xcec>  // b.hs, b.nlast
  410414:	mov	w26, #0x1f7                 	// #503
  410418:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  41041c:	b	410484 <_ZdlPvm@@Base+0xd48>
  410420:	str	x23, [x19]
  410424:	b	4105d0 <_ZdlPvm@@Base+0xe94>
  410428:	adrp	x23, 413000 <_ZdlPvm@@Base+0x38c4>
  41042c:	adrp	x24, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410430:	adrp	x19, 413000 <_ZdlPvm@@Base+0x38c4>
  410434:	mov	x21, xzr
  410438:	add	x23, x23, #0x37
  41043c:	add	x24, x24, #0xed0
  410440:	add	x19, x19, #0x50
  410444:	b	41045c <_ZdlPvm@@Base+0xd20>
  410448:	add	x8, x19, x21, lsl #2
  41044c:	ldr	w26, [x8, #8]
  410450:	add	x21, x21, #0x1
  410454:	cmp	w26, w28
  410458:	b.hi	41047c <_ZdlPvm@@Base+0xd40>  // b.pmore
  41045c:	cmp	x21, #0xf
  410460:	b.ne	410448 <_ZdlPvm@@Base+0xd0c>  // b.any
  410464:	mov	x0, x23
  410468:	mov	x1, x24
  41046c:	mov	x2, x24
  410470:	mov	x3, x24
  410474:	bl	409b50 <sqrt@plt+0x83c0>
  410478:	b	410448 <_ZdlPvm@@Base+0xd0c>
  41047c:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  410480:	adrp	x23, 429000 <stderr@@GLIBC_2.17+0x1e00>
  410484:	sxtw	x8, w26
  410488:	sbfiz	x9, x26, #3, #32
  41048c:	cmp	xzr, x8, lsr #61
  410490:	csinv	x0, x9, xzr, eq  // eq = none
  410494:	str	w26, [x21, #1012]
  410498:	str	wzr, [x23, #1008]
  41049c:	bl	401440 <_Znam@plt>
  4104a0:	cmp	w26, #0x1
  4104a4:	str	x0, [x25, #1000]
  4104a8:	b.lt	4104d4 <_ZdlPvm@@Base+0xd98>  // b.tstop
  4104ac:	cmp	w26, #0x1
  4104b0:	str	xzr, [x0]
  4104b4:	b.eq	4104d4 <_ZdlPvm@@Base+0xd98>  // b.none
  4104b8:	mov	w8, w26
  4104bc:	mov	w9, #0x1                   	// #1
  4104c0:	ldr	x10, [x25, #1000]
  4104c4:	str	xzr, [x10, x9, lsl #3]
  4104c8:	add	x9, x9, #0x1
  4104cc:	cmp	x8, x9
  4104d0:	b.ne	4104c0 <_ZdlPvm@@Base+0xd84>  // b.any
  4104d4:	add	x8, x22, x28, lsl #3
  4104d8:	sub	x19, x8, #0x8
  4104dc:	cmp	x19, x22
  4104e0:	b.cc	4104fc <_ZdlPvm@@Base+0xdc0>  // b.lo, b.ul, b.last
  4104e4:	ldr	x1, [x19], #-8
  4104e8:	sub	x0, x29, #0x8
  4104ec:	mov	w2, #0x1                   	// #1
  4104f0:	bl	4102bc <_ZdlPvm@@Base+0xb80>
  4104f4:	cmp	x19, x22
  4104f8:	b.cs	4104e4 <_ZdlPvm@@Base+0xda8>  // b.hs, b.nlast
  4104fc:	cbz	x22, 410508 <_ZdlPvm@@Base+0xdcc>
  410500:	mov	x0, x22
  410504:	bl	401640 <_ZdaPv@plt>
  410508:	ldrsw	x9, [x21, #1012]
  41050c:	ldr	x8, [x25, #1000]
  410510:	ldr	x19, [sp, #8]
  410514:	udiv	w10, w27, w9
  410518:	msub	w10, w10, w9, w27
  41051c:	add	x24, x8, w10, uxtw #3
  410520:	ldr	x10, [x24]
  410524:	cbz	x10, 41053c <_ZdlPvm@@Base+0xe00>
  410528:	add	x9, x8, x9, lsl #3
  41052c:	cmp	x24, x8
  410530:	csel	x24, x9, x24, eq  // eq = none
  410534:	ldr	x10, [x24, #-8]!
  410538:	cbnz	x10, 41052c <_ZdlPvm@@Base+0xdf0>
  41053c:	ldr	w8, [x23, #1008]
  410540:	ldur	w9, [x29, #-12]
  410544:	add	w8, w8, #0x1
  410548:	cmp	w9, #0x1
  41054c:	str	w8, [x23, #1008]
  410550:	b.ne	410560 <_ZdlPvm@@Base+0xe24>  // b.any
  410554:	str	x20, [x24]
  410558:	str	x20, [x19]
  41055c:	b	4105d0 <_ZdlPvm@@Base+0xe94>
  410560:	mov	x0, x20
  410564:	bl	4014a0 <strlen@plt>
  410568:	adrp	x21, 429000 <stderr@@GLIBC_2.17+0x1e00>
  41056c:	mov	x8, x0
  410570:	ldr	x0, [x21, #1016]
  410574:	add	w23, w8, #0x1
  410578:	adrp	x22, 429000 <stderr@@GLIBC_2.17+0x1e00>
  41057c:	cbz	x0, 41058c <_ZdlPvm@@Base+0xe50>
  410580:	ldr	w8, [x22, #1024]
  410584:	cmp	w8, w23
  410588:	b.ge	4105a4 <_ZdlPvm@@Base+0xe68>  // b.tcont
  41058c:	cmp	w23, #0x400
  410590:	mov	w8, #0x400                 	// #1024
  410594:	csel	w0, w23, w8, gt
  410598:	str	w0, [x22, #1024]
  41059c:	bl	401440 <_Znam@plt>
  4105a0:	str	x0, [x21, #1016]
  4105a4:	mov	x1, x20
  4105a8:	bl	401550 <strcpy@plt>
  4105ac:	ldr	x8, [x21, #1016]
  4105b0:	str	x8, [x24]
  4105b4:	str	x8, [x19]
  4105b8:	ldr	x8, [x21, #1016]
  4105bc:	ldr	w9, [x22, #1024]
  4105c0:	add	x8, x8, w23, sxtw
  4105c4:	sub	w9, w9, w23
  4105c8:	str	x8, [x21, #1016]
  4105cc:	str	w9, [x22, #1024]
  4105d0:	ldp	x20, x19, [sp, #112]
  4105d4:	ldp	x22, x21, [sp, #96]
  4105d8:	ldp	x24, x23, [sp, #80]
  4105dc:	ldp	x26, x25, [sp, #64]
  4105e0:	ldp	x28, x27, [sp, #48]
  4105e4:	ldp	x29, x30, [sp, #32]
  4105e8:	add	sp, sp, #0x80
  4105ec:	ret
  4105f0:	stp	x29, x30, [sp, #-48]!
  4105f4:	str	x21, [sp, #16]
  4105f8:	stp	x20, x19, [sp, #32]
  4105fc:	mov	x29, sp
  410600:	mov	x19, x1
  410604:	mov	x20, x0
  410608:	bl	4014a0 <strlen@plt>
  41060c:	mov	x21, x0
  410610:	mov	x0, x19
  410614:	bl	4014a0 <strlen@plt>
  410618:	add	x8, x21, x0
  41061c:	add	x0, x8, #0x1
  410620:	bl	401440 <_Znam@plt>
  410624:	mov	x1, x20
  410628:	mov	x21, x0
  41062c:	bl	401550 <strcpy@plt>
  410630:	mov	x1, x19
  410634:	bl	401760 <strcat@plt>
  410638:	add	x0, x29, #0x18
  41063c:	mov	x1, x21
  410640:	mov	w2, wzr
  410644:	bl	4102bc <_ZdlPvm@@Base+0xb80>
  410648:	mov	x0, x21
  41064c:	bl	401640 <_ZdaPv@plt>
  410650:	ldr	x0, [x29, #24]
  410654:	ldp	x20, x19, [sp, #32]
  410658:	ldr	x21, [sp, #16]
  41065c:	ldp	x29, x30, [sp], #48
  410660:	ret
  410664:	ldrb	w8, [x0]
  410668:	cmp	w8, #0x75
  41066c:	b.ne	410724 <_ZdlPvm@@Base+0xfe8>  // b.any
  410670:	add	x0, x0, #0x1
  410674:	adrp	x8, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410678:	adrp	x9, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41067c:	adrp	x10, 427000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410680:	add	x8, x8, #0x7c8
  410684:	add	x9, x9, #0x6c8
  410688:	add	x10, x10, #0x4c8
  41068c:	mov	x11, x0
  410690:	mov	x12, x11
  410694:	ldrb	w13, [x11], #1
  410698:	mov	w14, wzr
  41069c:	mov	w15, w13
  4106a0:	and	x15, x15, #0xff
  4106a4:	ldrb	w16, [x8, x15]
  4106a8:	cbz	w16, 410724 <_ZdlPvm@@Base+0xfe8>
  4106ac:	ldrb	w16, [x9, x15]
  4106b0:	cbz	w16, 4106bc <_ZdlPvm@@Base+0xf80>
  4106b4:	mov	w16, #0xffffffd0            	// #-48
  4106b8:	b	4106c8 <_ZdlPvm@@Base+0xf8c>
  4106bc:	ldrb	w16, [x10, x15]
  4106c0:	cbz	w16, 410724 <_ZdlPvm@@Base+0xfe8>
  4106c4:	mov	w16, #0xffffffc9            	// #-55
  4106c8:	add	w14, w16, w14, lsl #4
  4106cc:	add	w14, w14, w15
  4106d0:	cmp	w14, #0x110, lsl #12
  4106d4:	b.ge	410724 <_ZdlPvm@@Base+0xfe8>  // b.tcont
  4106d8:	ldrb	w15, [x11], #1
  4106dc:	cmp	w15, #0x5f
  4106e0:	b.eq	4106e8 <_ZdlPvm@@Base+0xfac>  // b.none
  4106e4:	cbnz	w15, 4106a0 <_ZdlPvm@@Base+0xf64>
  4106e8:	orr	w16, w14, #0x400
  4106ec:	lsr	w16, w16, #10
  4106f0:	cmp	w16, #0x37
  4106f4:	b.eq	410724 <_ZdlPvm@@Base+0xfe8>  // b.none
  4106f8:	cmp	w14, #0x10, lsl #12
  4106fc:	b.lt	41070c <_ZdlPvm@@Base+0xfd0>  // b.tstop
  410700:	cmp	w13, #0x30
  410704:	b.ne	41071c <_ZdlPvm@@Base+0xfe0>  // b.any
  410708:	b	410724 <_ZdlPvm@@Base+0xfe8>
  41070c:	sub	x13, x11, #0x1
  410710:	sub	x12, x13, x12
  410714:	cmp	x12, #0x4
  410718:	b.ne	410724 <_ZdlPvm@@Base+0xfe8>  // b.any
  41071c:	cbnz	w15, 410690 <_ZdlPvm@@Base+0xf54>
  410720:	ret
  410724:	mov	x0, xzr
  410728:	ret
  41072c:	nop
  410730:	stp	x29, x30, [sp, #-64]!
  410734:	mov	x29, sp
  410738:	stp	x19, x20, [sp, #16]
  41073c:	adrp	x20, 424000 <_ZdlPvm@@Base+0x148c4>
  410740:	add	x20, x20, #0xd10
  410744:	stp	x21, x22, [sp, #32]
  410748:	adrp	x21, 424000 <_ZdlPvm@@Base+0x148c4>
  41074c:	add	x21, x21, #0xcb8
  410750:	sub	x20, x20, x21
  410754:	mov	w22, w0
  410758:	stp	x23, x24, [sp, #48]
  41075c:	mov	x23, x1
  410760:	mov	x24, x2
  410764:	bl	401400 <_Znam@plt-0x40>
  410768:	cmp	xzr, x20, asr #3
  41076c:	b.eq	410798 <_ZdlPvm@@Base+0x105c>  // b.none
  410770:	asr	x20, x20, #3
  410774:	mov	x19, #0x0                   	// #0
  410778:	ldr	x3, [x21, x19, lsl #3]
  41077c:	mov	x2, x24
  410780:	add	x19, x19, #0x1
  410784:	mov	x1, x23
  410788:	mov	w0, w22
  41078c:	blr	x3
  410790:	cmp	x20, x19
  410794:	b.ne	410778 <_ZdlPvm@@Base+0x103c>  // b.any
  410798:	ldp	x19, x20, [sp, #16]
  41079c:	ldp	x21, x22, [sp, #32]
  4107a0:	ldp	x23, x24, [sp, #48]
  4107a4:	ldp	x29, x30, [sp], #64
  4107a8:	ret
  4107ac:	nop
  4107b0:	ret

Disassembly of section .fini:

00000000004107b4 <.fini>:
  4107b4:	stp	x29, x30, [sp, #-16]!
  4107b8:	mov	x29, sp
  4107bc:	ldp	x29, x30, [sp], #16
  4107c0:	ret
