// Seed: 4217630277
module module_0 (
    input id_0,
    inout id_1,
    input id_2
);
  generate
    logic id_3;
    assign id_3 = id_3 - 1;
  endgenerate
endmodule
module module_1 (
    output id_0,
    input id_1
    , id_6,
    output logic id_2
    , id_7,
    input id_3,
    input logic id_4,
    input id_5
);
  type_11(
      id_0, 1
  );
  logic id_8 = 1;
  assign id_7 = id_1 - 1;
endmodule
