<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='70' type='50'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='82' c='_ZN4llvmL18isARMArea3RegisterEjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='208' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='681' u='r' c='_ZNK4llvm16ARMFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='4007' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser16tryParseRegisterEv'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9457' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1344'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='309' u='r' c='_ZN4llvm6ARM_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
