

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Mon Jul  2 20:20:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hls_axi_interfaces_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   76|   76|   77|   77|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	11  / (exitcond)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: d_i_read (4)  [1/1] 1.00ns
:0  %d_i_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %d_i)

ST_1: d_o_read (5)  [1/1] 1.00ns
:1  %d_o_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %d_o)

ST_1: d_i3 (6)  [1/1] 0.00ns
:2  %d_i3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %d_i_read, i32 2, i32 31)

ST_1: d_o1 (9)  [1/1] 0.00ns
:5  %d_o1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %d_o_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp (7)  [1/1] 0.00ns
:3  %tmp = zext i30 %d_i3 to i32

ST_2: gmem_addr (8)  [1/1] 0.00ns
:4  %gmem_addr = getelementptr i32* %gmem, i32 %tmp

ST_2: gmem_addr_rd_req (18)  [7/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 3>: 8.75ns
ST_3: gmem_addr_rd_req (18)  [6/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 4>: 8.75ns
ST_4: gmem_addr_rd_req (18)  [5/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 5>: 8.75ns
ST_5: gmem_addr_rd_req (18)  [4/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 6>: 8.75ns
ST_6: gmem_addr_rd_req (18)  [3/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 7>: 8.75ns
ST_7: gmem_addr_rd_req (18)  [2/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)


 <State 8>: 8.75ns
ST_8: tmp_1 (10)  [1/1] 0.00ns
:6  %tmp_1 = zext i30 %d_o1 to i32

ST_8: gmem_addr_1 (11)  [1/1] 0.00ns
:7  %gmem_addr_1 = getelementptr i32* %gmem, i32 %tmp_1

ST_8: StgValue_29 (12)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !8

ST_8: StgValue_30 (13)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

ST_8: StgValue_31 (14)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:58
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_32 (15)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %d_i, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_33 (16)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %d_o, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_34 (17)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: gmem_addr_rd_req (18)  [1/7] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:14  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 32)

ST_8: gmem_addr_1_wr_req (19)  [1/1] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:15  %gmem_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_1, i32 32)

ST_8: StgValue_37 (20)  [1/1] 1.30ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:16  br label %1


 <State 9>: 8.75ns
ST_9: i (22)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_9: exitcond (23)  [1/1] 3.17ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:1  %exitcond = icmp eq i6 %i, -32

ST_9: empty (24)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_9: i_1 (25)  [1/1] 1.88ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:3  %i_1 = add i6 %i, 1

ST_9: StgValue_42 (26)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:4  br i1 %exitcond, label %3, label %2

ST_9: gmem_addr_read (28)  [1/1] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

ST_9: gmem_addr_1_wr_resp (32)  [5/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 10>: 8.75ns
ST_10: StgValue_45 (29)  [1/1] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_1, i32 %gmem_addr_read, i4 -1)

ST_10: StgValue_46 (30)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:61
:2  br label %1


 <State 11>: 8.75ns
ST_11: gmem_addr_1_wr_resp (32)  [4/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 12>: 8.75ns
ST_12: gmem_addr_1_wr_resp (32)  [3/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 13>: 8.75ns
ST_13: gmem_addr_1_wr_resp (32)  [2/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)


 <State 14>: 8.75ns
ST_14: gmem_addr_1_wr_resp (32)  [1/5] 8.75ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:62
:0  %gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

ST_14: StgValue_51 (33)  [1/1] 0.00ns  loc: hls_axi_interfaces_prj/axi_interfaces.c:64
:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'd_i' [4]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [8]  (0 ns)
	bus request on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [18]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [18]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [18]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [18]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [18]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [18]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [11]  (0 ns)
	bus request on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [19]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [28]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [29]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [32]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [32]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [32]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (hls_axi_interfaces_prj/axi_interfaces.c:62) [32]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
