# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do QuesoConexion_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SAMSUNG/Downloads/Quesop (1)/Quesop/QuesoConexion.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:02:32 on Nov 16,2016
# vcom -reportprogress 300 -93 -work work C:/Users/SAMSUNG/Downloads/Quesop (1)/Quesop/QuesoConexion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity QuesoConexion
# -- Compiling architecture QuesoConexionArch of QuesoConexion
# End time: 22:02:32 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
