Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6d14b457181f42608dfba18440b97c40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot main_testbench_func_synth xil_defaultlib.main_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.sim/sim/synth/func/xsim/main_testbench_func_synth.v" Line 61. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_testbench_func_synth
