timestamp 1694946614
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use 7b_divider_magic 7b_divider_magic_2 1 0 6231 0 1 -16896
use A_MUX A_MUX_5 1 0 16712 0 1 -3124
use Tappered_Buffer Tappered_Buffer_8 -1 0 12287 0 1 6101
use VCO_DFF_C VCO_DFF_C_0 1 0 24282 0 1 -1600
use Tappered_Buffer Tappered_Buffer_7 -1 0 11108 0 1 10738
use Current_Mirror_Top Current_Mirror_Top_0 -1 0 2228 0 1 10249
use A_MUX A_MUX_2 1 0 18240 0 1 7818
use A_MUX A_MUX_1 1 0 18282 0 -1 12510
use PFD_T2 PFD_T2_0 1 0 22661 0 1 8437
use A_MUX A_MUX_4 -1 0 30867 0 -1 8419
use A_MUX A_MUX_3 -1 0 30924 0 -1 11425
use CP_1 CP_1_0 1 0 33105 0 1 10459
use A_MUX A_MUX_6 1 0 36417 0 -1 12138
use Tappered_Buffer Tappered_Buffer_6 -1 0 4941 0 1 26954
use 7b_divider_magic 7b_divider_magic_1 0 -1 9619 -1 0 62378
use Tappered_Buffer Tappered_Buffer_5 1 0 48878 0 -1 -10328
use Tappered_Buffer Tappered_Buffer_2 1 0 58351 0 1 8237
use Tappered_Buffer Tappered_Buffer_1 1 0 50390 0 1 8230
use Tappered_Buffer Tappered_Buffer_0 1 0 50570 0 1 3553
use RES_74k RES_74k_1 -1 0 51462 0 -1 12102
use cap_11p cap_11p_0 1 0 94240 0 1 13088
use A_MUX A_MUX_0 1 0 42495 0 1 4782
use 7b_divider_magic 7b_divider_magic_0 1 0 57381 0 1 -16876
use Tappered_Buffer Tappered_Buffer_4 -1 0 94996 0 1 3197
use cap_240p cap_240p_0 1 0 89483 0 -1 28277
port "SD2_1" 126 1970 11950 1970 11950 m2
port "G1_1" 128 940 13900 940 13900 m2
port "G1_2" 124 2100 14450 2100 14450 m2
port "SD0_1" 125 1230 14410 1230 14410 m2
port "A3" 123 2530 15190 2530 15190 m2
port "SD01" 129 -170 15280 -170 15280 m2
port "A0" 122 2480 16670 2480 16670 m2
port "OUT1" 53 99070 -7610 99070 -7610 m1
port "OUT11" 91 95190 -18410 95190 -18410 m1
port "P12" 101 80070 -17980 80070 -17980 m1
port "Q14" 99 79160 -15880 79160 -15880 m1
port "Q15" 98 65360 -15960 65360 -15960 m1
port "Q13" 97 80010 -12090 80010 -12090 m1
port "Q16" 96 64260 -11900 64260 -11900 m1
port "Q17" 100 65000 -10230 65000 -10230 m1
port "Q11" 95 79910 -7950 79910 -7950 m1
port "Q12" 94 64250 -7650 64250 -7650 m1
port "LD1" 93 57550 -8180 57550 -8180 m1
port "DIV_OUT" 117 48873 -14249 48873 -14249 m1
port "OUT01" 89 43780 -18390 43780 -18390 m1
port "P02" 87 28920 -18000 28920 -18000 m1
port "Q04" 86 28010 -15010 28010 -15010 m1
port "Q05" 83 14210 -15910 14210 -15910 m1
port "Q03" 85 28860 -12250 28860 -12250 m1
port "Q06" 84 13110 -12310 13110 -12310 m1
port "Q07" 81 13860 -10180 13860 -10180 m1
port "Q01" 82 28770 -7800 28770 -7800 m1
port "Q02" 80 13110 -7700 13110 -7700 m1
port "LD0" 88 6410 -8020 6410 -8020 m1
port "D15" 58 99171 -4022 99171 -4022 m1
port "D14" 57 99146 -3471 99146 -3471 m1
port "D12" 56 99090 -2966 99090 -2966 m1
port "D13" 55 99137 -2090 99137 -2090 m1
port "D16" 54 99167 -991 99167 -991 m1
port "D16G" 103 69038 -3769 69038 -3769 m1
port "D17G" 102 58470 -2667 58470 -2667 m1
port "OUT" 52 56817 2078 56817 2078 m1
port "OUTB" 51 56568 6749 56568 6749 m1
port "S4" 43 43370 4280 43370 4280 m1
port "VCTRL_IN" 42 42870 4240 42870 4240 m1
port "VCTRL_OBV" 78 39830 6510 39830 6510 m1
port "VCTRL2" 39 32279 5743 32279 5743 m1
port "VSS" 40 33470 8331 33470 8331 m1
port "S6" 24 17988 6714 17988 6714 m1
port "S3" 19 22036 6756 22036 6756 m1
port "DIV_OUT2" 79 18550 7330 18550 7330 m1
port "DN1" 45 26214 8908 26214 8908 m1
port "UP1" 44 26249 11574 26249 11574 m1
port "S2" 20 21788 13207 21788 13207 m1
port "DN_INPUT" 26 21858 13590 21858 13590 m1
port "UP_INPUT" 25 21995 13993 21995 13993 m1
port "VDD" 41 30024 14122 30024 14122 m1
port "D4" 60 4793 -4573 4793 -4573 m1
port "D6" 61 4742 -4063 4742 -4063 m1
port "D1" 62 4675 -3537 4675 -3537 m1
port "D5" 63 4723 -3078 4723 -3078 m1
port "D0" 64 4752 -2715 4752 -2715 m1
port "S7" 59 4423 -2365 4423 -2365 m1
port "D2" 65 4646 -1595 4646 -1595 m1
port "D3" 66 4579 -1155 4579 -1155 m1
port "DN_OUT" 74 5730 4634 5730 4634 m1
port "UP_OUT" 73 4188 9245 4188 9245 m1
port "ITAIL" 118 2488 10382 2488 10382 m1
port "G2_1" 127 1720 10740 1720 10740 m1
port "S1" 23 19290 14218 19290 14218 m1
port "F_IN" 29 18022 14399 18022 14399 m1
port "DN" 76 22016 14545 22016 14545 m2
port "UP" 75 21999 15127 21999 15127 m2
port "LF_OFFCHIP" 49 22703 16344 22703 16344 m1
port "S5" 50 22694 16690 22694 16690 m1
port "G_sink_dn" 5 1919 15268 1919 15268 m1
port "G_sink_up" 4 1916 15531 1916 15531 m1
port "G_source_dn" 2 1382 15902 1382 15902 m1
port "G_source_up" 1 1578 15993 1578 15993 m1
port "ITAIL_SINK" 120 5143 15231 5143 15231 m1
port "A1" 121 53770 15520 53770 15520 m1
port "ITAIL_SRC" 119 5149 16633 5149 16633 m1
port "OUT21" 106 8667 22935 8667 22935 m1
port "VDD_TEST" 77 99365 4556 99365 4556 m1
port "Q23" 115 4469 39744 4469 39744 m1
port "Q21" 114 137 39812 137 39812 m1
port "Q24" 116 7673 40583 7673 40583 m1
port "LD2" 112 -1095 48432 -1095 48432 m1
port "Q25" 110 8628 54398 8628 54398 m1
port "Q27" 109 2862 54749 2862 54749 m1
port "Q26" 108 4687 55482 4687 55482 m1
port "Q22" 111 -561 55487 -561 55487 m1
port "PRE_SCALAR" 72 -3814 24857 -3814 24857 m1
port "D10" 71 -3049 36634 -3049 36634 m1
port "D9" 70 -3184 43467 -3184 43467 m1
port "D7" 69 -3154 44010 -3154 44010 m1
port "D26G" 105 -4077 52130 -4077 52130 m1
port "D8" 68 -3395 52547 -3395 52547 m1
port "D27G" 104 -4324 61270 -4324 61270 m1
port "D11" 67 -3298 62608 -3298 62608 m1
node "m5_87362_n658#" 0 13646.7 87362 -658 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26874660 70816
node "m4_39445_n6852#" 3 6214.3 39445 -6852 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11591300 41130 0 0
node "m4_n7940_n28288#" 0 74989.5 -7940 -28288 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144961953 341218 0 0
node "m3_78405_n14665#" 7 6318.19 78405 -14665 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4045041 35484 0 0 0 0
node "m3_68640_n5267#" 0 204.634 68640 -5267 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84303 1328 0 0 0 0
node "m3_34855_n14685#" 4 3357.45 34855 -14685 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2139291 18984 0 0 0 0
node "m3_n2076_50862#" 0 102.822 -2076 50862 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51657 916 0 0 0 0
node "m3_n2118_60500#" 0 134.343 -2118 60500 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61650 998 0 0 0 0
node "m2_18271_n1063#" 0 6982.95 18271 -1063 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 243988 2122 7920192 47816 0 0 0 0
node "m2_26250_8881#" 1 794.479 26250 8881 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308256 4360 0 0 0 0 0 0
node "m2_34756_9620#" 8 7818.66 34756 9620 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5092211 42430 0 0 0 0 0 0
node "m2_26304_11491#" 1 777.477 26304 11491 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357273 4812 0 0 0 0 0 0
node "SD2_1" 1 162.143 1970 11950 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22736 924 0 0 0 0 0 0
node "G1_1" 0 101.228 940 13900 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13216 584 0 0 0 0 0 0
node "G1_2" 0 74.6564 2100 14450 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9856 464 0 0 0 0 0 0
node "SD0_1" 1 208.539 1230 14410 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31136 1224 0 0 0 0 0 0
node "A3" 0 81.1487 2530 15190 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10904 492 0 0 0 0 0 0
node "SD01" 0 126.972 -170 15280 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17136 724 0 0 0 0 0 0
node "A0" 1 147.99 2480 16670 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20862 846 0 0 0 0 0 0
node "OUT1" 4 5699.97 99070 -7610 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168640 2032 3601932 26000 0 0 0 0 0 0
node "OUT11" 1 2037.33 95190 -18410 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1035584 6588 0 0 0 0 0 0 0 0
node "P12" 1 298.913 80070 -17980 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30176 1404 0 0 0 0 0 0 0 0
node "Q14" 2 635.384 79160 -15880 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73944 2948 0 0 0 0 0 0 0 0
node "Q15" 2 465.145 65360 -15960 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54708 2156 0 0 0 0 0 0 0 0
node "m1_77165_n14593#" 1 378.398 77165 -14593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42330 1762 0 0 0 0 0 0 0 0
node "Q13" 1 320.313 80010 -12090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32476 1504 0 0 0 0 0 0 0 0
node "Q16" 2 417.48 64260 -11900 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44544 1952 0 0 0 0 0 0 0 0
node "Q17" 1 279.637 65000 -10230 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28623 1312 0 0 0 0 0 0 0 0
node "Q11" 1 417.49 79910 -7950 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74700 1840 0 0 0 0 0 0 0 0
node "Q12" 1 321.225 64250 -7650 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33182 1506 0 0 0 0 0 0 0 0
node "LD1" 2 401.481 57550 -8180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51512 2286 0 0 0 0 0 0 0 0
node "m1_48405_n9663#" 1 24379.7 48405 -9663 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 185167 2722 23328582 96510 0 0 0 0 0 0
node "DIV_OUT" 7 7677.77 48873 -14249 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2854836 29214 211688 1878 0 0 0 0 0 0
node "OUT01" 1 1957.11 43780 -18390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 989824 6328 0 0 0 0 0 0 0 0
node "P02" 1 131.989 28920 -18000 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12236 624 0 0 0 0 0 0 0 0
node "Q04" 1 345.673 28010 -15010 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39104 1608 0 0 0 0 0 0 0 0
node "Q05" 1 211.609 14210 -15910 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24035 984 0 0 0 0 0 0 0 0
node "m1_25725_n14613#" 3 689.202 25725 -14613 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79050 3202 0 0 0 0 0 0 0 0
node "Q03" 2 354.554 28860 -12250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36156 1664 0 0 0 0 0 0 0 0
node "Q06" 1 207.037 13110 -12310 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21024 972 0 0 0 0 0 0 0 0
node "Q07" 1 161.949 13860 -10180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15456 764 0 0 0 0 0 0 0 0
node "Q01" 0 187.368 28770 -7800 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29700 840 0 0 0 0 0 0 0 0
node "Q02" 1 175.881 13110 -7700 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17249 828 0 0 0 0 0 0 0 0
node "LD0" 1 252.256 6410 -8020 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30832 1406 0 0 0 0 0 0 0 0
node "D15" 6 4566.94 99171 -4022 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 4695355 34572 0 0 0 0
node "D14" 1 4338.71 99146 -3471 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 7337127 49568 0 0 0 0
node "D12" 1 3837.77 99090 -2966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 5147270 50844 0 0 0 0
node "D13" 1 7803.47 99137 -2090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 10035960 69698 0 0 0 0
node "D16" 1 14144.9 99167 -991 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 195529 2248 136968 1502 19319873 92988 0 0 0 0
node "D16G" 2 1351.26 69038 -3769 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 164483 2436 96748 1258 452596 5142 0 0 0 0
node "D17G" 1 1411.11 58470 -2667 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 137458 1966 96748 1258 561037 5288 0 0 0 0
node "m1_89933_n570#" 5 4289.6 89933 -570 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1026339 12402 813194 8094 0 0 0 0 0 0
node "m1_95080_2270#" 2 5104.5 95080 2270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 378000 2480 3705760 20306 0 0 0 0 0 0
node "m1_47429_n914#" 0 108137 47429 -914 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54731802 352172 0 0 0 0 0 0 0 0
node "OUT" 1 234.087 56817 2078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34804 1058 0 0 0 0 0 0 0 0
node "m1_47943_864#" 4 2457.89 47943 864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 805704 11572 0 0 0 0 0 0 0 0
node "m1_47450_1456#" 0 13051.1 47450 1456 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5641587 54706 0 0 0 0 0 0 0 0
node "OUTB" 0 181.067 56568 6749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26270 882 0 0 0 0 0 0 0 0
node "m1_44729_2789#" 0 1398.12 44729 2789 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 705375 4512 0 0 0 0 0 0 0 0
node "S4" 0 136.601 43370 4280 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28600 740 0 0 0 0 0 0 0 0
node "VCTRL_IN" 0 144.805 42870 4240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28600 740 0 0 0 0 0 0 0 0
node "m1_40140_4953#" 1 1150.54 40140 4953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 353548 4522 0 0 0 0 0 0 0 0
node "m1_43759_5971#" 9 19720.1 43759 5971 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 326035 5118 295438 4392 6946622 42366 18753004 73820 0 0
node "VCTRL_OBV" 12 8728.35 39830 6510 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783724 8868 811044 8410 3669495 35878 0 0 0 0
node "m1_48076_2220#" 9 11957.9 48076 2220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5143278 44916 0 0 0 0 0 0 0 0
node "VCTRL2" 0 221.571 32279 5743 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43888 1052 0 0 0 0 0 0 0 0
node "VSS" 2 6735.14 33470 8331 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4137756 19936 0 0 0 0 0 0 0 0
node "m1_27937_5086#" 1 721.83 27937 5086 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344968 3278 0 0 0 0 0 0 0 0
node "m1_27452_5078#" 1 588.086 27452 5078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344968 3278 0 0 0 0 0 0 0 0
node "m1_26889_5053#" 1 754.652 26889 5053 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344968 3278 0 0 0 0 0 0 0 0
node "S6" 3 1971.65 17988 6714 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266543 3590 506241 6538 0 0 0 0 0 0
node "S3" 8 6283.93 22036 6756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84739 1450 3353260 33562 0 0 0 0 0 0
node "DIV_OUT2" 0 158.462 18550 7330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 780 0 0 0 0 0 0 0 0
node "m1_30473_8717#" 0 370.179 30473 8717 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135710 1482 0 0 0 0 0 0 0 0
node "m1_28660_8589#" 0 392.551 28660 8589 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "m1_28305_8593#" 0 292.863 28305 8593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "m1_27901_8593#" 0 265.653 27901 8593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "m1_27648_8585#" 0 369.251 27648 8585 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "DN1" 0 46.0796 26214 8908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3526 250 0 0 0 0 0 0 0 0
node "m1_19888_9897#" 2 1757.12 19888 9897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 773418 7722 0 0 0 0 0 0 0 0
node "m1_41677_12061#" 5 4563.62 41677 12061 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 166453 2108 2277021 22336 0 0 0 0 0 0
node "m1_47615_8150#" 7 26703.3 47615 8150 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13381430 47992 5743974 41170 0 0 0 0 0 0
node "m1_20845_10224#" 2 1134.6 20845 10224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 495762 6316 0 0 0 0 0 0 0 0
node "m1_18080_n1660#" 15 18011.8 18080 -1660 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1390598 25178 440001 10384 10484957 82834 0 0 0 0
node "m1_22449_10942#" 1 617.269 22449 10942 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70854 1570 129769 1812 0 0 0 0 0 0
node "UP1" 0 32.0041 26249 11574 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1961 180 0 0 0 0 0 0 0 0
node "m1_16702_n1185#" 0 31833.5 16702 -1185 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22730482 83530 0 0 0 0 0 0 0 0
node "S2" 7 2936.9 21788 13207 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112350 1798 1646777 21438 0 0 0 0 0 0
node "DN_INPUT" 7 4089.14 21858 13590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199213 2438 790480 10352 2419535 20994 0 0 0 0
node "UP_INPUT" 7 3019.96 21995 13993 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 271376 2914 2001643 24408 0 0 0 0 0 0
node "VDD" 7 22825.9 30024 14122 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13761137 63090 1514412 21790 0 0 0 0 0 0
node "m1_20370_13811#" 3 13299.3 20370 13811 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123896 1468 4011802 21906 19022038 56990 0 0 0 0
node "m1_5638_n26332#" 0 84858 5638 -26332 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38867377 301694 0 0 0 0 0 0 0 0
node "D4" 1 929.899 4793 -4573 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 266444 2782 0 0 0 0
node "D6" 2 1085.78 4742 -4063 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 660828 6224 0 0 0 0
node "D1" 7 2304.8 4675 -3537 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 2341565 26026 0 0 0 0
node "D5" 5 1895.94 4723 -3078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 3429394 27994 0 0 0 0
node "D0" 14 3343.07 4752 -2715 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 3426042 45300 0 0 0 0
node "S7" 7 5269.91 4423 -2365 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133183 1640 3183642 31976 0 0 0 0 0 0
node "D2" 1 3132.11 4646 -1595 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 5758141 48410 0 0 0 0
node "D3" 1 7456.89 4579 -1155 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 208960 2264 150220 1552 9985462 63604 0 0 0 0
node "DN_OUT" 1 429.08 5730 4634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80832 1876 0 0 0 0 0 0 0 0
node "UP_OUT" 1 574.811 4188 9245 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109134 2510 0 0 0 0 0 0 0 0
node "m1_n63_7228#" 3 19963 -63 7228 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3379247 18238 383985 2556 383985 2556 22842897 76434 0 0
node "ITAIL" 0 92.605 2488 10382 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11224 428 0 0 0 0 0 0 0 0
node "G2_1" 1 319.991 1720 10740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55180 1418 0 0 0 0 0 0 0 0
node "S1" 2 1054.65 19290 14218 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104232 1456 378896 5070 0 0 0 0 0 0
node "F_IN" 0 28782.3 18022 14399 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212229 2084 11305933 53772 28519330 109378 0 0 0 0
node "DN" 8 13623.7 22016 14545 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2104791 28030 7322687 59416 0 0 0 0 0 0
node "UP" 1 9741.73 21999 15127 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 315794 4124 9366707 70056 0 0 0 0 0 0
node "LF_OFFCHIP" 8 3071.56 22703 16344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 200589 2018 3870141 37814 0 0 0 0 0 0
node "S5" 8 4932.65 22694 16690 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 196211 1982 3920927 38304 0 0 0 0 0 0
node "m1_2167_13969#" 6 6029.31 2167 13969 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2573634 25762 0 0 0 0 0 0 0 0
node "G_sink_dn" 1 246.701 1919 15268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34082 1310 0 0 0 0 0 0 0 0
node "G_sink_up" 0 101.289 1916 15531 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14073 628 0 0 0 0 0 0 0 0
node "G_source_dn" 0 68.6782 1382 15902 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6552 324 0 0 0 0 0 0 0 0
node "G_source_up" 0 64.4839 1578 15993 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6424 322 0 0 0 0 0 0 0 0
node "ITAIL_SINK" 3 8732.12 5143 15231 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1706774 16394 7049540 58870 0 0 0 0 0 0
node "A1" 0 112105 53770 15520 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 79303662 279804 361800 2420 361800 2420 0 0 0 0
node "ITAIL_SRC" 4 9684.53 5149 16633 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1190856 15018 7226844 68974 0 0 0 0 0 0
node "OUT21" 3 7324.65 8667 22935 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4307776 25180 0 0 0 0 0 0 0 0
node "VDD_TEST" 9 85475.2 99365 4556 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2650657 20502 6733938 40248 102232410 363630 0 0 0 0
node "Q23" 1 276.656 4469 39744 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27784 1300 0 0 0 0 0 0 0 0
node "Q21" 0 116.031 137 39812 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15750 530 0 0 0 0 0 0 0 0
node "Q24" 1 224.167 7673 40583 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24492 1046 0 0 0 0 0 0 0 0
node "m1_7285_41464#" 2 452.214 7285 41464 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51051 2104 0 0 0 0 0 0 0 0
node "LD2" 1 146.229 -1095 48432 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17061 820 0 0 0 0 0 0 0 0
node "Q25" 1 246.377 8628 54398 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28435 1144 0 0 0 0 0 0 0 0
node "Q27" 0 115.428 2862 54749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10622 546 0 0 0 0 0 0 0 0
node "Q26" 1 249.125 4687 55482 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25728 1168 0 0 0 0 0 0 0 0
node "Q22" 1 262.119 -561 55487 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32132 1224 0 0 0 0 0 0 0 0
node "PRE_SCALAR" 1 1719.42 -3814 24857 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147741 1908 828900 6894 0 0 0 0 0 0
node "D10" 1 958.851 -3049 36634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 195114 2586 96250 1250 96250 1250 0 0 0 0
node "D9" 1 851.12 -3184 43467 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224270 2980 96250 1250 96250 1250 0 0 0 0
node "D7" 5 2079.85 -3154 44010 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 223234 2966 96250 1250 456792 9396 0 0 0 0
node "D26G" 3 1910.36 -4077 52130 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 139820 1744 102860 1296 1032950 10550 0 0 0 0
node "D8" 3 1641.12 -3395 52547 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211542 2808 96250 1250 674234 7818 0 0 0 0
node "D27G" 1 1338.03 -4324 61270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160940 2000 102860 1296 413054 4052 0 0 0 0
node "D11" 4 4059.17 -3298 62608 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136058 1872 96250 1250 2719066 22066 0 0 0 0
node "m1_n1982_22068#" 0 82776.1 -1982 22068 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47847916 248076 0 0 0 0 0 0 0 0
node "w_8561_11488#" 88214 6.408 8561 11488 nw 2136 878 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "OUT" "VDD_TEST" 5.75684
cap "m1_5638_n26332#" "m1_n63_7228#" 339.559
cap "m1_28660_8589#" "S3" 6.89017
cap "m1_16702_n1185#" "S1" 0.436422
cap "ITAIL_SINK" "VDD_TEST" 408.615
cap "m2_18271_n1063#" "m1_48405_n9663#" 4231.75
cap "m1_27937_5086#" "m1_27452_5078#" 246.82
cap "DN" "m1_30473_8717#" 22.6511
cap "m1_47429_n914#" "m4_n7940_n28288#" 534.442
cap "D6" "D0" 2.54402
cap "m1_47615_8150#" "A1" 1051.67
cap "m1_47450_1456#" "m1_47943_864#" 297.315
cap "m1_27648_8585#" "m1_27901_8593#" 422
cap "VDD" "ITAIL_SRC" 397.987
cap "UP1" "DN_INPUT" 1.36642
cap "DN" "DN_INPUT" 18.6639
cap "m2_34756_9620#" "VCTRL_OBV" 759.494
cap "D2" "F_IN" 432.061
cap "m1_16702_n1185#" "F_IN" 24.8312
cap "S2" "m1_20370_13811#" 106.041
cap "ITAIL_SINK" "A1" 6157.05
cap "D2" "m1_18080_n1660#" 14.182
cap "m1_16702_n1185#" "m1_18080_n1660#" 1400.83
cap "VCTRL_OBV" "VSS" 235.267
cap "UP_INPUT" "m1_20370_13811#" 17.3161
cap "m1_5638_n26332#" "D4" 12.4118
cap "m1_44729_2789#" "m1_43759_5971#" 3.56512
cap "D14" "D13" 3.78507
cap "D16" "D13" 2688.09
cap "m1_20370_13811#" "m1_n1982_22068#" 1002.68
cap "D1" "D5" 3118.54
cap "D16" "m4_39445_n6852#" 5.97765
cap "OUTB" "m1_48076_2220#" 2.02846
cap "UP" "ITAIL_SRC" 5.30065
cap "DN1" "m1_27648_8585#" 1.25415
cap "D5" "F_IN" 891.313
cap "LF_OFFCHIP" "VSS" 0.764476
cap "m2_26250_8881#" "m1_28305_8593#" 1.16776
cap "LD1" "m1_47429_n914#" 97.3709
cap "VSS" "m1_18080_n1660#" 28.117
cap "m1_2167_13969#" "G1_1" 0.477297
cap "D11" "D27G" 50.1505
cap "m1_27937_5086#" "S3" 222.581
cap "G1_2" "SD0_1" 5.7903
cap "m1_18080_n1660#" "m1_20845_10224#" 27.5787
cap "D6" "m1_5638_n26332#" 22.9464
cap "m1_n1982_22068#" "VDD_TEST" 2145.38
cap "m3_78405_n14665#" "Q14" 6.02092
cap "m1_28660_8589#" "m1_18080_n1660#" 14.695
cap "m1_19888_9897#" "m1_48405_n9663#" 0.338048
cap "D26G" "m3_n2076_50862#" 14.5999
cap "F_IN" "PRE_SCALAR" 26.7791
cap "D2" "m1_16702_n1185#" 5.30109
cap "ITAIL_SINK" "m1_n63_7228#" 128.913
cap "VDD" "DN_INPUT" 296.449
cap "m1_30473_8717#" "S3" 24.534
cap "m1_27901_8593#" "DN_INPUT" 48.4249
cap "UP_INPUT" "A1" 6.09412
cap "S6" "DIV_OUT2" 19.7977
cap "A3" "G_sink_dn" 2.47256
cap "G_source_dn" "SD0_1" 0.110464
cap "S5" "VDD" 591.894
cap "LD2" "m1_n1982_22068#" 30.9597
cap "m5_87362_n658#" "m1_95080_2270#" 375.065
cap "m1_20370_13811#" "DN" 680.691
cap "D3" "F_IN" 489.909
cap "D3" "m1_18080_n1660#" 405.214
cap "LF_OFFCHIP" "ITAIL_SRC" 2787.94
cap "D7" "D9" 286.978
cap "D5" "D2" 3.77994
cap "m1_5638_n26332#" "m4_n7940_n28288#" 679.362
cap "F_IN" "ITAIL_SRC" 583.329
cap "S3" "DN_INPUT" 574.311
cap "m1_n63_7228#" "D4" 501.099
cap "UP" "DN_INPUT" 2.31631
cap "m2_34756_9620#" "VSS" 922.575
cap "m2_34756_9620#" "m1_47450_1456#" 18.6738
cap "m3_78405_n14665#" "m1_77165_n14593#" 4.66878
cap "m1_27937_5086#" "m1_18080_n1660#" 49.9142
cap "m2_26250_8881#" "m1_26889_5053#" 0.450583
cap "DN1" "DN_INPUT" 6.83657
cap "w_8561_11488#" "VDD_TEST" 1.56483
cap "D6" "m1_n63_7228#" 499.024
cap "m1_47943_864#" "m1_47429_n914#" 70.9738
cap "m1_n1982_22068#" "m1_n63_7228#" 177.822
cap "D3" "m1_16702_n1185#" 62.9693
cap "UP_INPUT" "ITAIL_SINK" 0.930493
cap "D3" "D2" 6002.61
cap "D17G" "m4_39445_n6852#" 2.71573
cap "m1_22449_10942#" "m1_19888_9897#" 5.77819
cap "m3_68640_n5267#" "m1_47429_n914#" 32.8906
cap "DN" "A1" 1418.15
cap "m1_30473_8717#" "m1_18080_n1660#" 2.85483
cap "D17G" "D16" 150.639
cap "m1_20370_13811#" "VDD" 18.2528
cap "m2_26250_8881#" "m1_27901_8593#" 2.54235
cap "m2_34756_9620#" "ITAIL_SRC" 220.197
cap "m5_87362_n658#" "VDD_TEST" 546.739
cap "m1_18080_n1660#" "DN_INPUT" 300.333
cap "D1" "S7" 611.275
cap "OUT21" "VDD_TEST" 201.62
cap "m1_41677_12061#" "VDD_TEST" 549.295
cap "m2_26304_11491#" "DN_INPUT" 41.2174
cap "D6" "D4" 331.913
cap "S5" "LF_OFFCHIP" 4861.34
cap "VSS" "ITAIL_SRC" 31.0417
cap "S7" "F_IN" 801.69
cap "m1_n1982_22068#" "D8" 176.651
cap "m1_27648_8585#" "m1_28660_8589#" 0.192228
cap "D14" "D15" 3104.42
cap "SD2_1" "G2_1" 0.386018
cap "m1_20370_13811#" "UP" 793.701
cap "m5_87362_n658#" "A1" 134.217
cap "UP_INPUT" "S2" 429.768
cap "m1_41677_12061#" "A1" 621.981
cap "D13" "m1_47429_n914#" 704.701
cap "m2_26250_8881#" "DN1" 8.97986
cap "ITAIL_SINK" "DN" 0.217378
cap "m5_87362_n658#" "OUT1" 193.837
cap "m1_47429_n914#" "m4_39445_n6852#" 283.836
cap "S6" "m1_18080_n1660#" 19.8273
cap "D1" "D0" 1.91244
cap "VDD" "A1" 804.89
cap "m1_20370_13811#" "S1" 95.9047
cap "D13" "m1_95080_2270#" 415.114
cap "m1_47943_864#" "m1_43759_5971#" 169.514
cap "D0" "F_IN" 340.542
cap "D14" "m1_47429_n914#" 16.2179
cap "D16" "m1_47429_n914#" 3917.14
cap "D0" "m1_18080_n1660#" 4.65968
cap "S7" "D2" 241.86
cap "m1_47943_864#" "VDD_TEST" 6.38415
cap "m1_48405_n9663#" "S3" 113.983
cap "D14" "m1_95080_2270#" 381.965
cap "m2_34756_9620#" "m1_48076_2220#" 867.83
cap "D16" "m1_95080_2270#" 542.972
cap "m1_5638_n26332#" "OUT01" 15.602
cap "VCTRL_OBV" "m1_43759_5971#" 202.825
cap "G1_2" "G_sink_dn" 0.343277
cap "m1_20370_13811#" "F_IN" 976.207
cap "D13" "D12" 2170.17
cap "m1_47450_1456#" "m1_48076_2220#" 427.252
cap "UP" "A1" 2461.01
cap "m1_41677_12061#" "m1_47615_8150#" 189.83
cap "m1_20370_13811#" "m1_18080_n1660#" 1.17948
cap "G_sink_up" "G_sink_dn" 51.63
cap "m1_89933_n570#" "A1" 428.081
cap "m2_26250_8881#" "m1_18080_n1660#" 48.1061
cap "OUT21" "m1_n63_7228#" 627.018
cap "S4" "m1_44729_2789#" 7.98569
cap "m1_n1982_22068#" "m4_n7940_n28288#" 41.5599
cap "D5" "S7" 523.834
cap "m1_28660_8589#" "DN_INPUT" 60.7519
cap "VDD" "m1_47615_8150#" 16.538
cap "D14" "D12" 6252.09
cap "S6" "m1_16702_n1185#" 33.1297
cap "S2" "UP1" 0.0592937
cap "S2" "DN" 6.52845
cap "D1" "m1_5638_n26332#" 452.129
cap "m1_89933_n570#" "OUT1" 5.97181
cap "UP_INPUT" "DN" 1055.55
cap "LF_OFFCHIP" "VDD_TEST" 163.893
cap "m1_n1982_22068#" "Q22" 2.7514
cap "F_IN" "VDD_TEST" 674.56
cap "D0" "m1_16702_n1185#" 2.15583
cap "ITAIL_SINK" "VDD" 438.158
cap "D0" "D2" 4800.91
cap "DN_OUT" "m1_n63_7228#" 55.1144
cap "m1_43759_5971#" "m4_39445_n6852#" 924.762
cap "m1_27648_8585#" "DN_INPUT" 56.9655
cap "D1" "A1" 188.142
cap "m1_n1982_22068#" "D10" 101.66
cap "m1_22449_10942#" "VDD" 9.76832
cap "SD0_1" "G_sink_dn" 0.50708
cap "LF_OFFCHIP" "A1" 1376.99
cap "D16" "m1_43759_5971#" 570.562
cap "D5" "D0" 2952.13
cap "DIV_OUT" "m1_47429_n914#" 491.893
cap "m1_48405_n9663#" "m1_18080_n1660#" 433.473
cap "D3" "S7" 40.474
cap "S5" "ITAIL_SRC" 13.4007
cap "F_IN" "A1" 16904.8
cap "VDD_TEST" "m4_39445_n6852#" 690.13
cap "m1_5638_n26332#" "m4_39445_n6852#" 419.222
cap "ITAIL_SINK" "UP" 3730.32
cap "D16" "VDD_TEST" 302.128
cap "OUT11" "m1_47429_n914#" 20.8483
cap "D13" "A1" 192.644
cap "D16G" "m3_68640_n5267#" 5.23705
cap "OUT21" "m1_n1982_22068#" 963.133
cap "m1_5638_n26332#" "D2" 456.981
cap "D17G" "m1_47429_n914#" 31.117
cap "m2_34756_9620#" "m1_43759_5971#" 813.876
cap "m1_20370_13811#" "m1_20845_10224#" 0.48605
cap "m1_48405_n9663#" "m4_39445_n6852#" 398.466
cap "S2" "VDD" 1376.96
cap "UP_INPUT" "VDD" 670.164
cap "m1_n1982_22068#" "m3_n2118_60500#" 60.1389
cap "m2_26250_8881#" "m1_28660_8589#" 0.439036
cap "D14" "A1" 147.749
cap "D16" "A1" 434.457
cap "D13" "OUT1" 341.084
cap "m2_34756_9620#" "VDD_TEST" 51.2548
cap "m1_20370_13811#" "PRE_SCALAR" 11.629
cap "m2_18271_n1063#" "m1_18080_n1660#" 404.059
cap "m1_47450_1456#" "m1_43759_5971#" 613.22
cap "F_IN" "A0" 0.171813
cap "D3" "D0" 0.906147
cap "D9" "m1_n1982_22068#" 179.647
cap "D1" "m1_n63_7228#" 412.023
cap "D2" "m1_48405_n9663#" 992.404
cap "m1_16702_n1185#" "m1_48405_n9663#" 2159.49
cap "m1_30473_8717#" "DN_INPUT" 219.265
cap "D2" "A1" 146.595
cap "m1_5638_n26332#" "D5" 392.277
cap "F_IN" "m1_n63_7228#" 927.173
cap "m3_78405_n14665#" "m1_47429_n914#" 13.8014
cap "m1_47450_1456#" "VDD_TEST" 1050.51
cap "D14" "OUT1" 316.932
cap "D16" "OUT1" 451.613
cap "UP_INPUT" "S3" 2.6981
cap "m1_2167_13969#" "A3" 0.447512
cap "D15" "m1_47429_n914#" 175.922
cap "LF_OFFCHIP" "ITAIL_SINK" 8.91584
cap "ITAIL_SINK" "F_IN" 468.024
cap "m1_27901_8593#" "m1_28305_8593#" 152.222
cap "m2_26250_8881#" "m1_27648_8585#" 10.6751
cap "m1_20370_13811#" "ITAIL_SRC" 545.582
cap "UP_INPUT" "UP" 93.1487
cap "m1_95080_2270#" "D15" 386.181
cap "m1_28305_8593#" "S3" 1.57581
cap "D5" "A1" 196.442
cap "D16G" "D13" 383.969
cap "m1_47450_1456#" "A1" 2.43954
cap "D3" "m1_43759_5971#" 1382.49
cap "m1_22449_10942#" "m1_18080_n1660#" 0.51782
cap "D1" "D4" 1.68321
cap "D2" "m2_18271_n1063#" 0.370931
cap "m1_16702_n1185#" "m2_18271_n1063#" 199.467
cap "m1_26889_5053#" "m1_27452_5078#" 181.441
cap "DIV_OUT" "VDD_TEST" 252.884
cap "m1_5638_n26332#" "D3" 654.194
cap "VDD_TEST" "ITAIL_SRC" 401.787
cap "D12" "D15" 1.61392
cap "UP1" "VDD" 5.89873
cap "DN" "VDD" 1260.28
cap "m1_95080_2270#" "m1_47429_n914#" 102.17
cap "D17G" "m1_43759_5971#" 453.114
cap "m1_19888_9897#" "m1_18080_n1660#" 176.238
cap "D2" "m1_n63_7228#" 504.066
cap "m1_n1982_22068#" "D11" 1295.62
cap "D6" "D1" 738.697
cap "m2_34756_9620#" "m1_47615_8150#" 71.4201
cap "D26G" "D8" 871.604
cap "S2" "m1_18080_n1660#" 2.09439
cap "DN" "S3" 918.129
cap "D3" "m1_48405_n9663#" 1277.94
cap "m2_26304_11491#" "S2" 89.7376
cap "D3" "A1" 136.505
cap "UP_INPUT" "m1_18080_n1660#" 3.43589
cap "A1" "ITAIL_SRC" 9005.09
cap "S7" "D0" 1058.44
cap "m1_n1982_22068#" "F_IN" 292.137
cap "D12" "m1_47429_n914#" 13.5949
cap "D5" "m1_n63_7228#" 491.35
cap "DN" "UP" 3201.47
cap "m1_20370_13811#" "DN_INPUT" 8.43986
cap "SD0_1" "G_source_up" 0.0584549
cap "m2_26250_8881#" "DN_INPUT" 341.761
cap "m1_26889_5053#" "S3" 251.597
cap "D12" "m1_95080_2270#" 310.656
cap "S3" "m1_27452_5078#" 216.983
cap "m1_41677_12061#" "VDD" 415.986
cap "m1_43759_5971#" "m1_48076_2220#" 235.995
cap "D26G" "m1_n1982_22068#" 147.913
cap "VCTRL2" "S3" 3.63712
cap "DN" "S1" 49.0791
cap "D3" "m2_18271_n1063#" 1699.69
cap "m1_22449_10942#" "m1_20845_10224#" 45.7035
cap "m1_2167_13969#" "VDD_TEST" 30.7072
cap "VDD_TEST" "m1_48076_2220#" 1201.12
cap "VCTRL_OBV" "DN" 59.6894
cap "m1_43759_5971#" "m1_47429_n914#" 797.389
cap "D5" "D4" 0.640383
cap "A0" "ITAIL_SRC" 0.0410291
cap "m3_78405_n14665#" "A1" 18.4522
cap "A1" "D15" 259.761
cap "D3" "m1_n63_7228#" 615.686
cap "S5" "VDD_TEST" 1229.01
cap "m2_34756_9620#" "m1_44729_2789#" 2.5226
cap "m1_n63_7228#" "ITAIL_SRC" 110.228
cap "VDD_TEST" "m1_47429_n914#" 667.91
cap "m1_5638_n26332#" "S7" 1223.75
cap "m5_87362_n658#" "m1_89933_n570#" 609.663
cap "LF_OFFCHIP" "DN" 0.976731
cap "DN" "F_IN" 1871.57
cap "ITAIL_SINK" "ITAIL_SRC" 4409.86
cap "m1_27901_8593#" "S3" 0.0947622
cap "DN" "m1_18080_n1660#" 248.906
cap "m1_19888_9897#" "m1_20845_10224#" 804.909
cap "m2_26304_11491#" "UP1" 6.2583
cap "OUT1" "D15" 319.272
cap "m1_95080_2270#" "VDD_TEST" 5.89545
cap "VDD" "UP" 1185.62
cap "D6" "D5" 3.63875
cap "m1_n1982_22068#" "m3_n2076_50862#" 61.0172
cap "VCTRL_OBV" "VCTRL2" 13.3924
cap "S7" "A1" 1608.86
cap "S5" "A1" 1357.08
cap "A1" "m1_47429_n914#" 164.166
cap "m1_26889_5053#" "m1_18080_n1660#" 121.39
cap "UP" "S3" 71.0346
cap "m1_18080_n1660#" "m1_27452_5078#" 120.421
cap "m1_n1982_22068#" "D27G" 18.7751
cap "m1_5638_n26332#" "D0" 338.871
cap "m1_n1982_22068#" "PRE_SCALAR" 444.641
cap "OUT1" "m1_47429_n914#" 595.952
cap "m1_28660_8589#" "m1_28305_8593#" 191.452
cap "A3" "A0" 0.440559
cap "LD1" "m4_39445_n6852#" 3.39035
cap "m1_47615_8150#" "m1_48076_2220#" 10.5248
cap "S6" "m1_48405_n9663#" 9.69752
cap "m1_95080_2270#" "OUT1" 177.217
cap "m1_20370_13811#" "VDD_TEST" 3449.12
cap "m1_2167_13969#" "m1_n63_7228#" 338.597
cap "D0" "m1_48405_n9663#" 1359.55
cap "VCTRL_OBV" "S3" 618.886
cap "LF_OFFCHIP" "VDD" 426.014
cap "D0" "A1" 157.095
cap "D12" "A1" 128.948
cap "m1_2167_13969#" "ITAIL_SINK" 149.823
cap "m1_5638_n26332#" "m3_34855_n14685#" 2.01098
cap "m5_87362_n658#" "D13" 102.981
cap "m2_26304_11491#" "VDD" 21.3934
cap "ITAIL_SINK" "A3" 0.46776
cap "VDD_TEST" "m1_43759_5971#" 794.649
cap "S7" "m1_n63_7228#" 199.417
cap "m1_5638_n26332#" "m1_43759_5971#" 469.107
cap "UP_OUT" "m1_n63_7228#" 10.3337
cap "m1_5638_n26332#" "LD0" 51.704
cap "DIV_OUT2" "m1_16702_n1185#" 10.6835
cap "D16G" "m1_47429_n914#" 59.9952
cap "D12" "OUT1" 254.371
cap "S4" "VCTRL_IN" 26.2781
cap "m1_18080_n1660#" "S3" 1084.93
cap "m1_20370_13811#" "A1" 467.262
cap "m5_87362_n658#" "D16" 1467.15
cap "LF_OFFCHIP" "UP" 3.24617
cap "m1_48405_n9663#" "m1_43759_5971#" 964.769
cap "UP" "F_IN" 501.134
cap "UP" "m1_18080_n1660#" 573.79
cap "D0" "m2_18271_n1063#" 0.0422433
cap "DN1" "m1_18080_n1660#" 4.82054
cap "m1_47450_1456#" "OUTB" 9.64571
cap "m1_5638_n26332#" "m1_48405_n9663#" 602.939
cap "VCTRL2" "VSS" 17.8829
cap "VDD_TEST" "A1" 3184.44
cap "m1_5638_n26332#" "A1" 197.732
cap "D0" "m1_n63_7228#" 429.469
cap "D13" "m1_89933_n570#" 16.1263
cap "F_IN" "S1" 93.5733
cap "DN" "ITAIL_SRC" 0.0913217
cap "S2" "DN_INPUT" 980.657
cap "m2_18271_n1063#" "m3_34855_n14685#" 73.873
cap "VCTRL_OBV" "m1_18080_n1660#" 203.782
cap "UP_INPUT" "DN_INPUT" 859.85
cap "m2_34756_9620#" "VDD" 65.4519
cap "m2_18271_n1063#" "m1_43759_5971#" 597.377
cap "m1_20370_13811#" "m1_n63_7228#" 1109.75
cap "D6" "S7" 3.76707
cap "D16" "m1_89933_n570#" 570.74
cap "D1" "F_IN" 1209.89
cap "G_sink_dn" "G_source_up" 3.84376
cap "m1_20370_13811#" "ITAIL_SINK" 1229.33
cap "m1_27937_5086#" "DN" 10.0356
cap "VDD" "m1_20845_10224#" 4.17569
cap "D7" "m1_n1982_22068#" 308.489
cap "m1_28305_8593#" "DN_INPUT" 50.9316
cap "m1_n63_7228#" "LD0" 0.0487339
cap "m1_5638_n26332#" "m2_18271_n1063#" 147.973
cap "D0" "D4" 4.04815
cap "VDD_TEST" "m1_47615_8150#" 642.908
cap "m1_20370_13811#" "m1_22449_10942#" 9.07445
cap "VDD_TEST" "m1_n63_7228#" 1144.27
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 0.236207
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_n210_n8981#" 0.0391218
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_2356_n117#" 2.06039
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_n210_n8981#" 0.973827
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 1.28945
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 0.400792
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 14.5715
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "m4_n7940_n28288#" 0.0456813
cap "7b_divider_magic_2/m1_2356_n117#" "7b_divider_magic_2/m1_4966_11762#" 0.502247
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.842998
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/m1_4966_11762#" 0.103892
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.569626
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/m1_4966_11762#" 0.0639694
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 0.0076418
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -0.632341
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -8.54821
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -12.8407
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" -12.8407
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" -12.8407
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" -12.8407
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -12.8407
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -12.8407
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -3.7045
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -9.26319
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 65.5831
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" -9.26319
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" -9.26319
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 65.5831
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -9.26319
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -2.67309
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 0.151378
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 0.871308
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 12.886
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 1.77636e-15
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 1.77636e-15
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 5.2703
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 8.21627
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 1.77636e-15
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 1.77636e-15
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 1.77636e-15
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" -8.88178e-16
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 7.91633
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 4.38474
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" -1.77636e-15
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" -0.678728
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" -11.2741
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" -11.9033
cap "m4_n7940_n28288#" "7b_divider_magic_0/m1_4966_11762#" 76.9483
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" -11.9033
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" -11.9033
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" -4.59078
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" -11.2705
cap "m4_n7940_n28288#" "7b_divider_magic_0/m1_4966_11762#" 71.8456
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" -11.2705
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 71.8456
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" -11.2705
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" -11.2705
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" -9.29817
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_2/m1_n210_n8981#" 1.46122
cap "7b_divider_magic_2/m1_n210_n8981#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 54.7167
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 3.38324
cap "7b_divider_magic_2/m1_n210_n8981#" "m4_n7940_n28288#" 0.199975
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/m1_2356_n117#" 85.101
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VDD" 1.39305
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 29.7252
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 2.36251
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" "m4_n7940_n28288#" 0.349279
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/B" 31.0249
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VDD" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 0.681951
cap "7b_divider_magic_2/m1_2356_n117#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 65.7461
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 17.4188
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" "7b_divider_magic_2/m1_4966_11762#" 0.738786
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" 32.6415
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2356_n117#" 0.675437
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/m1_2356_n117#" 23.9114
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/B" 51.2694
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.24758
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" 12.969
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_2/m1_4966_11762#" 19.6103
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/B" "7b_divider_magic_2/m1_4966_11762#" -1.33227
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 32.6579
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/B" 51.2694
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" 0.905748
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" 5.75982
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 31.4128
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 26.7369
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 0.429548
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_3/a_n252_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.304168
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/m1_4966_11762#" -0.0674937
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 51.2694
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/B" 1.34292
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.28237
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 5.26064
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 32.6579
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/VDD" "7b_divider_magic_2/m1_4966_11762#" 1.07153
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_2/m1_4966_11762#" 19.6294
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" 51.2694
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 31.4128
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 1.11183
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 32.6579
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 31.4128
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 51.2694
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 1.11183
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 32.6579
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 19.6294
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 19.6294
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 1.38893
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 1.11183
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 51.2694
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 32.6579
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 31.4128
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "m4_n7940_n28288#" 18.9557
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" 50.0105
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.827408
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 0.662331
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 26.49
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 26.3543
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 102.404
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_2/m1_4966_11762#" 11.671
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 19.6294
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 31.4128
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 32.6579
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 51.2694
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_2/m1_4966_11762#" 1.11183
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" 51.2694
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/B" 1.26095
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" 1.00938
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/B" 32.6579
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 42.8276
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" 31.4128
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" -0.264106
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.15524
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/B" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 21.9508
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 19.1394
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/B" 7.83678
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/OUT" 0.764912
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 8.77391
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VDD" 1.16755
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 51.2694
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 27.3757
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" -1.13107
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VOUT" 51.2694
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/m1_4966_11762#" 19.6294
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/VSS" "m4_n7940_n28288#" 1.44651
cap "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VIN" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/VSS" 0.00882418
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 65.5831
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/VSS" 17.6813
cap "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VOUT" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/VSS" 34.1674
cap "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VSS" "m4_n7940_n28288#" 7.83932
cap "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VSS" "7b_divider_magic_2/m1_4966_11762#" 10.6334
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 65.5831
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 16.3203
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 18.8646
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -0.247888
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 1.49735
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 24.6083
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 10.0394
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 15.6678
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 29.82
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 27.1234
cap "7b_divider_magic_0/m1_n210_n8981#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 23.5166
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VDD" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 1.36559
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 63.798
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 12.9455
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/OUT" 3.26209
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 3.31855
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 55.0791
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 7.1703
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 27.3646
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/OUT" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 28.7881
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 32.494
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 34.1978
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_0/m1_4966_11762#" 0.0621632
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 34.1978
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/m1_4966_11762#" -0.955248
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 26.0359
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 50.1138
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/B" 0.0528613
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.0397087
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 3.02206
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_0/m1_4966_11762#" 3.71632
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VDD" "7b_divider_magic_0/m1_4966_11762#" 0.487706
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 32.494
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/B" "7b_divider_magic_0/m1_4966_11762#" 0.525589
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/VDD" 1.50619
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 34.1978
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_0/m1_4966_11762#" 0.225162
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" 13.8266
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" 32.494
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" 29.6826
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" "7b_divider_magic_0/m1_4966_11762#" 0.100194
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 11.2621
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/m1_4966_11762#" -22.726
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 32.494
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/pmos_3p3_VZX6F7_1/a_n252_n112#" "m4_n7940_n28288#" 0.0554146
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "m4_n7940_n28288#" -22.726
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 34.1978
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "m4_n7940_n28288#" 0.380504
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VDD" "m4_n7940_n28288#" 0.988994
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 13.8266
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" 0.447584
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/OUT" "m4_n7940_n28288#" 0.660656
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 11.2621
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 29.6826
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 29.6826
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" 0.0215934
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 0.595284
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" 0.730835
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 21.3389
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/VDD" 0.0278068
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/OUT" "m4_n7940_n28288#" 0.0832457
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 32.494
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.00974175
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 34.1978
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 26.521
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 25.2628
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 31.6569
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 22.9203
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 76.9483
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 32.472
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 33.9631
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 29.5053
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 23.543
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.329758
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 34.1978
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 29.6826
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" 32.494
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/m1_4966_11762#" 23.798
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/B" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 34.1978
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/OUT" "7b_divider_magic_0/m1_4966_11762#" 0.0196187
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/A" 0.0522782
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 70.9085
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_9689_n7847#" 0.0565914
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/m1_4966_11762#" -0.955248
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 32.494
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VDD" 0.159357
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" 2.95869
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/B" 0.143948
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 29.6826
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/B" 2.42524
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.117275
cap "7b_divider_magic_0/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 32.494
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" 4.30398
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/B" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 7.10826
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 23.798
cap "m4_n7940_n28288#" "7b_divider_magic_0/m1_4966_11762#" 71.8456
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_0/m1_4966_11762#" 23.798
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VOUT" 32.494
cap "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VOUT" 6.56843
cap "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VIN" "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VSS" 0.00594308
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 71.8456
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VSS" 10.782
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VSS" 13.5198
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 20.7213
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 49.4775
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 34.4163
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 0.409975
cap "7b_divider_magic_2/m1_n210_n8981#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 2.32609
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VDD" 1.36215
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/m1_2356_n117#" 13.024
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/A" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 22.0359
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" 0.299501
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VDD" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 0.666829
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VOUT" 0.929181
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/A" 0.0406992
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/A" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 0.318453
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/B" 2.22669
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/A" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 0.00183453
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VIN" 2.07727
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" -0.679193
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" 1.19828
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/A" "7b_divider_magic_2/m1_4966_11762#" -0.003315
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" "7b_divider_magic_2/m1_4966_11762#" -0.0512178
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 1.03552
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/B" 1.72276
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 0.0713155
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_2/m1_4966_11762#" 0.886656
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 2.22669
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/B" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 0.503935
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/A" 0.00183453
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" 1.01702
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VOUT" 1.03552
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/B" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 2.22669
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VIN" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.981266
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_2/A" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.00183453
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VOUT" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.517812
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_2/B" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 1.31844
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VOUT" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 0.499208
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_2/inverter_magic_0/VOUT" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 1.03552
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/B" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 0.563783
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/B" -0.221068
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_2/B" 0.908256
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/A" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" 1.22669
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/B" 0.931315
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/B" "7b_divider_magic_2/m1_4966_11762#" -0.213456
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" 1.51452
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.04525
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" 0.0634976
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/m1_9689_n7847#" 0.0323435
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.528028
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/B" 0.556218
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.801863
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/m1_9689_n7847#" 0.159573
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VIN" 0.694059
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.637624
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.04525
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/B" 1.09988
cap "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VIN" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/VSS" 3.77755
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -0.293348
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/A" 19.0323
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 154.528
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 14.8729
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 2.37995
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VDD" 1.33506
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" 0.727491
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/A" 3.41999
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 0.0284841
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VOUT" 0.944652
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" 1.59208
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/B" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 0.678051
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 0.0867066
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VIN" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 2.27293
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" 1.2137
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" -0.813156
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/A" 0.0013205
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/A" -0.00240257
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 1.05334
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 0.243768
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VIN" 0.176234
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/B" 2.27013
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" 0.0233406
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/B" 1.26706
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" 0.0418181
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "m4_n7940_n28288#" 0.50074
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" "m4_n7940_n28288#" 1.24372
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 0.844745
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/A" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 0.0013205
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" 2.22831
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/B" 1.64584
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VOUT" 1.05334
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 0.189122
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "m4_n7940_n28288#" 0.112106
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VIN" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.294122
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/B" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.624285
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_2/A" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.0013205
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VOUT" 1.03387
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_2/inverter_magic_0/VOUT" 1.05334
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VIN" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.551987
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_2/B" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 2.27013
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" -0.0358929
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.06131
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/B" -0.218249
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/B" 1.14176
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/A" 0.293366
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/A" 1.25214
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/B" 2.09478
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 1.24154
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 1.55507
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" 0.457878
cap "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VIN" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/VSS" 3.86253
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/VSS" 0.60343
cap "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VIN" 0.693321
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" -0.0851728
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" -0.114419
cap "7b_divider_magic_2/m1_2356_n117#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" 12.8645
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/A" 29.5726
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_3/A" 0.0575376
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/A" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 30.5038
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 154.528
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 14.8086
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/A" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 0.0365343
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" 20.5461
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_3/A" 7.01077
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/m1_518_n423#" 7.69902
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/m1_2356_n117#" 0.10767
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/m1_518_n423#" 7.54301
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 0.197073
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 154.528
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/A" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 7.12558
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 22.3266
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/A" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" 0.442262
cap "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.479484
cap "7b_divider_magic_2/m1_518_n423#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 28.3648
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 28.9004
cap "7b_divider_magic_0/m1_518_n423#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 29.3339
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VIN" 0.00603077
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/m1_2706_n3555#" 36.6607
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 154.528
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.495017
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 29.7723
cap "7b_divider_magic_2/m1_518_n423#" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 28.3648
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 154.528
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 38.3308
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/m1_518_n423#" 29.3339
cap "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VIN" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 0.464701
cap "7b_divider_magic_2/m1_518_n423#" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 28.3648
cap "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_2/m1_2706_n3555#" 29.7723
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" -12.4563
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 154.528
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/m1_518_n423#" 29.3339
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/m1_2706_n3555#" 38.3308
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VIN" 0.478797
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" -2.85688
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" -2.85688
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/LD" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.269732
cap "7b_divider_magic_2/m1_518_n423#" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 5.13847
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 29.7723
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/divide_by_2_1/inverter_magic_3/VSS" 3.55449
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/CLK" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.0237592
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 40.175
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/m1_518_n423#" 5.69872
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 3.62325
cap "7b_divider_magic_0/m1_2356_n117#" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.00736915
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/m1_n210_n8981#" 59.0516
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/m1_518_n423#" 0.0539879
cap "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_0/CLK" 0.0225242
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/QB" "m1_77165_n14593#" 0.00709626
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" 0.00616378
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/m1_4966_11762#" -0.013839
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" 0.0091394
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" 0.00616378
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" 0.0262878
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" 0.0091394
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" -0.0152584
cap "7b_divider_magic_0/divide_by_2_1/inverter_magic_3/VSS" "7b_divider_magic_0/OUT1" 8.69086
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.69086
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_2/m2_1295_2802#" 10.0131
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_2/m1_2706_n3555#" 29.7723
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_0/LD" 0.621754
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.416653
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/pmos_3p3_VRCSD7_0/a_56_68#" 0.033135
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 1.28649
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 3.72051
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/A" 0.575277
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" -0.0147452
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 2.94262
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.265768
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.227148
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/OUT" 0.0523686
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/VSS" 14.2627
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/B" 10.4254
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/VSS" 39.7463
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/divide_by_2_1/inverter_magic_5/VDD" 0.842295
cap "7b_divider_magic_2/m1_29985_n364#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 5.93228
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/OR_magic_1/VSS" -1.107
cap "7b_divider_magic_2/divide_by_2_1/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.397766
cap "7b_divider_magic_2/m1_29985_n364#" "7b_divider_magic_2/OR_magic_1/VSS" -2.45246
cap "7b_divider_magic_2/divide_by_2_1/inverter_magic_5/VOUT" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.425471
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" -1.83641
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/OR_magic_1/VSS" -1.30249
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/m1_25505_n1419#" 17.4656
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/divide_by_2_1/inverter_magic_3/VSS" 3.55449
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" "7b_divider_magic_0/m2_1295_2802#" -0.532721
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_0/m2_1295_2802#" 15.1352
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" 8.32377
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" 41.3156
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" 0.06447
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" -0.0156197
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.257369
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" "7b_divider_magic_0/7b_counter_0/G-CLK" 6.77701
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/m1_4966_11762#" -0.000643794
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/Q5" 0.262008
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" 41.6452
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VDD" 11.1224
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" -0.0835886
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/QB" 0.777466
cap "7b_divider_magic_0/Q4" "7b_divider_magic_0/7b_counter_0/G-CLK" -0.0953041
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" -0.0350509
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/m1_4966_11762#" -1.42089
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" 70.4944
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/CLK" 5.17482
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" 6.9062
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/VDD" 3.02339
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/CLK" 2.27204
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" -5.1206
cap "7b_divider_magic_0/Q4" "7b_divider_magic_0/m1_4966_11762#" -0.743987
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" "7b_divider_magic_0/m1_4966_11762#" -0.125396
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" 45.6765
cap "7b_divider_magic_0/Q4" "7b_divider_magic_0/CLK" 4.28185
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 1.21592
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/m1_4966_11762#" 38.3944
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" "7b_divider_magic_0/m1_4966_11762#" -3.83028
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/m1_4966_11762#" -0.182035
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" -1.65841
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.205172
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/VDD" "7b_divider_magic_0/CLK" 37.1108
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" -0.58001
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/VDD" "7b_divider_magic_0/m1_4966_11762#" -0.689065
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" "7b_divider_magic_0/CLK" 3.21187
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" -0.940925
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_0/CLK" 0.766323
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 25.9053
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" -0.452088
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/CLK" 0.130755
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" -0.555428
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" 8.26271
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/a_1073_377#" "7b_divider_magic_0/CLK" 1.39838
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" -2.40737
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN1" 0.907028
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/VSS" 46.6888
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/CLK" 33.61
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 0.0547763
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN1" -0.128497
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/VSS" -6.64419
cap "7b_divider_magic_0/Q4" "7b_divider_magic_0/CLK" -0.491803
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/CLK" -0.0990076
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/a_1073_377#" "7b_divider_magic_0/CLK" 15.229
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" 10.769
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/a_1073_377#" -1.58063
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" -4.84769
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" "7b_divider_magic_0/CLK" 1.01631
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" 20.1961
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/a_1073_377#" 10.1608
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN1" 30.1831
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/a_1073_377#" 0.219463
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/VOUT" 9.58899
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.056425
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/Q3" 19.6881
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/VDD" 6.83679
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_0/A" 1.73313
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/VSS" 45.6869
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" 8.11847
cap "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 2.90788
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -0.703492
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/VDD" "m3_78405_n14665#" 5.45827
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/A" -0.579462
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.131046
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "m3_78405_n14665#" 92.0842
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" "m3_78405_n14665#" 9.8796
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" 3.05687
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "m3_78405_n14665#" 1.27069
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -3.82287
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "m3_78405_n14665#" 58.8956
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" "m3_78405_n14665#" 0.233605
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" -1.23994
cap "7b_divider_magic_0/D2_4" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.111731
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" -0.110734
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/VOUT" 5.26702
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" -1.0147
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -12.4598
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/VOUT" -1.09518
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" -0.324813
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/A" 0.950991
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 29.3469
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.399876
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_1/a_52_n156#" 0.305949
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.305949
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/a_1071_n42#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.28384
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" 4.43947
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" 64.1783
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_164_n112#" 0.199464
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.943663
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.721895
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" 7.57087
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 5.09512
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" 28.7419
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.238316
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_n252_n112#" 0.238316
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.305949
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" -0.255181
cap "7b_divider_magic_0/OR_magic_1/VSS" "7b_divider_magic_0/m1_25505_n1419#" -0.128348
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/VDD" 1.03786
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.599981
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.608044
cap "7b_divider_magic_0/OR_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" -1.30249
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 14.8474
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" 16.8643
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0612344
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.795901
cap "7b_divider_magic_0/OR_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 62.3348
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_0/a_1071_n42#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0280548
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/pmos_3p3_VRCSD7_0/a_56_68#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.033135
cap "7b_divider_magic_0/m1_29985_n364#" "7b_divider_magic_0/OR_magic_1/VSS" -2.45246
cap "7b_divider_magic_0/m1_29985_n364#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 5.54794
cap "7b_divider_magic_0/OR_magic_1/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 9.444
cap "7b_divider_magic_0/divide_by_2_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.389368
cap "7b_divider_magic_0/divide_by_2_1/inverter_magic_5/VOUT" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.415651
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/OR_magic_1/VSS" -0.978656
cap "7b_divider_magic_0/divide_by_2_1/inverter_magic_5/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.812202
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 15.456
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/VSS" 20.3393
cap "7b_divider_magic_0/divide_by_2_1/inverter_magic_3/VSS" "7b_divider_magic_0/OUT1" 8.69086
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.69086
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_2/m2_1295_2802#" 44.362
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_3/VSS" 29.7723
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/VSS" 0.286863
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.131899
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/OUT" 0.00498815
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.00527837
cap "7b_divider_magic_2/D2_4" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.155513
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" -0.257806
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 0.739542
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/m1_25505_n1419#" -0.301168
cap "7b_divider_magic_2/OR_magic_1/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 36.792
cap "7b_divider_magic_2/OR_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 3.20917
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_1/a_56_n112#" 0.235065
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" 1.45345
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/VSS" 19.3766
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/m1_25505_n1419#" 149.473
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/divide_by_2_1/m1_n1911_1503#" 0.247624
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.25491
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/divide_by_2_1/m1_n1911_1503#" 0.0970137
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/A" 23.3166
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 28.453
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/divide_by_2_1/m1_n1911_1503#" 0.148515
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/VOUT" 4.21819
cap "7b_divider_magic_2/divide_by_2_1/inverter_magic_5/VOUT" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.364058
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/divide_by_2_1/m1_n1911_1503#" 0.0741151
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/D2_4" 0.258821
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.051463
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_2/OR_magic_1/B" 71.4795
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/VOUT" 0.484424
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/VSS" 0.0179996
cap "7b_divider_magic_2/divide_by_2_1/inverter_magic_5/VOUT" "m3_34855_n14685#" 0.0534271
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 3.55449
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" 7.67771
cap "DIV_OUT" "7b_divider_magic_0/m1_2706_n3555#" 6.83782
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" 41.3156
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" 0.381966
cap "DIV_OUT" "7b_divider_magic_0/m2_1295_2802#" 19.7561
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" -2.51963
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" 50.0009
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" 0.0128844
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" -0.0141705
cap "7b_divider_magic_0/7b_counter_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" 0.318297
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/G-CLK" 11.7179
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/MDFF_1/QB" -0.192009
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" -0.111117
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/G-CLK" 8.07017
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/G-CLK" -0.0318644
cap "7b_divider_magic_0/m1_7400_n1557#" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" -0.510694
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.17605
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.0135745
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/G-CLK" -0.000585267
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_7400_n1557#" -0.0504942
cap "7b_divider_magic_0/Q4" "7b_divider_magic_0/7b_counter_0/G-CLK" -0.0435591
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/G-CLK" 1.37003
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/G-CLK" -0.0508205
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/7b_counter_0/G-CLK" -0.0770753
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" "7b_divider_magic_0/7b_counter_0/G-CLK" 9.71731
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/G-CLK" 0.136611
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" 1.63615
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/m1_4966_11762#" -0.204234
cap "m1_77165_n14593#" "7b_divider_magic_0/m1_7400_n1557#" 4.43666
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/AND2_magic_1/VDD" 0.907792
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/B" "m1_77165_n14593#" 0.114007
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/m1_4966_11762#" -0.32939
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" -0.0983211
cap "7b_divider_magic_0/Q4" "7b_divider_magic_0/m1_4966_11762#" -0.261713
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" 0.582301
cap "m1_77165_n14593#" "7b_divider_magic_0/m1_4966_11762#" 43.077
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" "7b_divider_magic_0/m1_4966_11762#" -6.52123
cap "7b_divider_magic_0/7b_counter_0/Q5" "m1_77165_n14593#" 9.94865
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/A" 0.0638001
cap "7b_divider_magic_0/Q3" "7b_divider_magic_0/m1_4966_11762#" -0.810885
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" 0.295328
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" 0.462167
cap "7b_divider_magic_0/Q4" "m1_77165_n14593#" 11.5312
cap "7b_divider_magic_0/7b_counter_0/Q5" "7b_divider_magic_0/m1_7400_n1557#" -0.501639
cap "m1_77165_n14593#" "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/VSS" 86.9691
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/tspc2_magic_0/Q" "7b_divider_magic_0/m1_4966_11762#" -0.140688
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/m1_4966_11762#" -0.0754794
cap "m1_77165_n14593#" "7b_divider_magic_0/Q3" 2.00311
cap "7b_divider_magic_0/Q4" "7b_divider_magic_0/m1_7400_n1557#" -0.310104
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/VDD" "m3_78405_n14665#" 29.6097
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/VSS" "m3_78405_n14665#" 77.9961
cap "7b_divider_magic_0/Q4" "m3_78405_n14665#" 0.141361
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/m1_4966_11762#" -0.185095
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/m1_4966_11762#" -1.43006
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_1345_n1019#" "m3_78405_n14665#" 0.694123
cap "7b_divider_magic_0/Q3" "m3_78405_n14665#" 1.33979
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/a_1073_377#" "m3_78405_n14665#" 2.793
cap "m3_78405_n14665#" "7b_divider_magic_0/m1_4966_11762#" 62.7632
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_0/m1_4966_11762#" -10.9847
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_4966_11762#" -0.773098
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" "m3_78405_n14665#" 0.28259
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_1/a_164_n112#" "m3_78405_n14665#" 0.531873
cap "7b_divider_magic_0/Q3" "7b_divider_magic_0/m1_4966_11762#" -1.40641
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/Q" "m3_78405_n14665#" 1.08559
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/a_1073_377#" "7b_divider_magic_0/m1_4966_11762#" -1.42395
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" "m3_78405_n14665#" 4.88867
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" "m3_78405_n14665#" 0.658087
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" "m3_78405_n14665#" 1.73725
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/A" "m3_78405_n14665#" 0.222652
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/QB" "m3_78405_n14665#" 0.3825
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "m3_78405_n14665#" 32.9228
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/Q" "7b_divider_magic_0/m1_4966_11762#" -0.144168
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" "7b_divider_magic_0/m1_4966_11762#" -0.834962
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/OR_magic_0/B" "7b_divider_magic_0/m1_4966_11762#" -0.566519
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" "7b_divider_magic_0/m1_4966_11762#" -0.857754
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/Q3" 23.0376
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/VSS" 70.3185
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/Q" "m3_78405_n14665#" 33.0338
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "m3_78405_n14665#" 0.522989
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" "m3_78405_n14665#" 13.3071
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/D" "m3_78405_n14665#" 0.296355
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 6.56888
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/SEL" "m3_78405_n14665#" 2.03141
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/pmos_3p3_V9Y6F7_12/a_56_n112#" "m3_78405_n14665#" 0.541619
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/a_1345_n1019#" "m3_78405_n14665#" 0.212484
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/IN2" "m3_78405_n14665#" 45.195
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_2/AND2_magic_1/a_1073_377#" "m3_78405_n14665#" 1.81682
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/VDD" "m3_78405_n14665#" 0.863939
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/D2_4" -0.0922124
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.109741
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.93912
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.12421
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" -0.774095
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/A" -0.0450723
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.801215
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" -1.10041
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" "m3_78405_n14665#" 0.0390986
cap "7b_divider_magic_0/D2_4" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -3.08999
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.24819
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" "m3_78405_n14665#" 0.567804
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_0/a_n56_n156#" "m3_78405_n14665#" 0.615594
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" 0.462167
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/A" 0.490062
cap "7b_divider_magic_0/D2_4" "m3_78405_n14665#" 14.2159
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "m3_78405_n14665#" 208.706
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -0.624265
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.494809
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/A" "m3_78405_n14665#" 0.525629
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 0.203241
cap "7b_divider_magic_0/7b_counter_0/Q3" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.147028
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" 0.202079
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 4.49967
cap "7b_divider_magic_0/D2_4" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 11.8375
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" 0.28332
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" 0.658087
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 82.6977
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.300111
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.72412
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.29043
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 5.78989
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 42.5622
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.25491
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/m1_25505_n1419#" 37.9484
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -1.12403
cap "7b_divider_magic_0/OR_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 45.1926
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 38.1856
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/OR_magic_0/B" -0.0708741
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" -1.95837
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.952602
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.238749
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/D2_4" 2.16305
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -0.00680385
cap "7b_divider_magic_0/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0762981
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/VOUT" 4.57232
cap "7b_divider_magic_0/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.152929
cap "7b_divider_magic_0/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.43375
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" -25.1337
cap "7b_divider_magic_0/OR_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 3.21581
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 97.0154
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/VSS" -16.9129
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" -0.685088
cap "7b_divider_magic_0/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0999184
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/A" 23.3347
cap "7b_divider_magic_0/divide_by_2_1/m1_n1911_1503#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.255038
cap "7b_divider_magic_0/divide_by_2_1/inverter_magic_5/VOUT" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.427305
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/D2_4" -0.879934
cap "7b_divider_magic_0/OR_magic_1/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 71.3033
cap "m3_78405_n14665#" "7b_divider_magic_0/OR_magic_1/VOUT" 0.132152
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 8.69086
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 8.69086
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_2/m2_1295_2802#" 44.362
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_0/LD" 0.807315
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" 29.7723
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.0183426
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/D1" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.0892423
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.0437876
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.0300007
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 136.484
cap "7b_divider_magic_2/OR_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 14.8032
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 2.00054
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/LD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 4.36647
cap "7b_divider_magic_2/OR_magic_1/VOUT" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.340353
cap "7b_divider_magic_2/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 3.07288
cap "7b_divider_magic_2/OR_magic_1/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 1.95791
cap "7b_divider_magic_2/7b_counter_0/m1_14490_n4222#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 7.36475
cap "7b_divider_magic_2/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 1.37776
cap "7b_divider_magic_2/OR_magic_1/A" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 28.7623
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_1/a_56_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.307561
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 2.26836
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/D1" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.219799
cap "7b_divider_magic_2/OR_magic_1/B" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 9.76279
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_1/a_56_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.427937
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" 0.25491
cap "7b_divider_magic_2/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" "m3_34855_n14685#" 0.167351
cap "m3_34855_n14685#" "7b_divider_magic_2/OR_magic_1/VDD" 1.72934
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 3.55449
cap "DIV_OUT" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" -2.84217e-14
cap "7b_divider_magic_0/m2_1295_2802#" "Tappered_Buffer_5/VDD" 2.9111
cap "Tappered_Buffer_5/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" -0.106782
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 0.412984
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 8.47972
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 41.3156
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 0.152412
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 50.0009
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" "7b_divider_magic_0/m2_1295_2802#" -2.67055
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 2.9111
cap "DIV_OUT" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" -2.84217e-14
cap "DIV_OUT" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" 0.249264
cap "DIV_OUT" "7b_divider_magic_0/m1_2706_n3555#" 6.5812
cap "DIV_OUT" "7b_divider_magic_0/m2_1295_2802#" 17.9671
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" -0.014104
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_0/LD" 0.0515857
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "m1_77165_n14593#" 0.0311377
cap "7b_divider_magic_0/7b_counter_0/MDFF_1/mux_magic_2/OR_magic_0/B" "m1_77165_n14593#" 0.0144155
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_1/a_164_n112#" "m3_78405_n14665#" 0.175972
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" 0.128547
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/QB" 0.0166111
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "m3_78405_n14665#" 0.0336035
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" 0.343129
cap "m3_78405_n14665#" "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/D" 0.0268709
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/tspc2_magic_0/CLK" "m3_78405_n14665#" 0.00522649
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" "m3_78405_n14665#" 0.0271529
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_7/VSS" -0.0245148
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/OR_magic_0/B" "m3_78405_n14665#" 0.0149809
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.0101302
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.0183426
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 25.19
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" 0.317131
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" 21.7162
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.25491
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/VSS" 13.1751
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 32.0391
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 11.9004
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VDD" 19.4778
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 0.726183
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.20685
cap "7b_divider_magic_0/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 1.56274
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -15.8027
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/VDD" -1.41029
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/LD" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -27.6206
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/A" 29.0663
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" -9.94792
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" -0.902894
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 111.294
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/VDD" 16.3454
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/VOUT" 0.346889
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/OR_magic_1/B" 10.9016
cap "7b_divider_magic_0/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" 3.02679
cap "7b_divider_magic_0/OR_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -10.9679
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" -14.511
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/VSS" -0.197052
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" -0.323887
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 8.69086
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 8.69086
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_2/m2_1295_2802#" 44.362
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" 29.7723
cap "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/SEL" 0.659982
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.575069
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/D1" 0.0459417
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.00862794
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 2.0941
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/m1_14490_n4222#" 12.7309
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/VOUT" 0.546157
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/VDD" 35.4383
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_0/IN" 3.23424
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VSS" 0.770593
cap "7b_divider_magic_2/OR_magic_1/A" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.219044
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.256086
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 1.81266
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 10.8875
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" 5.26736
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/OR_magic_1/B" 0.0448101
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/OR_magic_1/VDD" 2.95071
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 28.3597
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/D1" 0.205481
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/m1_n1140_984#" 62.4269
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_1/a_56_n112#" 0.0772082
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.155286
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/m1_25505_n1419#" 77.6045
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/SEL" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.230105
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/mux_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.112553
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 0.154222
cap "7b_divider_magic_2/OR_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.482737
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0314269
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 0.335124
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 3.55449
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 25.3003
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/a_174_n776#" 105.795
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/a_548_n1560#" 81.4476
cap "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" "Tappered_Buffer_5/VDD" 32.7099
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/OUT" 29.0428
cap "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" "Tappered_Buffer_5/OUT" 0.111091
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 21.1923
cap "Tappered_Buffer_5/a_4254_n29#" "Tappered_Buffer_5/VDD" 11.9797
cap "Tappered_Buffer_5/VDD" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "Tappered_Buffer_5/OUT" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" -2.84217e-14
cap "Tappered_Buffer_5/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" -1.38421
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 1.97571
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/SEL" "DIV_OUT" 0.204573
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/SEL" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 8.33592
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" "DIV_OUT" -2.84217e-14
cap "7b_divider_magic_0/m1_2706_n3555#" "DIV_OUT" 6.5812
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/SEL" "7b_divider_magic_0/m2_1295_2802#" -2.64349
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 41.3156
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 0.412984
cap "DIV_OUT" "7b_divider_magic_0/m2_1295_2802#" 17.9671
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_0/m2_1295_2802#" 50.0009
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/Q7" 6.1765e-05
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_5/tspc2_magic_0/Q" 0.00378431
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/A" 0.00295007
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VDD" 1.40296
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/Q6" -0.112556
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/Q6" 0.0899799
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.00862794
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 25.665
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 56.4629
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.15483
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/m1_n1140_984#" 20.1482
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.998469
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" 10.1781
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.102849
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/VOUT" 1.39762
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/m1_25505_n1419#" 8.16417
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/SEL" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.25911
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/IN" 14.0931
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/VSS" 4.26685
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/m1_n1140_984#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 42.2787
cap "7b_divider_magic_0/OR_magic_1/B" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0636644
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.21128
cap "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.77183
cap "7b_divider_magic_0/OR_magic_1/VDD" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 3.62711
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/SEL" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -1.98814
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -15.1737
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 71.3901
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 27.8199
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/inverter_magic_4/VOUT" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -10.8701
cap "7b_divider_magic_0/OR_magic_1/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.201377
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.96182
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/nmos_3p3_F2UGVV_0/a_n52_n112#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.880554
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 2.32958
cap "7b_divider_magic_0/OR_magic_1/A" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.281301
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -20.2821
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -3.57236
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/D1" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.741957
cap "7b_divider_magic_0/OR_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.00206977
cap "7b_divider_magic_0/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.850639
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" 0.00498193
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.69086
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.69086
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_2/m2_1295_2802#" 44.362
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/m1_2706_n3555#" 29.7723
cap "7b_divider_magic_2/LD" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 0.315676
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 13.3886
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 41.7883
cap "7b_divider_magic_2/7b_counter_0/m1_14490_n4222#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0808905
cap "7b_divider_magic_2/m1_25505_n1419#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.198771
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.261719
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/IN" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.806397
cap "7b_divider_magic_2/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -4.13616
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.163297
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 39.8331
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.192057
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_2/IN" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.126257
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/OUT1" 3.55449
cap "7b_divider_magic_2/a_n441_n9366#" "m1_48405_n9663#" 2.22045e-16
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_5/IN" 29.4967
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_5/IN" 0.666782
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_n628#" 7.10543e-15
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2804_24#" "Tappered_Buffer_5/IN" 20.3932
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/IN" 12.3361
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2704_68#" "Tappered_Buffer_5/IN" 7.82167
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/IN" 9.50597
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/a_174_n776#" -1.13687e-12
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 23.0291
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" 0.186015
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" 0.965005
cap "Tappered_Buffer_5/VDD" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS" "Tappered_Buffer_5/VDD" -1.38421
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/OUT" 32.0527
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/a_4254_n29#" 0.0187712
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS" "Tappered_Buffer_5/OUT" -2.84217e-14
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/a_4254_n29#" 18.081
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 41.3156
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 50.0009
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/LD" -2.58022
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 7.99973
cap "DIV_OUT" "7b_divider_magic_0/m1_2706_n3555#" 6.5812
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 0.412984
cap "7b_divider_magic_0/m2_1295_2802#" "DIV_OUT" 17.9671
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 1.97571
cap "DIV_OUT" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" -2.84217e-14
cap "7b_divider_magic_0/LD" "DIV_OUT" 0.100083
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 0.06447
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/LD" -0.0282745
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" -5.68434e-14
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/Q7" 1.54412e-05
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/QB" "7b_divider_magic_0/Q7" 0.0200876
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/Q7" 0.443252
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_0/Q7" 0.00439349
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VDD" -0.147554
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_5/tspc2_magic_0/Q" 0.0419421
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VDD" -0.00390884
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VDD" 8.28481
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/tspc2_magic_0/Q" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VDD" -0.0118582
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/Q7" 0.167641
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.86388
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/nmos_3p3_F2UGVV_0/a_n52_n112#" 0.02909
cap "7b_divider_magic_0/m1_25505_n1419#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0139005
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/inverter_magic_4/VOUT" 0.0969256
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VDD" -0.403436
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/VSS" 36.3312
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 4.59939
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" -0.0143786
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/m1_n1140_984#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.0182526
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 0.00505964
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" 0.530199
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 9.18543
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -0.700583
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/m1_n1140_984#" -0.168568
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/inverter_magic_4/VOUT" -0.0857331
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 40.3729
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/m1_14490_n4222#" -0.066512
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/m1_25505_n1419#" -0.18487
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/VDD" -3.73273
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 1.0323
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/VSS" 5.72522
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_2/nmos_3p3_G2UGVV_0/a_160_n156#" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.000863413
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.69086
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 8.69086
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_2/LD" -23.1722
cap "7b_divider_magic_2/m2_1295_2802#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_3/VSS" 44.362
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/LD" -23.0976
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/m1_2706_n3555#" 29.7723
cap "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" 0.0163235
cap "m1_48405_n9663#" "7b_divider_magic_2/a_n441_n9366#" -4.44089e-16
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 3.55449
cap "Tappered_Buffer_5/a_138_n2984#" "Tappered_Buffer_5/IN" 9.63532
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" "m4_39445_n6852#" 4.95025
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2804_24#" "Tappered_Buffer_5/IN" 0.704947
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_5/IN" 7.99691
cap "Tappered_Buffer_5/pmos_3p3_PPYSL5_0/w_n530_n410#" "Tappered_Buffer_5/IN" 4.17509
cap "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" "Tappered_Buffer_5/IN" 3.19315
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" 0.117089
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/IN" 9.89886
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" 0.333812
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/IN" 15.4921
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" 20.7496
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/a_138_n2984#" 1.98838
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2296_n280#" "m4_39445_n6852#" 14.034
cap "m4_39445_n6852#" "Tappered_Buffer_5/OUT" 4.84129
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" 3.2313
cap "Tappered_Buffer_5/OUT" "m4_39445_n6852#" 2.96702
cap "Tappered_Buffer_5/VSS" "VDD_TEST" 0.248153
cap "Tappered_Buffer_5/OUT" "VDD_TEST" 1.40056
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_356_68#" "Tappered_Buffer_5/OUT" 1.5292
cap "VDD_TEST" "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_n664_n280#" 1.0609
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VSS" -1.12745
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/w_n938_n410#" 1.75537
cap "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" "VDD_TEST" 0.517711
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/a_4254_n29#" 0.0387938
cap "VDD_TEST" "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/w_n938_n410#" 2.05975
cap "VDD_TEST" "Tappered_Buffer_5/OUT" 6.39717
cap "VDD_TEST" "Tappered_Buffer_5/VSS" 9.24444
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/w_n938_n410#" 0.130512
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "VDD_TEST" "Tappered_Buffer_5/a_4254_n29#" 12.2303
cap "VDD_TEST" "Tappered_Buffer_5/a_2996_n3001#" 7.42692
cap "VDD_TEST" "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_560_n280#" 7.17805
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 41.3156
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 50.0009
cap "DIV_OUT" "7b_divider_magic_0/m1_2706_n3555#" 1.24267
cap "DIV_OUT" "7b_divider_magic_0/m2_1295_2802#" 2.89965
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 1.97571
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/LD" -2.51963
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" -72.9909
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/G-CLK" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 0.0825529
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 0.0654421
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/LD" -0.0266639
cap "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VDD" -0.035992
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/buffer_magic_1/a_78_n78#" 0.00263237
cap "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/buffer_magic_2/a_78_n78#" 0.0136911
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.69086
cap "OUT1" "7b_divider_magic_0/OUT1" 249.668
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.69086
cap "7b_divider_magic_0/a_n441_n9366#" "OUT1" -5.19512
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" 8.88178e-16
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D4" 44.362
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/LD" -2.67978
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -0.0342687
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/LD" -0.433113
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 0.0953845
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/LD" 1.51681
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/m1_2706_n3555#" 29.7723
cap "7b_divider_magic_2/D2_7" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -0.0283213
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" 0.22932
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 1.01782
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -0.370913
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 2.54379
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/D1" -0.366642
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/D1" 0.368754
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 1.3668
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" -0.332527
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.30191
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 0.0656708
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 1.79407
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" -0.345272
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 0.608636
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" 0.00520982
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" "7b_divider_magic_2/m1_2706_n3555#" -0.300846
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/D" 1.52108
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -0.422685
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -0.438002
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.486858
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/D" -0.463541
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" 1.05768
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -0.0244881
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.102145
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.249864
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/QB" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.349177
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -0.125258
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/pmos_3p3_V9Y6F7_2/a_56_n112#" "7b_divider_magic_2/m1_2706_n3555#" -0.0996618
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/pmos_3p3_V9Y6F7_2/a_56_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.179535
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/QB" "7b_divider_magic_2/m1_2706_n3555#" -0.184936
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" -0.30136
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.60993
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" -0.345845
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.690796
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" 0.693835
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" -0.333115
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 0.720021
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" 0.733241
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" -0.347126
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN1" -0.367268
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 0.10975
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_2/m1_9843_3250#" -0.000205396
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0170807
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.864293
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_2/m1_2706_n3555#" -0.0587489
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_2/m1_2706_n3555#" -0.433828
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" -0.345845
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" -0.30136
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" 0.0885802
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" 0.329737
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" -0.0425125
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" 0.542348
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_2/m1_2706_n3555#" -0.405875
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/CLK" "7b_divider_magic_2/m1_2706_n3555#" -0.367268
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_2/m1_2706_n3555#" -0.290602
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_2/a_n441_n9366#" 0.829771
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/CLK" "7b_divider_magic_2/a_n441_n9366#" 0.804432
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_2/a_n441_n9366#" 0.605255
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/SEL" -0.0858876
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_2/m1_2706_n3555#" -0.570816
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/CLK" "7b_divider_magic_2/a_n441_n9366#" 0.0627214
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_2/a_n441_n9366#" 1.13818
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/CLK" "7b_divider_magic_2/m1_2706_n3555#" -0.282243
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_2/m1_4966_11762#" -0.380096
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_2/m1_2706_n3555#" -0.296841
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_6/CLK" 0.556081
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/SEL" 0.590402
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" -0.405875
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" 0.829771
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_2/m1_2706_n3555#" -0.30136
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/CLK" "7b_divider_magic_2/a_n441_n9366#" 0.17716
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_2/a_n441_n9366#" 0.60993
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_4/a_n56_n156#" "7b_divider_magic_2/m1_2706_n3555#" -0.14194
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/m1_2706_n3555#" -0.333115
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/CLK" "7b_divider_magic_2/m1_2706_n3555#" -0.085025
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_4/a_n56_n156#" 0.277723
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/a_n441_n9366#" 0.693835
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 0.413072
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/IN2" -0.207363
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 0.297579
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 0.829771
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 0.0779923
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/IN1" 0.733241
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/SEL" -0.016587
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/B" 0.690796
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" 0.60993
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" 0.615843
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" 5.68465
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" 0.111861
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 0.00861827
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 1.06267
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0227998
cap "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/nmos_3p3_F2UGVV_1/a_n252_n112#" 0.849265
cap "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.503478
cap "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VIN" 0.313351
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VIN" 0.00253282
cap "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 1.13503
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 0.0467781
cap "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_2/7b_counter_0/3_inp_AND_magic_0/VOUT" 0.289377
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/3_inp_AND_magic_0/VOUT" 0.00422482
cap "D3" "7b_divider_magic_2/7b_counter_0/buffer_magic_1/VDD" -0.273284
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VSS" 0.998009
cap "D3" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0108158
cap "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VIN" "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VSS" 0.117145
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VSS" 1.61299
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/LD" 0.085893
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/7b_counter_0/VSS" 2.80201
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/VDD" 1.04547
cap "7b_divider_magic_2/7b_counter_0/VDD" "7b_divider_magic_2/7b_counter_0/VSS" 1.18967
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/buffer_magic_1/nmos_3p3_G2UGVV_1/a_n160_n112#" 0.127419
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 2.97413
cap "7b_divider_magic_2/7b_counter_0/LD" "7b_divider_magic_2/7b_counter_0/VSS" 0.0390423
cap "m2_18271_n1063#" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_1/a_n160_n112#" 0.233039
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" "7b_divider_magic_2/7b_counter_0/VSS" 0.124935
cap "7b_divider_magic_2/7b_counter_0/VDD" "7b_divider_magic_2/7b_counter_0/VSS" 1.18967
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_1/a_n160_n112#" 0.0789341
cap "m2_18271_n1063#" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" 6.31687
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_2/7b_counter_0/VSS" 2.97413
cap "m2_18271_n1063#" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" 1.70101
cap "7b_divider_magic_2/7b_counter_0/VDD" "m2_18271_n1063#" 6.42347
cap "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" 0.966593
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" "7b_divider_magic_2/7b_counter_0/VSS" 0.124935
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_1/a_n160_n112#" "7b_divider_magic_2/7b_counter_0/VSS" 0.0484848
cap "7b_divider_magic_2/VDD" "7b_divider_magic_2/7b_counter_0/VSS" 1.18967
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_0/nmos_3p3_G2UGVV_1/a_n160_n112#" "7b_divider_magic_2/7b_counter_0/buffer_magic_0/VSS" 0.127419
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_0/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_2/7b_counter_0/buffer_magic_0/VSS" 0.0831599
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/buffer_magic_0/VSS" -4.97263
cap "7b_divider_magic_2/VDD" "7b_divider_magic_2/7b_counter_0/buffer_magic_0/VSS" 2.82117
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" -7.10045
cap "7b_divider_magic_2/VDD" "7b_divider_magic_2/a_n441_n9366#" 3.22896
cap "m4_39445_n6852#" "7b_divider_magic_2/a_n441_n9366#" 1.06581e-14
cap "m4_39445_n6852#" "7b_divider_magic_2/OUT1" 90.245
cap "7b_divider_magic_2/a_n441_n9366#" "m4_39445_n6852#" 7.10543e-15
cap "7b_divider_magic_2/OUT1" "m4_39445_n6852#" 366.478
cap "7b_divider_magic_2/a_n441_n9366#" "m4_39445_n6852#" -21.8263
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/OUT1" 13.1667
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/OUT1" -7.10543e-14
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" "m4_39445_n6852#" 4.43393
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" 0.333812
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m4_39445_n6852#" 1.28584
cap "m1_48405_n9663#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" 4.63413
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/IN" 1.03637
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/a_138_n2984#" 1.34231
cap "m4_39445_n6852#" "Tappered_Buffer_5/IN" 2.13048
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_138_n2984#" 13.8019
cap "m1_48405_n9663#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" 0.511544
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "m4_39445_n6852#" 18.7476
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" 0.00810486
cap "m1_48405_n9663#" "Tappered_Buffer_5/a_138_n2984#" 5.83272
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_138_n2984#" 39.2254
cap "m4_39445_n6852#" "Tappered_Buffer_5/VSS" 59.0609
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 7.02287
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" 3.82451
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2704_n280#" 17.936
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.121301
cap "m4_39445_n6852#" "Tappered_Buffer_5/VSS" 77.6754
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_548_n1560#" 0.980302
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2296_n280#" 15.8237
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2600_n324#" 30.8271
cap "m4_39445_n6852#" "Tappered_Buffer_5/VSS" 116.626
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n1172_n324#" 4.93729
cap "m4_39445_n6852#" "Tappered_Buffer_5/OUT" 5.92703
cap "m4_39445_n6852#" "Tappered_Buffer_5/VSS" 84.1598
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_n664_n280#" 3.91826
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_5/VSS" -0.00335219
cap "m4_39445_n6852#" "Tappered_Buffer_5/OUT" 3.84171
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VSS" -1.12745
cap "Tappered_Buffer_5/VSS" "VDD_TEST" 0.487294
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_2792_n1560#" 3.88655
cap "m4_39445_n6852#" "VDD_TEST" -2.47184
cap "m4_39445_n6852#" "Tappered_Buffer_5/VSS" -7.10543e-15
cap "D16" "VDD_TEST" 37.7365
cap "VDD_TEST" "Tappered_Buffer_5/a_2996_n3001#" 4.95667
cap "Tappered_Buffer_5/VSS" "VDD_TEST" 4.34406
cap "VDD_TEST" "D16" 37.7365
cap "VDD_TEST" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" -8.88178e-16
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 1.97571
cap "D16" "7b_divider_magic_0/LD" -2.75393
cap "D16" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 556.767
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 40.6727
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 37.4705
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/m1_2706_n3555#" -0.0342284
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 159.755
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 2.85547
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" 16.2535
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" 105.02
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/D2_7" 468.611
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 13.6309
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/D2_7" -0.0437447
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/m1_2706_n3555#" 4.45365
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -0.200352
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" "7b_divider_magic_0/m1_2706_n3555#" -0.0924471
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 38.8811
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "m1_43759_5971#" -6.61475
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" 34.0591
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/LD" -0.18014
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.929322
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/LD" 43.5119
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/m1_518_n423#" 99.8978
cap "D16" "7b_divider_magic_0/LD" -0.0016106
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" 0.158769
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" -0.0279827
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" 1.31957
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" 1.7838
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" -3.93185
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" -0.148767
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" 0.0909035
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" -0.0888535
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" -8.88178e-16
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.958851
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" -0.164282
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" 0.179927
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" -0.14289
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" 0.583036
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/D" -0.124363
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/D" 0.494175
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -0.0496409
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.65739
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" 0.911292
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/pmos_3p3_V9Y6F7_2/a_56_n112#" "7b_divider_magic_0/m1_2706_n3555#" -0.0496343
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/pmos_3p3_V9Y6F7_2/a_56_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.148807
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -0.229334
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/QB" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.209194
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/QB" "7b_divider_magic_0/m1_2706_n3555#" -0.0536266
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/D" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.417117
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/D" "7b_divider_magic_0/m1_2706_n3555#" -0.104971
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -0.700995
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" -0.0792178
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/QB" 0.143322
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" 0.769605
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/QB" -0.03817
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" 0.864485
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VSS" 0.67364
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN1" -0.0180019
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" -0.149019
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" -0.0919354
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN1" 0.0737057
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" -0.16457
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" 0.80956
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 1.19651
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" -0.133307
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0331453
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN1" -0.163606
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" -0.200692
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.531212
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" -0.097583
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 1.58844
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.32179
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.14958
cap "7b_divider_magic_0/m1_9843_3250#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" -0.0762841
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_0/m1_2706_n3555#" -0.0814128
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" "7b_divider_magic_0/m1_2706_n3555#" -0.163916
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_0/m1_2706_n3555#" -0.16457
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" 0.67364
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" "7b_divider_magic_0/m1_2706_n3555#" -0.149019
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" "7b_divider_magic_0/a_n441_n9366#" 0.462924
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" "7b_divider_magic_0/m1_2706_n3555#" -0.00723693
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" "7b_divider_magic_0/a_n441_n9366#" 0.00759551
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/CLK" "7b_divider_magic_0/m1_2706_n3555#" -0.130014
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/CLK" "7b_divider_magic_0/a_n441_n9366#" 0.532319
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/CLK" 0.228609
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/CLK" "7b_divider_magic_0/m1_2706_n3555#" -0.0515944
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_0/a_n441_n9366#" 0.853002
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/A" 1.74967
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_0/m1_2706_n3555#" -0.21472
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_0/m1_2706_n3555#" -0.200692
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_0/a_n441_n9366#" 0.0583385
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_0/m1_4966_11762#" -0.730587
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_0/m1_2706_n3555#" -0.21472
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_0/a_n441_n9366#" 0.853002
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_0/m1_2706_n3555#" -0.0153053
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" -0.16457
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" 1.57945
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_6/CLK" 1.22087
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_0/m1_2706_n3555#" -0.185387
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/CLK" "7b_divider_magic_0/m1_2706_n3555#" -0.181608
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.67364
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" 0.598011
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_0/m1_2706_n3555#" -0.149019
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_4/a_n56_n156#" "7b_divider_magic_0/a_n441_n9366#" 0.681122
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_V9Y6F7_4/a_n56_n156#" "7b_divider_magic_0/m1_2706_n3555#" -0.172894
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.220126
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 0.4469
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/IN1" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" 0.693588
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" 0.67364
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/A" 0.0232819
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 0.364434
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 0.574729
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/B" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 0.681122
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 1.00688
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 0.280028
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 0.00457593
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/A" 0.233724
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/nmos_3p3_F2UGVV_1/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 0.209753
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" 5.48623
cap "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VDD" 0.0736947
cap "7b_divider_magic_0/7b_counter_0/3_inp_AND_magic_0/VOUT" "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/VSS" 0.278915
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/nmos_3p3_F2UGVV_1/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/VSS" 0.645748
cap "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_0/7b_counter_0/inverter_magic_0/VIN" 0.129577
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/VSS" 0.764107
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" 2.23495
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/buffer_magic_1/VDD" 0.577972
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_1/VDD" "D15" -0.14486
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "7b_divider_magic_0/7b_counter_0/VSS" 3.03906
cap "7b_divider_magic_0/7b_counter_0/LD" "7b_divider_magic_0/7b_counter_0/VSS" 0.0281158
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_1/nmos_3p3_G2UGVV_1/a_n160_n112#" "7b_divider_magic_0/7b_counter_0/VSS" 0.00739531
cap "7b_divider_magic_0/7b_counter_0/VSS" "7b_divider_magic_0/7b_counter_0/VDD" 0.716325
cap "7b_divider_magic_0/7b_counter_0/VSS" "7b_divider_magic_0/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" 3.03906
cap "A1" "7b_divider_magic_0/7b_counter_0/VDD" -0.00957358
cap "A1" "7b_divider_magic_0/7b_counter_0/buffer_magic_1/a_78_n78#" -0.000993014
cap "7b_divider_magic_0/7b_counter_0/VDD" "7b_divider_magic_0/7b_counter_0/VSS" 0.630951
cap "7b_divider_magic_0/7b_counter_0/VSS" "7b_divider_magic_0/7b_counter_0/buffer_magic_1/a_78_n78#" 0.0247563
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_1/nmos_3p3_G2UGVV_1/a_n160_n112#" "7b_divider_magic_0/7b_counter_0/VSS" 0.0230823
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_1/a_n160_n112#" "7b_divider_magic_0/7b_counter_0/VSS" 0.0304777
cap "A1" "7b_divider_magic_0/7b_counter_0/VDD" -0.120515
cap "7b_divider_magic_0/7b_counter_0/VSS" "7b_divider_magic_0/7b_counter_0/VDD" 0.630951
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_0/7b_counter_0/VSS" 2.61576
cap "A1" "7b_divider_magic_0/7b_counter_0/buffer_magic_2/a_78_n78#" -0.00379682
cap "7b_divider_magic_0/7b_counter_0/VSS" "7b_divider_magic_0/7b_counter_0/buffer_magic_2/a_78_n78#" 0.00335942
cap "7b_divider_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/buffer_magic_0/VSS" 0.630951
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_0/nmos_3p3_G2UGVV_1/a_n160_n112#" "7b_divider_magic_0/7b_counter_0/buffer_magic_0/VSS" 0.0257155
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_0/a_78_n78#" "7b_divider_magic_0/7b_counter_0/buffer_magic_0/VSS" 0.0281158
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_0/nmos_3p3_G2UGVV_1/a_n160_n112#" "7b_divider_magic_0/7b_counter_0/buffer_magic_0/VSS" 0.00476213
cap "7b_divider_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/buffer_magic_0/VSS" 0.223144
cap "OUT1" "7b_divider_magic_0/OUT1" 9.52622
cap "7b_divider_magic_0/OUT1" "OUT1" 180.719
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 4.99104
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 36.99
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" -1.61145
cap "OUT1" "7b_divider_magic_0/OUT1" 4.98893
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D4" 33.0558
cap "m1_n63_7228#" "D4" 519.891
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D6" -0.0634185
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "m1_n63_7228#" -18.2881
cap "D6" "m1_n63_7228#" 1.75258
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" -3.83536
cap "7b_divider_magic_2/LD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 143.326
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.0778967
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/m1_518_n423#" 24.9562
cap "7b_divider_magic_2/LD" "D6" -0.541904
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.157383
cap "7b_divider_magic_2/LD" "7b_divider_magic_2/m1_2706_n3555#" -15.987
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D6" 531.149
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 3.70679
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 20.6506
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" 349.17
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D4" 178.565
cap "7b_divider_magic_2/m1_2706_n3555#" "D6" 1.61527
cap "7b_divider_magic_2/LD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 126.066
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 9.69017
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/LD" -20.5337
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 1.18841
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 3.18482
cap "7b_divider_magic_2/m1_518_n423#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 2.76242
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 6.07858
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 203.965
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 4.70298
cap "D6" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" -12.8308
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" 12.2005
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 225.771
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 120.767
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 120.767
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -0.538454
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 125.532
cap "7b_divider_magic_2/a_n441_n9366#" "S7" -0.704427
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -20.5337
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 16.1605
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_2706_n3555#" 207.442
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 13.0334
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 19.7039
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/a_n441_n9366#" 120.767
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 157.322
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/a_n441_n9366#" 0.618092
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -0.0272785
cap "S7" "7b_divider_magic_2/a_n441_n9366#" -0.177248
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 2.99508
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 3.93946
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_2/a_n441_n9366#" 15.9223
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 120.767
cap "A1" "7b_divider_magic_2/m1_2706_n3555#" 0.384996
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 4.18034
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 157.322
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 0.916283
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 120.767
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" 4.18034
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" 157.322
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" 0.916283
cap "D1" "7b_divider_magic_2/m1_4966_11762#" -13.861
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_2/m1_4966_11762#" -3.58423
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.620242
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "D5" -0.1348
cap "D1" "7b_divider_magic_2/7b_counter_0/Q7" 0.065306
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "D5" "7b_divider_magic_2/m1_2706_n3555#" 5.39912
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_2706_n3555#" -20.5337
cap "D5" "D1" -46.5379
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.36714
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "D5" 10.2383
cap "7b_divider_magic_2/7b_counter_0/Q2" "D5" 0.249343
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "D1" -0.217118
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 120.767
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 0.100503
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.610015
cap "D5" "7b_divider_magic_2/7b_counter_0/Q6" 0.231274
cap "D1" "7b_divider_magic_2/m1_2706_n3555#" 2.84652
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_2/m1_2706_n3555#" 157.322
cap "D5" "7b_divider_magic_2/m1_4966_11762#" -15.6915
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "D1" 14.8159
cap "7b_divider_magic_2/7b_counter_0/Q2" "D1" 0.108049
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.130697
cap "D5" "7b_divider_magic_2/7b_counter_0/Q7" 0.157269
cap "D1" "7b_divider_magic_2/7b_counter_0/Q6" 0.0912226
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/Q6" 4.18034
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2706_n3555#" -5.08119
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 139.104
cap "7b_divider_magic_2/a_n441_n9366#" "D1" -0.101196
cap "A_MUX_5/SEL" "7b_divider_magic_2/a_n441_n9366#" 14.0832
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/a_n441_n9366#" 120.259
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/Q6" 4.18034
cap "A_MUX_5/IN1" "7b_divider_magic_2/a_n441_n9366#" 4.91926
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_2706_n3555#" 3.55765
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 0.543879
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_2/a_n441_n9366#" "D5" 0.223683
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/a_n441_n9366#" 4.18034
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/a_n441_n9366#" 120.767
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 0.916283
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 157.322
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -0.106742
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/a_n441_n9366#" 4.18034
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_2706_n3555#" 157.322
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 120.767
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 18.52
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 40.3253
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 157.322
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 120.767
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/Q6" 4.18034
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -0.45899
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 0.916283
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 157.322
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/a_n441_n9366#" 120.767
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/a_n441_n9366#" 4.18034
cap "7b_divider_magic_2/7b_counter_0/Q7" "D2" 0.153128
cap "7b_divider_magic_2/7b_counter_0/Q2" "7b_divider_magic_2/m1_2706_n3555#" 0.140814
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -3.07018
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_2/m1_2706_n3555#" 0.732323
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_2/m1_2706_n3555#" 0.0920796
cap "D2" "7b_divider_magic_2/m1_2706_n3555#" -58.8628
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_2706_n3555#" 0.900549
cap "D2" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" -1.07582
cap "7b_divider_magic_2/m1_4966_11762#" "D2" -5.61651
cap "D2" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 30.7295
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q6" -1.852
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 24.872
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/m1_2706_n3555#" 0.0273982
cap "7b_divider_magic_2/7b_counter_0/Q7" "7b_divider_magic_2/m1_2706_n3555#" 0.0929566
cap "D2" "7b_divider_magic_2/7b_counter_0/Q2" 0.227334
cap "D2" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" 1.24569
cap "D3" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 5.14156
cap "7b_divider_magic_2/7b_counter_0/Q6" "D2" 3.17516
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_2706_n3555#" -9.19758
cap "D2" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0758574
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2706_n3555#" -4.56958
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 120.171
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 103.401
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" 119.562
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" 41.2585
cap "D3" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" 10.8215
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" 0.742844
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_2/m1_4966_11762#" -7.21605
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 120.767
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/Q6" 43.137
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" 0.31645
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 0.462182
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" 0.00610908
cap "D3" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" -1.94414
cap "D3" "7b_divider_magic_2/m1_4966_11762#" 36.7017
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 0.00871122
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 63.6699
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 119.139
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 0.00185713
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_4966_11762#" -2.00365
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 0.0110451
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 132.733
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/B" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 1.37044
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 15.7191
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" 0.611646
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/B" "7b_divider_magic_2/m1_4966_11762#" 0.611646
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 0.0333273
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 4.44637
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D3" 0.0144731
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 17.0581
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_1/VDD" "m1_43759_5971#" 3.55521
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 0.0117293
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 39.0962
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_1/VDD" "D3" 0.0702475
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 34.7184
cap "D3" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" 53.1197
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 39.0726
cap "7b_divider_magic_2/7b_counter_0/VDD" "7b_divider_magic_2/a_n441_n9366#" 1.60938
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0294209
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/VDD" 1.27446
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.136841
cap "m2_18271_n1063#" "7b_divider_magic_2/a_n441_n9366#" -59.916
cap "7b_divider_magic_2/7b_counter_0/VDD" "7b_divider_magic_2/a_n441_n9366#" 1.27446
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_n160_n112#" "7b_divider_magic_2/a_n441_n9366#" 0.136841
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_n160_n112#" 0.0554364
cap "7b_divider_magic_2/VDD" "7b_divider_magic_2/a_n441_n9366#" 1.27446
cap "7b_divider_magic_2/VDD" "7b_divider_magic_2/a_n441_n9366#" 1.24473
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 64.1372
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 29.7244
cap "7b_divider_magic_2/VDD" "7b_divider_magic_2/a_n441_n9366#" 0.286372
cap "m1_43759_5971#" "7b_divider_magic_2/OUT1" 0.419942
cap "7b_divider_magic_2/a_n441_n9366#" "m4_39445_n6852#" -1.01643
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/OUT1" 3.38979
cap "7b_divider_magic_2/a_n441_n9366#" "m4_39445_n6852#" -9.70963
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 82.1889
cap "7b_divider_magic_2/OUT1" "m1_43759_5971#" 1.77379
cap "7b_divider_magic_2/OUT1" "m4_39445_n6852#" -9.02366
cap "D16" "VDD_TEST" 21.2672
cap "VDD_TEST" "Tappered_Buffer_5/VSS" -2.94479
cap "D17G" "D16" -11.9616
cap "7b_divider_magic_0/m1_2706_n3555#" "m1_43759_5971#" 7.27716
cap "VDD_TEST" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" -8.88178e-16
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 94.3995
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 17.0575
cap "VDD_TEST" "D16" 21.2672
cap "7b_divider_magic_0/m1_2706_n3555#" "D16" 5.70203
cap "7b_divider_magic_0/LD" "D16" -0.633882
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 0.83804
cap "D17G" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" -0.0247427
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D16" 27.9279
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/LD" -2.30804
cap "D17G" "7b_divider_magic_0/m1_2706_n3555#" 0.345481
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 52.7433
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/LD" "D17G" -0.332651
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/m1_518_n423#" 10.2849
cap "D16" "D17G" -11.9616
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 31.2258
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/m1_2706_n3555#" 137.146
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D17G" 20.3902
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 11.8865
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 32.4478
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D17G" 0.00255015
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -9.50368
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.8128
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 167.493
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 14.6468
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 144.011
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 52.9569
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -9.50368
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 18.4901
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -0.356107
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 4.56287
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 99.5509
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/a_n441_n9366#" 52.9569
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 143.748
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 52.9569
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.816207
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -6.19936
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 156.263
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" -1.62079
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" 52.9569
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" 172.015
cap "D13" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" 46.1053
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.9569
cap "7b_divider_magic_0/m1_4966_11762#" "D16G" -7.43283
cap "D13" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 0.0712232
cap "D13" "7b_divider_magic_0/7b_counter_0/Q6" 0.209088
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" -3.89952
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" -6.94183
cap "D13" "7b_divider_magic_0/m1_4966_11762#" -13.861
cap "D13" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.817602
cap "D13" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.238236
cap "D13" "7b_divider_magic_0/7b_counter_0/Q2" 0.256618
cap "D16G" "7b_divider_magic_0/m1_2706_n3555#" 1.0776
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" "D16G" 7.84963
cap "D13" "D16G" -37.4285
cap "7b_divider_magic_0/7b_counter_0/Q7" "D13" 0.152751
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_0/m1_2706_n3555#" 184.53
cap "D16G" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -0.119754
cap "D13" "7b_divider_magic_0/m1_2706_n3555#" 4.5255
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "D16G" "7b_divider_magic_0/m1_2706_n3555#" 1.19734
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0102635
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 0.499659
cap "D16G" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -0.13306
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 119.734
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.6626
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.0507653
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" -1.06351
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/Q6" 0.0164031
cap "7b_divider_magic_0/a_n441_n9366#" "D16G" 19.3743
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/Q2" 0.0157503
cap "7b_divider_magic_0/a_n441_n9366#" "D13" -0.213635
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 0.0374648
cap "D16G" "7b_divider_magic_0/m1_4966_11762#" -8.2587
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -9.50368
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/Q7" 0.0105058
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 135.102
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.9487
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 1.79716
cap "D16G" "7b_divider_magic_0/a_n441_n9366#" 0.208516
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.9569
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 2.07522
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 184.53
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 143.748
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.9569
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 182.696
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -0.356107
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 15.0815
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.9569
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 184.53
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_2706_n3555#" -9.50368
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.068896
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/Q2" 0.102446
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -9.29599
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/m1_2706_n3555#" 0.588783
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 0.485471
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 178.286
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/m1_4966_11762#" -0.261371
cap "D14" "7b_divider_magic_0/m1_2706_n3555#" -21.6432
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 0.347887
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 52.9569
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" 0.0157845
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/Q7" 0.0634052
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/a_n441_n9366#" 2.4654
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" -4.54889
cap "7b_divider_magic_0/m1_4966_11762#" "D14" -5.61651
cap "7b_divider_magic_0/7b_counter_0/Q7" "D14" 0.0214136
cap "D14" "7b_divider_magic_0/7b_counter_0/Q6" 1.88562
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 51.9858
cap "D14" "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" 0.0111995
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_0/m1_2706_n3555#" -0.432157
cap "D14" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" 0.175505
cap "D14" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -0.667926
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" -0.658549
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/Q6" 27.2847
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/Q6" -1.23218
cap "D14" "7b_divider_magic_0/m1_2706_n3555#" -21.6432
cap "D14" "7b_divider_magic_0/7b_counter_0/Q2" 0.0335607
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "D14" 35.9157
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" 2.01282
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/Q6" 34.8642
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" 52.9569
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" -0.375748
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 46.7039
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 19.0508
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 52.9569
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 0.722976
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 9.42504
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 11.6169
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/A" 24.1422
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 27.6882
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/m1_4966_11762#" -0.703962
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" 0.00671449
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_0/m1_4966_11762#" 53.442
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" 7.62846
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" 0.00610408
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/B" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" 1.21267
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/A" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" 48.3974
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" 17.6193
cap "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/buffer_magic_1/VDD" 0.897153
cap "D14" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" 1.15107
cap "D15" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" 65.06
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "7b_divider_magic_0/a_n441_n9366#" 0.0483748
cap "7b_divider_magic_0/7b_counter_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 0.746525
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_1/a_n160_n112#" "7b_divider_magic_0/a_n441_n9366#" 0.0712143
cap "7b_divider_magic_0/a_n441_n9366#" "A1" 23.3844
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/VDD" 0.675409
cap "7b_divider_magic_0/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_1/a_n160_n112#" "7b_divider_magic_0/a_n441_n9366#" 0.0670199
cap "7b_divider_magic_0/7b_counter_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 0.675409
cap "A1" "7b_divider_magic_0/a_n441_n9366#" 16.2745
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/VDD" 0.675409
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 28.5266
cap "D14" "7b_divider_magic_0/a_n441_n9366#" 2.53954
cap "7b_divider_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 0.498113
cap "7b_divider_magic_0/OUT1" "OUT1" 12.2284
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" -0.184405
cap "OUT1" "7b_divider_magic_0/OUT1" 12.4754
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 79.3185
cap "7b_divider_magic_0/OUT1" "7b_divider_magic_0/a_n441_n9366#" 12.174
cap "D6" "m1_n63_7228#" 0.882299
cap "D4" "D6" 1.08567
cap "D4" "m1_n63_7228#" 25.5416
cap "D4" "7b_divider_magic_2/a_n441_n9366#" -1.55184
cap "D6" "7b_divider_magic_2/m1_2706_n3555#" 0.874648
cap "7b_divider_magic_2/a_n441_n9366#" "D6" -0.832031
cap "D4" "7b_divider_magic_2/a_n441_n9366#" -1.14571
cap "D4" "D6" 0.268224
cap "7b_divider_magic_2/a_n441_n9366#" "D6" 1.316
cap "7b_divider_magic_2/a_n441_n9366#" "D1" 11.8985
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 36.8198
cap "D0" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 0.748447
cap "S7" "7b_divider_magic_2/a_n441_n9366#" -0.99887
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 2.31558
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 53.3482
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 25.2818
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "D5" 7.14054
cap "7b_divider_magic_2/m1_2706_n3555#" "S7" 19.7039
cap "7b_divider_magic_2/a_n441_n9366#" "S7" -1.29709
cap "D0" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 2.30799
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 6.63743
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 119.105
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 38.927
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 7.17006
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 7.14054
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "S7" 116.037
cap "7b_divider_magic_2/m1_4966_11762#" "F_IN" 18.0038
cap "7b_divider_magic_2/m1_4966_11762#" "A1" 47.1286
cap "S7" "7b_divider_magic_2/a_n441_n9366#" -1.10164
cap "7b_divider_magic_2/m1_4966_11762#" "D1" 36.1073
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 7.14054
cap "D1" "7b_divider_magic_2/m1_4966_11762#" 36.1073
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN2" 16.5726
cap "7b_divider_magic_2/m1_4966_11762#" "S7" 116.037
cap "7b_divider_magic_2/m1_4966_11762#" "A1" 46.8536
cap "S7" "A_MUX_5/Tr_Gate_0/VSS" -1.10164
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_0/VSS" 7.17006
cap "A_MUX_5/IN2" "A1" 142.518
cap "A_MUX_5/IN2" "A_MUX_5/VSS" 43.4142
cap "A_MUX_5/Tr_Gate_0/OUT" "A_MUX_5/SEL" 2.34801
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 399.858
cap "7b_divider_magic_2/m1_2706_n3555#" "A_MUX_5/SEL" 21.2851
cap "D1" "A1" 0.75946
cap "D2" "A_MUX_5/SEL" -0.274078
cap "A_MUX_5/IN2" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00270557
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 12.1645
cap "7b_divider_magic_2/m1_4966_11762#" "A1" 33.1996
cap "D0" "A_MUX_5/SEL" -0.236032
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN2" 23.3842
cap "7b_divider_magic_2/m1_4966_11762#" "D1" 324.852
cap "D2" "A1" -3.19052
cap "A_MUX_5/IN2" "A_MUX_5/Tr_Gate_0/OUT" 1.30537
cap "D0" "A1" -3.17939
cap "D5" "A_MUX_5/SEL" 1.74129
cap "D2" "A_MUX_5/IN2" -1.08746
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_0/OUT" 0.310978
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 1.21725
cap "D0" "A_MUX_5/IN2" -1.39369
cap "D3" "A1" -0.794354
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "A_MUX_5/IN2" "A_MUX_5/SEL" -3.26024
cap "D5" "A1" -3.67401
cap "D1" "A_MUX_5/SEL" 0.972191
cap "D3" "A_MUX_5/IN2" -1.56212
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/SEL" 80.6566
cap "A1" "A_MUX_5/VSS" 27.3521
cap "A_MUX_5/Tr_Gate_0/w_145_n341#" "A_MUX_5/IN2" 0.0380758
cap "D5" "A_MUX_5/IN2" 5.34981
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/SEL" 76.4375
cap "D0" "A_MUX_5/SEL" -0.914038
cap "D2" "A_MUX_5/IN1" -5.36222
cap "A_MUX_5/SEL" "A_MUX_5/Tr_Gate_0/w_145_n341#" -0.594811
cap "7b_divider_magic_2/m1_2706_n3555#" "A_MUX_5/SEL" 3.55765
cap "A_MUX_5/IN2" "7b_divider_magic_2/m1_4966_11762#" 0.739345
cap "A_MUX_5/VSS" "A_MUX_5/IN1" 63.0449
cap "A_MUX_5/IN2" "A_MUX_5/SEL" -2.79896
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN1" 53.8878
cap "D5" "A_MUX_5/SEL" -0.131811
cap "D0" "A_MUX_5/IN1" -5.34351
cap "D3" "A_MUX_5/SEL" 0.0542526
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_0/OUT" 0.911216
cap "A_MUX_5/SEL" "A_MUX_5/IN1" 205.69
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 20.799
cap "A_MUX_5/Tr_Gate_0/OUT" "A_MUX_5/SEL" 6.05517
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/CLK" 0.404083
cap "D2" "A_MUX_5/SEL" -1.03047
cap "D3" "A_MUX_5/IN1" -1.33505
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 7.23982
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 1.03596
cap "A_MUX_5/Tr_Gate_1/CLK" "7b_divider_magic_2/m1_4966_11762#" 2.24712
cap "A_MUX_5/IN1" "D0" -5.37431
cap "A_MUX_5/IN1" "D3" -1.38398
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 23.9114
cap "A_MUX_5/IN1" "7b_divider_magic_2/m1_4966_11762#" 62.8
cap "A_MUX_5/Tr_Gate_1/OUT" "7b_divider_magic_2/m1_4966_11762#" 1.18834
cap "A_MUX_5/IN1" "A_MUX_5/VSS" 89.0122
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "A_MUX_5/IN1" "D2" -5.38712
cap "D2" "A_MUX_5/IN1" -1.56741
cap "A_MUX_5/IN1" "7b_divider_magic_2/m1_4966_11762#" 39.5955
cap "D0" "A_MUX_5/IN1" -1.07641
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/VSS" 1.29077
cap "A_MUX_5/IN1" "D3" -1.57966
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/CLK" 0.0199202
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/VSS" 12.8145
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 4.93198
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 5.99048
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 15.2208
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 7.17006
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 11.5697
cap "D3" "7b_divider_magic_2/m1_4966_11762#" 26.1778
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 5.60776
cap "D2" "7b_divider_magic_2/m1_4966_11762#" 362.249
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 3.08775
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" 297.818
cap "m1_43759_5971#" "m1_48405_n9663#" 17.1533
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 9.67148
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 6.81867
cap "m1_43759_5971#" "D3" 252.006
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VDD" 0.354233
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 1.59879
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.0295067
cap "D3" "7b_divider_magic_2/a_n441_n9366#" -8.88178e-16
cap "D3" "7b_divider_magic_2/m1_4966_11762#" 108.658
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0189413
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q6" 0.0703292
cap "7b_divider_magic_2/m1_4966_11762#" "m1_48405_n9663#" 8.86846
cap "7b_divider_magic_2/7b_counter_0/Q2" "7b_divider_magic_2/m1_4966_11762#" 0.0267955
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" -9.81601
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0385597
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 1.98929
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q2" 0.0138736
cap "7b_divider_magic_2/m1_4966_11762#" "D3" 27.4951
cap "7b_divider_magic_2/a_n441_n9366#" "D3" -3.15826
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q6" 0.00996948
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" 0.329925
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_23587_4860#" 3.33848
cap "7b_divider_magic_2/a_n441_n9366#" "D3" -8.88178e-16
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/pmos_3p3_VZX6F7_1/a_n52_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.750512
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/pmos_3p3_VZX6F7_2/a_n52_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.753357
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" "7b_divider_magic_2/m1_4966_11762#" 10.9106
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/a_606_n168#" 2.10924
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" 2.10684
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 14.8214
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 1.67667
cap "D3" "m1_43759_5971#" 5.77826
cap "D3" "7b_divider_magic_2/a_n441_n9366#" -4.44089e-16
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/m1_23587_4860#" 1.31132
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 20.4027
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 3.55271e-15
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 23.8539
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 10.6044
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 4.26326e-14
cap "7b_divider_magic_2/OUT1" "m1_43759_5971#" 0.610039
cap "m1_43759_5971#" "m1_48405_n9663#" 21.0614
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" -5.1432
cap "m1_43759_5971#" "7b_divider_magic_0/a_n441_n9366#" -5.42054
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" 0.177708
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 3.68907
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 1.78573
cap "D16" "D17G" -10.1541
cap "m1_43759_5971#" "D16" 5.01467
cap "7b_divider_magic_0/7b_counter_0/m1_917_4146#" "m1_43759_5971#" 0.907386
cap "m1_43759_5971#" "D17G" 9.00732
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" "m1_43759_5971#" 0.594165
cap "D16" "D17G" -10.1541
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "m1_43759_5971#" 2.39816
cap "7b_divider_magic_0/m1_518_n423#" "m1_43759_5971#" 2.17529
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 3.27325
cap "7b_divider_magic_0/a_n441_n9366#" "m1_43759_5971#" 1.40061
cap "7b_divider_magic_0/m1_2706_n3555#" "m1_43759_5971#" 4.08328
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 2.99163
cap "m1_43759_5971#" "7b_divider_magic_0/a_n441_n9366#" 7.72814
cap "m1_43759_5971#" "7b_divider_magic_0/m1_518_n423#" 2.10442
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 2.70508
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" "m1_43759_5971#" 2.18324
cap "7b_divider_magic_0/7b_counter_0/m1_917_4146#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 3.41489
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -2.7077
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 5.15473
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 3.77663
cap "7b_divider_magic_0/m1_518_n423#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 2.65662
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 0.754436
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 1.18824
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/Q2" 0.589313
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.840542
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" -13.6427
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.0668648
cap "7b_divider_magic_0/7b_counter_0/Q2" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.0425738
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.137443
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 51.0868
cap "7b_divider_magic_0/7b_counter_0/m1_917_4146#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.123387
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.062664
cap "m1_43759_5971#" "7b_divider_magic_0/a_n441_n9366#" 136.948
cap "D16G" "7b_divider_magic_0/m1_4966_11762#" 129.521
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 197.416
cap "7b_divider_magic_0/m1_4966_11762#" "D13" 397.697
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 8.08568
cap "D16G" "7b_divider_magic_0/m1_4966_11762#" 269.519
cap "D16G" "7b_divider_magic_0/a_n441_n9366#" 0.134813
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 11.2728
cap "7b_divider_magic_0/a_n441_n9366#" "D16G" 0.0151412
cap "D16G" "7b_divider_magic_0/m1_4966_11762#" 1.29403
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 209.092
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 9.88228
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 209.681
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 11.9796
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" 297.602
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" 5.22751
cap "7b_divider_magic_0/a_n441_n9366#" "D14" 12.4015
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 349.424
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 7.13008
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 15.2107
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 41.6699
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/m1_4966_11762#" 5.22751
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 49.2865
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 12.4293
cap "7b_divider_magic_0/m1_4966_11762#" "D12" 5.22751
cap "7b_divider_magic_0/m1_4966_11762#" "D12" 0.996961
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 17.1835
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 15.5178
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 1.77636e-15
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 1.77636e-15
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 1.77636e-15
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 17.3458
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 1.77636e-15
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 1.77636e-15
cap "7b_divider_magic_0/OUT1" "D15" 2.30314
cap "D15" "7b_divider_magic_0/a_n441_n9366#" -2.68892
cap "7b_divider_magic_0/a_n441_n9366#" "D15" -8.88178e-16
cap "A_MUX_5/IN2" "D5" -7.10543e-15
cap "A_MUX_5/Tr_Gate_0/VSS" "D2" 0.265108
cap "A_MUX_5/OUT" "A_MUX_5/IN2" 1.30537
cap "D2" "A_MUX_5/VSS" 64.1982
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/IN2" 0.0613524
cap "A_MUX_5/IN2" "D3" 7.26513
cap "D5" "7b_divider_magic_2/m1_4966_11762#" 1.23016
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 0.854659
cap "A1" "A_MUX_5/VSS" 27.6127
cap "A_MUX_5/IN2" "A_MUX_5/SEL" 0.438951
cap "A_MUX_5/OUT" "D2" 145.965
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D2" 2.08643
cap "D2" "A_MUX_5/VDD" 4.71965
cap "D5" "A_MUX_5/VSS" 84.6853
cap "D0" "A_MUX_5/VSS" 125.489
cap "A_MUX_5/OUT" "A1" 0.652089
cap "A_MUX_5/SEL" "D2" 5.57943
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A1" 0.0484908
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 0.739502
cap "A_MUX_5/OUT" "A_MUX_5/VSS" 5.68434e-14
cap "D3" "A_MUX_5/VSS" 30.0042
cap "A_MUX_5/IN2" "D2" 49.214
cap "A_MUX_5/OUT" "D5" 0.116612
cap "A_MUX_5/OUT" "D0" 30.8064
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D0" 0.145596
cap "A_MUX_5/SEL" "A1" 1.0398
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 0.774844
cap "A_MUX_5/SEL" "D5" 0.41613
cap "A_MUX_5/OUT" "D3" 241.722
cap "A_MUX_5/SEL" "D0" 5.22835
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D3" 11.4919
cap "A_MUX_5/IN2" "A_MUX_5/VSS" 31.9938
cap "D3" "A_MUX_5/VDD" 6.42815
cap "A_MUX_5/IN2" "D5" 52.4467
cap "A_MUX_5/IN2" "D0" 111.532
cap "A_MUX_5/OUT" "A_MUX_5/SEL" 2.05876
cap "A_MUX_5/SEL" "D3" 0.0762495
cap "D0" "A_MUX_5/OUT" 93.045
cap "A_MUX_5/VSS" "D0" 102.262
cap "A_MUX_5/SEL" "A_MUX_5/IN2" 0.0199457
cap "A_MUX_5/SEL" "A_MUX_5/IN1" 3.56493
cap "A_MUX_5/Tr_Gate_1/CLK" "D3" 0.353843
cap "D3" "A_MUX_5/VDD" 80.9802
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 2.34346
cap "A_MUX_5/SEL" "D2" 89.3345
cap "D3" "A_MUX_5/IN2" 18.622
cap "A_MUX_5/VDD" "A_MUX_5/IN2" 0.179032
cap "A_MUX_5/VSS" "D5" 0.0323733
cap "A_MUX_5/SEL" "D0" 151.678
cap "A_MUX_5/VSS" "A_MUX_5/SEL" 20.4796
cap "A_MUX_5/SEL" "A_MUX_5/OUT" 6.68308
cap "A_MUX_5/Tr_Gate_1/CLK" "D2" 20.3543
cap "D2" "A_MUX_5/VDD" 63.6989
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D3" 174.141
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/VDD" 1.76553
cap "D2" "A_MUX_5/IN2" 8.29578
cap "A_MUX_5/VSS" "D3" 0.38836
cap "A_MUX_5/Tr_Gate_1/CLK" "D0" 24.3251
cap "D0" "A_MUX_5/VDD" 10.2637
cap "D3" "A_MUX_5/OUT" 16.3955
cap "A_MUX_5/SEL" "D5" -0.0556534
cap "D0" "A_MUX_5/IN2" 7.52633
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/IN1" 0.0161636
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D2" 258.818
cap "A_MUX_5/OUT" "A_MUX_5/IN1" 1.86887
cap "A_MUX_5/VSS" "A_MUX_5/IN1" 61.026
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 1.92677
cap "D2" "A_MUX_5/OUT" 4.82921
cap "A_MUX_5/VSS" "D2" 49.2754
cap "A_MUX_5/SEL" "D3" 23.1529
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D0" 11.1585
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 3.27892
cap "A_MUX_5/OUT" "D3" 79.5315
cap "A_MUX_5/VSS" "D3" 1.26479
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/CLK" 2.77232
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/SEL" 0.646184
cap "A_MUX_5/IN1" "A_MUX_5/OUT" 4.5905
cap "A_MUX_5/IN1" "D3" 19.8757
cap "A_MUX_5/IN1" "A_MUX_5/VSS" 90.2195
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D3" 179.071
cap "A_MUX_5/Tr_Gate_1/CLK" "D0" 76.707
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 76.2308
cap "A_MUX_5/VDD" "D3" 58.7185
cap "A_MUX_5/OUT" "D2" 109.339
cap "A_MUX_5/OUT" "D0" 127.189
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/IN1" 0.132549
cap "A_MUX_5/VSS" "D2" 59.3961
cap "A_MUX_5/VSS" "D0" 145.239
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/CLK" 1.94377
cap "A_MUX_5/IN1" "D2" 12.2174
cap "A_MUX_5/IN1" "D0" 10.5419
cap "A_MUX_5/OUT" "A_MUX_5/SEL" 0.714675
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D0" 10.8429
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D2" 259.592
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/OUT" 1.66424
cap "A_MUX_5/VDD" "D0" 6.06171
cap "A_MUX_5/VDD" "D2" 40.5952
cap "D3" "A_MUX_5/SEL" 3.69459
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 0.500885
cap "A_MUX_5/IN1" "A_MUX_5/SEL" 1.04615
cap "A_MUX_5/VDD" "A_MUX_5/SEL" 0.746748
cap "D0" "A_MUX_5/SEL" 13.4595
cap "D2" "A_MUX_5/SEL" 20.4144
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 1.92677
cap "D3" "A_MUX_5/Tr_Gate_1/CLK" 17.89
cap "D3" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 7.45228
cap "A_MUX_5/Tr_Gate_1/CLK" "7b_divider_magic_2/m1_4966_11762#" 0.136519
cap "A_MUX_5/Tr_Gate_1/CLK" "D2" 3.17696
cap "D0" "A_MUX_5/IN1" 127.424
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D0" 0.071493
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/IN1" 0.0686645
cap "A_MUX_5/Tr_Gate_1/CLK" "D0" 1.77825
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/IN1" 0.263995
cap "D2" "A_MUX_5/Tr_Gate_1/OUT" 42.4589
cap "D3" "A_MUX_5/Tr_Gate_1/OUT" 184.812
cap "A_MUX_5/Tr_Gate_1/VSS" "7b_divider_magic_2/m1_4966_11762#" 1.37272
cap "A_MUX_5/Tr_Gate_1/VSS" "D2" 53.2876
cap "A_MUX_5/Tr_Gate_1/VSS" "D3" 31.1261
cap "D0" "A_MUX_5/Tr_Gate_1/OUT" 2.1086
cap "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/IN1" 0.00928924
cap "A_MUX_5/Tr_Gate_1/VSS" "D0" 82.64
cap "A_MUX_5/Tr_Gate_1/VSS" "A_MUX_5/IN1" 1.90194
cap "D2" "A_MUX_5/Tr_Gate_1/VDD" 3.62713
cap "D3" "A_MUX_5/Tr_Gate_1/VDD" 5.10858
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "D2" "A_MUX_5/IN1" 56.3096
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D2" 1.03775
cap "D3" "A_MUX_5/IN1" 6.44717
cap "7b_divider_magic_2/m1_4966_11762#" "m1_48405_n9663#" 4.65208
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 1.92677
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 11.8202
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 6.52186
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 0.601427
cap "m1_48405_n9663#" "7b_divider_magic_2/m1_4966_11762#" 8.76381
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 5.29367
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m1_48405_n9663#" 6.08966
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m2_18271_n1063#" 0.984321
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m1_48405_n9663#" 9.0023
cap "m1_48405_n9663#" "m1_43759_5971#" 11.8202
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 25.8395
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m1_48405_n9663#" 22.1498
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m2_18271_n1063#" 2.27732
cap "7b_divider_magic_2/m1_4966_11762#" "m1_48405_n9663#" 5.25997
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m1_48405_n9663#" 5.7307
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" "m2_18271_n1063#" 0.454858
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "m1_48405_n9663#" 15.0409
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "m2_18271_n1063#" 1.24753
cap "7b_divider_magic_2/m1_4966_11762#" "m1_48405_n9663#" 0.0240316
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 6.5922
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 23.4884
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/OUTB" 1.52031
cap "m1_48405_n9663#" "m2_18271_n1063#" -5.68434e-14
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 27.3054
cap "VCO_DFF_C_0/VCO_C_0/INV_2_1/VDD" "m1_48405_n9663#" 0.048031
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_48405_n9663#" 9.26857
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 6.04818
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 44.213
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 20.4351
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 5.046
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 17.3255
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/OUTB" 3.11883
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/OUTB" 53.8916
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/INV_2_3/VDD" 1.31871
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 3.11883
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/INV_2_3/VDD" 0.492044
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 53.8916
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 17.3255
cap "m2_18271_n1063#" "VCO_DFF_C_0/m1_19018_4795#" 53.8916
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 19.5185
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 3.11883
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 17.3255
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 35.2605
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 3.11883
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 0.411771
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 11.3359
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 3.11883
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 5.046
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_48405_n9663#" 3.11883
cap "VCO_DFF_C_0/VDD" "m1_48405_n9663#" 25.8643
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_48405_n9663#" 1.0128
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_48405_n9663#" 0.625994
cap "VCO_DFF_C_0/VDD" "m1_48405_n9663#" 32.3592
cap "m1_48405_n9663#" "VCO_DFF_C_0/VDD" 32.3592
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 10.1536
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" 15.2782
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 6.20189
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 1.347
cap "D12" "7b_divider_magic_0/m1_4966_11762#" 0.555975
cap "D12" "7b_divider_magic_0/m1_4966_11762#" 0.15378
cap "A_MUX_5/OUT" "D3" 100.533
cap "A_MUX_5/VSS" "A_MUX_5/OUT" 68.1849
cap "A_MUX_5/VDD" "D2" 0.308355
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D3" 27.0203
cap "A_MUX_5/VSS" "D2" -1.52634
cap "A_MUX_5/VSS" "D0" -0.797955
cap "D2" "A_MUX_5/OUT" 0.255955
cap "A_MUX_5/VDD" "D3" 37.1382
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 0.037654
cap "A_MUX_5/VSS" "D3" 56.1584
cap "A_MUX_5/SEL" "D3" 9.34628
cap "A_MUX_5/VSS" "A_MUX_5/SEL" 5.76874
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 3.89844
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 5.60392
cap "D3" "A_MUX_5/VSS" -0.0704504
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 30.8016
cap "A_MUX_5/SEL" "D0" 0.0351535
cap "A_MUX_5/VDD" "D3" 55.0981
cap "A_MUX_5/VDD" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 11.9933
cap "A_MUX_5/SEL" "D2" 1.05315
cap "A_MUX_5/SEL" "A_MUX_5/OUT" -8.07641
cap "D3" "A_MUX_5/OUT" 19.2661
cap "A_MUX_5/VDD" "A_MUX_5/VSS" 75.8009
cap "D0" "A_MUX_5/VSS" -0.463057
cap "D2" "A_MUX_5/VSS" -1.13693
cap "A_MUX_5/VDD" "D0" -1.82641
cap "A_MUX_5/VSS" "A_MUX_5/OUT" 85.1315
cap "A_MUX_5/VDD" "D2" -4.58079
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 287.734
cap "D0" "A_MUX_5/OUT" 0.318809
cap "D2" "A_MUX_5/OUT" 1.42347
cap "A_MUX_5/VDD" "A_MUX_5/Tr_Gate_1/CLK" 2.35791
cap "A_MUX_5/SEL" "D3" 29.3867
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/OUT" -1.38704
cap "D3" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 81.8103
cap "A_MUX_5/VSS" "D3" 7.86865
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 10.0923
cap "A_MUX_5/VSS" "A_MUX_5/OUT" 145.847
cap "D3" "A_MUX_5/OUT" 32.5802
cap "D3" "A_MUX_5/VDD" 60.7351
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/VSS" 5.99075
cap "A_MUX_5/Tr_Gate_1/CLK" "D3" 34.8497
cap "D0" "A_MUX_5/VSS" -0.502758
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 70.8014
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/OUT" 7.54786
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/VDD" 8.553
cap "D0" "A_MUX_5/OUT" 0.754778
cap "A_MUX_5/VSS" "D2" -1.23978
cap "D0" "A_MUX_5/VDD" -0.653378
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 0.0351535
cap "D2" "A_MUX_5/OUT" 2.18862
cap "D2" "A_MUX_5/VDD" -1.15869
cap "A_MUX_5/Tr_Gate_1/CLK" "D2" 1.04904
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 5.64159
cap "A_MUX_5/SEL" "A_MUX_5/OUT" -3.39913
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D3" 97.215
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/OUT" 3.35405
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/VDD" 3.29847
cap "D2" "A_MUX_5/Tr_Gate_1/VDD" 0.307327
cap "A_MUX_5/Tr_Gate_1/VDD" "D3" 20.3111
cap "A_MUX_5/Tr_Gate_1/VSS" "A_MUX_5/Tr_Gate_1/CLK" 1.99001
cap "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/Tr_Gate_1/CLK" 3.97977
cap "A_MUX_5/Tr_Gate_1/VSS" "m1_18080_n1660#" 2.5243
cap "A_MUX_5/Tr_Gate_1/OUT" "m1_18080_n1660#" 1.34562
cap "D3" "A_MUX_5/Tr_Gate_1/CLK" 2.99947
cap "A_MUX_5/Tr_Gate_1/VSS" "D0" -0.163628
cap "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/Tr_Gate_1/VSS" 88.5311
cap "D2" "A_MUX_5/Tr_Gate_1/VSS" -0.36842
cap "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.187144
cap "A_MUX_5/Tr_Gate_1/VSS" "D3" 34.6435
cap "A_MUX_5/Tr_Gate_1/OUT" "D3" 94.0562
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D3" 10.2169
cap "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/Tr_Gate_1/VDD" 21.2536
cap "A_MUX_5/VSS" "m1_48405_n9663#" 1.89069
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m1_48405_n9663#" 9.50543
cap "D3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 35.7846
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D0" 0.115315
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 292.664
cap "D3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" 0.290184
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D2" 8.28421
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" 3.95151
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 9.0023
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 255.815
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "D3" 0.216449
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" 20.4183
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 47.8293
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 8.36298
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D3" 8.62246
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m2_18271_n1063#" 5.96057
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 8.36298
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 15.8028
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m1_48405_n9663#" 22.1498
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 28.3126
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 15.3728
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" 4.04573
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m1_48405_n9663#" 1.36653
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/GM8" "m2_18271_n1063#" 0.567604
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 8.37568
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_VB6HDQ_2/a_n52_n50#" 0.32638
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" 15.0409
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/OUTB" 46.041
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" 8.43143
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_VB6HDQ_2/a_n52_n50#" 0.500736
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" 15.4925
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/OUTB" 7.46939
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 8.43143
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/OUTB" 53.8916
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 15.2315
cap "VCO_DFF_C_0/VCO_C_0/INV_2_1/a_195_417#" "m2_18271_n1063#" 1.12898
cap "VCO_DFF_C_0/VCO_C_0/INV_2_3/a_195_417#" "m2_18271_n1063#" 0.0989888
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 15.2315
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 53.8916
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 8.43143
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/INV_2_3/a_195_417#" 0.840745
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 15.2315
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 0.0390038
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 0.0390038
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 19.4707
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 4.76773
cap "m2_18271_n1063#" "VCO_DFF_C_0/m1_19018_4795#" 53.8916
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 8.43143
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 8.43143
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 35.2605
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 0.100403
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 2.93841
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 0.411771
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/m1_19018_4795#" -1.42109e-14
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 10.3282
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_48405_n9663#" 8.49954
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 8.43143
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 8.43143
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 8.49954
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_48405_n9663#" 4.77435
cap "m1_48405_n9663#" "VCO_DFF_C_0/m1_19018_4795#" 8.49954
cap "VCO_DFF_C_0/VDD" "m1_48405_n9663#" 25.8643
cap "VCO_DFF_C_0/m1_19018_4795#" "m1_48405_n9663#" 0.0303555
cap "VCO_DFF_C_0/VDD" "m1_48405_n9663#" 32.3592
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_48405_n9663#" 4.87933
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "m1_48405_n9663#" 7.10017
cap "VCO_DFF_C_0/VDD" "m1_48405_n9663#" 32.3592
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" "m1_48405_n9663#" 15.2782
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_1/VSS" 14.8253
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VDD" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" 0.349663
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" "m1_48405_n9663#" 9.05403
cap "VCO_DFF_C_0/DFF_3_mag_0/Q" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 1.09926
cap "m1_48405_n9663#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 2.51477
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" "m1_43759_5971#" -2.84217e-14
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "D16" 2.54314
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 3.7439
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "D16" 2.3728
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "D16" 4.5578
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 4.88982
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 2.3728
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "D16" 4.5578
cap "m1_47429_n914#" "D16" 2.3728
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" "D16" 0.442757
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "D16" 2.11612
cap "m1_47429_n914#" "D16" 236.368
cap "D13" "m1_47429_n914#" 8.34464
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "D16" 0.443369
cap "D13" "m1_47429_n914#" 4.78017
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "D16" 2.3728
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" "D16" 4.5578
cap "m1_47429_n914#" "D16" 126.596
cap "m1_47429_n914#" "D16" 135.093
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 2.20332
cap "D13" "m1_47429_n914#" 4.78017
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 4.29802
cap "D13" "cap_11p_0/M" 4.78017
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 4.82404
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 2.3728
cap "D16" "cap_11p_0/M" 126.596
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" "D16" 4.23224
cap "cap_11p_0/M" "D16" 137.456
cap "cap_11p_0/M" "D13" 4.78017
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "D16" 1.52361
cap "D16" "cap_11p_0/M" 393.058
cap "cap_11p_0/M" "D13" 12.5272
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 0.647858
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "D16" 0.793195
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "D16" 2.20332
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "D16" 4.23224
cap "D13" "cap_11p_0/M" 4.78017
cap "D16" "cap_11p_0/M" 135.111
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 2.3728
cap "cap_11p_0/M" "D13" 4.78017
cap "cap_11p_0/M" "D16" 126.596
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 4.88982
cap "cap_11p_0/M" "D13" 4.78017
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "D16" 4.5578
cap "cap_11p_0/M" "D16" 128.969
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "D16" 1.76126
cap "cap_11p_0/M" "D16" 436.531
cap "D13" "cap_11p_0/M" 13.6646
cap "cap_11p_0/M" "A1" 2.6536
cap "cap_11p_0/M" "D16" 7.29311
cap "Tappered_Buffer_4/VSS" "D16" 16.6692
cap "Tappered_Buffer_4/a_2996_n3001#" "D16" 10.4316
cap "Tappered_Buffer_4/VSS" "D16" 40.7012
cap "D16" "Tappered_Buffer_4/VSS" 26.2177
cap "Tappered_Buffer_4/nmos_3p3_7NPLVN_0/a_n256_n280#" "D16" 3.87511
cap "D16" "Tappered_Buffer_4/a_138_n2984#" 9.17635
cap "Tappered_Buffer_4/VSS" "D16" 15.0271
cap "Tappered_Buffer_4/a_138_n2984#" "D16" 16.7818
cap "Tappered_Buffer_4/m1_248_n2671#" "D16" 6.2762
cap "D16" "Tappered_Buffer_4/VSS" 4.64183
cap "Tappered_Buffer_4/m1_248_n2671#" "D16" 1.83065
cap "D16" "Tappered_Buffer_4/a_138_n2984#" 4.07533
cap "A_MUX_5/OUT" "A_MUX_5/VDD" 0.700345
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" "A_MUX_5/VDD" 0.0542464
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 1.98615
cap "A_MUX_5/VSS" "m1_48405_n9663#" 2.49714
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 0.00245686
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 1.68247
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D3" 0.000309381
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" 0.00147477
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "VCO_DFF_C_0/OUT" 0.634413
cap "m1_43759_5971#" "Tappered_Buffer_0/a_138_n2984#" 3.77329
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" "VCO_DFF_C_0/OUT" 0.1032
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 0.614143
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" "m1_43759_5971#" 4.06148
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_0/a_138_n2984#" 6.17556
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/VSS" 26.4503
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/a_138_n2984#" 13.7484
cap "Tappered_Buffer_0/VSS" "VDD_TEST" 114.82
cap "Tappered_Buffer_0/a_138_n2984#" "VDD_TEST" 5.53115
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00101292
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/OUT" 0.0015323
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 3.24661
cap "VDD_TEST" "Tappered_Buffer_0/VSS" 13.8862
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00260583
cap "VDD_TEST" "Tappered_Buffer_0/a_2996_n3001#" 6.9392
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0152334
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 24.1374
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 7.45469
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_47429_n914#" 10.8396
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 13.1961
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "D16" 8.21777
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 25.3612
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 3.40568
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 25.4339
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 17.422
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 8.21777
cap "m1_47429_n914#" "D16" 8.21777
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 13.1961
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "D16" 1.03309
cap "D13" "m1_47429_n914#" 0.996995
cap "D16" "m1_47429_n914#" 19.7638
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "m1_47429_n914#" 1.41664
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 6.12674
cap "m1_47429_n914#" "D13" 7.93064
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "D16" 8.21777
cap "m1_47429_n914#" "D16" 87.3255
cap "D13" "m1_47429_n914#" 8.05175
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 7.63078
cap "D16" "m1_47429_n914#" 101.344
cap "cap_11p_0/M" "D13" 7.93064
cap "cap_11p_0/M" "D16" 87.3255
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 8.21777
cap "cap_11p_0/M" "D13" 8.02709
cap "D16" "cap_11p_0/M" 108.478
cap "cap_11p_0/M" "D16" 42.7725
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 2.74708
cap "cap_11p_0/M" "D13" 3.77839
cap "cap_11p_0/M" "D16" 101.423
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 7.63078
cap "cap_11p_0/M" "D13" 8.05558
cap "cap_11p_0/M" "D13" 7.93064
cap "D16" "cap_11p_0/M" 87.3255
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "D16" 8.21777
cap "D13" "cap_11p_0/M" 7.93064
cap "cap_11p_0/M" "D16" 95.5432
cap "cap_11p_0/M" "D13" 3.67669
cap "cap_11p_0/M" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 8.02334
cap "D16" "cap_11p_0/M" 43.096
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 1.86374
cap "A1" "cap_11p_0/M" 32.9496
cap "cap_11p_0/M" "D16" 7.75931
cap "cap_11p_0/M" "D13" 0.577804
cap "Tappered_Buffer_4/OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 8.78517
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/OUT" 11.7338
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_1784_n280#" 1.37149
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_1784_n280#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 8.54526
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 0.185562
cap "Tappered_Buffer_4/VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 52.6292
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" -1.20315
cap "Tappered_Buffer_4/VSS" "A1" 65.3078
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/a_2996_n3001#" 25.0006
cap "Tappered_Buffer_4/a_2996_n3001#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 20.0329
cap "Tappered_Buffer_4/a_2996_n3001#" "A1" 4.70212
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 10.6857
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" 1.55472
cap "Tappered_Buffer_4/VSS" "D16" 8.71654
cap "Tappered_Buffer_4/a_2996_n3001#" "D16" 2.68998
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "m5_87362_n658#" 18.1142
cap "A1" "Tappered_Buffer_4/VSS" -1.65935
cap "m5_87362_n658#" "Tappered_Buffer_4/OUT" 15.8325
cap "m5_87362_n658#" "Tappered_Buffer_4/VSS" 96.1858
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.398445
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_4/VSS" 0.438559
cap "Tappered_Buffer_4/VSS" "D16" 4.63789
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/OUT" 4.48609
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "Tappered_Buffer_4/VSS" 2.46606
cap "Tappered_Buffer_4/a_2792_n1560#" "D16" 2.45901
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.703547
cap "Tappered_Buffer_4/a_2792_n1560#" "Tappered_Buffer_4/VSS" 2.47969
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "m5_87362_n658#" 44.9494
cap "Tappered_Buffer_4/VSS" "m5_87362_n658#" 84.1769
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "D16" 1.96971
cap "Tappered_Buffer_4/VSS" "D16" 1.7889
cap "Tappered_Buffer_4/a_2792_n1560#" "m5_87362_n658#" 37.086
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/m1_248_n2671#" 8.15357
cap "m5_87362_n658#" "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_664_n324#" 17.5095
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 1.31985
cap "m5_87362_n658#" "Tappered_Buffer_4/m1_248_n2671#" 57.6092
cap "D16" "Tappered_Buffer_4/m1_248_n2671#" 4.21007
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/a_2792_n1560#" 7.62522
cap "Tappered_Buffer_4/a_2792_n1560#" "m5_87362_n658#" 46.919
cap "Tappered_Buffer_4/VSS" "m5_87362_n658#" 60.6202
cap "D16" "Tappered_Buffer_4/a_2792_n1560#" 4.55007
cap "Tappered_Buffer_4/VSS" "D16" 5.89562
cap "Tappered_Buffer_4/VSS" "D16" 4.42172
cap "Tappered_Buffer_4/a_174_n776#" "Tappered_Buffer_4/m1_248_n2671#" 0.814369
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" 3.44878
cap "Tappered_Buffer_4/a_138_n2984#" "m5_87362_n658#" 9.47054
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.272135
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/m1_248_n2671#" 6.39043
cap "Tappered_Buffer_4/VSS" "m5_87362_n658#" 28.1111
cap "m5_87362_n658#" "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_664_n324#" 6.63832
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_138_n2984#" 0.00606289
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n1072_n628#" 0.0301394
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.858906
cap "Tappered_Buffer_4/a_138_n2984#" "Tappered_Buffer_4/m1_248_n2671#" 77.8709
cap "Tappered_Buffer_4/m1_248_n2671#" "D16" 0.327784
cap "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_560_n280#" "m5_87362_n658#" 2.11646
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/IN" 0.237134
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/m1_248_n2671#" 247.694
cap "Tappered_Buffer_4/IN" "m5_87362_n658#" 5.84573
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_664_n324#" 1.19473
cap "Tappered_Buffer_4/a_138_n2984#" "D16" 1.23177
cap "Tappered_Buffer_4/m1_248_n2671#" "m5_87362_n658#" 7.89239
cap "Tappered_Buffer_4/nmos_3p3_7NPLVN_0/a_n2092_n280#" "Tappered_Buffer_4/IN" 0.568504
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_138_n2984#" 0.0363256
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 2.00828
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL2" 4.13699
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "m1_48405_n9663#" 1.16932
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0353275
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/OUT" 6.39731
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 0.000239554
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 0.62348
cap "m1_43759_5971#" "VCO_DFF_C_0/OUTB" 0.229216
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/OUTB" -12.8625
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VDD" -2.84217e-14
cap "VCO_DFF_C_0/OUT" "m1_43759_5971#" 0.413479
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/OUT" 0.483699
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 36.6745
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUT" 129.78
cap "VCO_DFF_C_0/OUT" "m1_43759_5971#" 0.427977
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" "m1_43759_5971#" -2.84217e-14
cap "VCO_DFF_C_0/OUTB" "m1_43759_5971#" 0.769089
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/OUT" 0.301906
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" 3.6304
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "m1_43759_5971#" 1.87215
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 111.43
cap "VCO_DFF_C_0/OUT" "m1_47450_1456#" 0.237322
cap "VCO_DFF_C_0/OUT" "m1_43759_5971#" 5.82871
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.55017
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 7.0742
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/a_138_n2984#" 0.202991
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m1_43759_5971#" 4.93398
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" "m1_43759_5971#" 0.316033
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.411887
cap "Tappered_Buffer_0/a_138_n2984#" "m1_43759_5971#" 3.66353
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/w_n530_n410#" 2.26045
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_47450_1456#" 0.0550892
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.40055
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "m1_43759_5971#" 1.16067
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 1.50351
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "m1_43759_5971#" 0.587799
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 22.6459
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/a_138_n2984#" 0.341791
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/a_138_n2984#" 0.00582661
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VSS" 12.9048
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/OUT" 6.17736
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n52_n628#" 1.26467
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_0/OUT" 0.193366
cap "VDD_TEST" "Tappered_Buffer_0/a_138_n2984#" 0.709128
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/OUT" 0.0046236
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n52_n628#" -0.0257248
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 4.21662
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n52_n628#" "VDD_TEST" 0.0971089
cap "Tappered_Buffer_0/VSS" "VDD_TEST" 1.16581
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/a_138_n2984#" 1.1355
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" "VDD_TEST" 3.13105
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_256_n324#" "VDD_TEST" 14.6224
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0152334
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_1580_n628#" "VDD_TEST" 1.20906
cap "VDD_TEST" "Tappered_Buffer_0/a_2996_n3001#" 5.86938
cap "Tappered_Buffer_0/VSS" "VDD_TEST" 9.25403
cap "VDD_TEST" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_560_n280#" 7.83385
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 7.47987
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" 0.366177
cap "cap_11p_0/M" "Tappered_Buffer_4/pmos_3p3_PPZSL5_0/w_n938_n410#" 1.73124
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "A1" "cap_11p_0/M" 63.6678
cap "cap_11p_0/M" "Tappered_Buffer_4/OUT" 0.240377
cap "Tappered_Buffer_4/OUT" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 6.17096
cap "Tappered_Buffer_4/pmos_3p3_PPZSL5_0/w_n938_n410#" "A1" 7.77848
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_1784_n280#" "A1" 57.3583
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "A1" 2.94739
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2804_n628#" "A1" 47.5809
cap "Tappered_Buffer_4/a_2996_n3001#" "A1" 1.15654
cap "Tappered_Buffer_4/OUT" "Tappered_Buffer_4/VSS" 11.4603
cap "Tappered_Buffer_4/OUT" "A1" 19.8142
cap "Tappered_Buffer_4/VSS" "A1" 2.72583
cap "Tappered_Buffer_4/OUT" "m5_87362_n658#" 15.6573
cap "Tappered_Buffer_4/OUT" "Tappered_Buffer_4/VSS" 9.98217
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" 1.25077
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "m5_87362_n658#" 8.91379
cap "Tappered_Buffer_4/a_2792_n1560#" "m5_87362_n658#" 0.00454357
cap "m5_87362_n658#" "Tappered_Buffer_4/a_548_n1560#" 0.0175066
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/VSS" 8.31603
cap "Tappered_Buffer_4/a_174_n776#" "Tappered_Buffer_4/m1_248_n2671#" 0.031394
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/VSS" -0.250099
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" 2.7681
cap "Tappered_Buffer_4/a_174_n776#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" -1.42109e-14
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/a_138_n2984#" -0.524586
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/VSS" 0.103426
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/m1_248_n2671#" 0.274302
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" 2.37717
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_138_n2984#" 0.00179777
cap "Tappered_Buffer_4/a_548_n1560#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" -5.68434e-14
cap "Tappered_Buffer_4/IN" "m5_87362_n658#" 0.112213
cap "Tappered_Buffer_4/nmos_3p3_7NPLVN_0/a_n2092_n280#" "Tappered_Buffer_4/IN" 0.961703
cap "Tappered_Buffer_4/a_138_n2984#" "Tappered_Buffer_4/IN" 0.0129007
cap "Tappered_Buffer_4/a_548_n1560#" "Tappered_Buffer_4/IN" 0.406248
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n2092_n628#" "Tappered_Buffer_4/IN" 2.62328
cap "Tappered_Buffer_4/pmos_3p3_PPYSL5_0/w_n530_n410#" "Tappered_Buffer_4/IN" 1.00069
cap "m1_n63_7228#" "Tappered_Buffer_8/VSS" 24.7053
cap "Tappered_Buffer_8/a_2996_n3001#" "m1_n63_7228#" 13.8614
cap "Tappered_Buffer_8/VSS" "m1_n63_7228#" 4.56574
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_8/VSS" -0.00315671
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/OUT" 0.0248345
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_764_n280#" "Tappered_Buffer_8/VSS" 15.8584
cap "Tappered_Buffer_8/a_2792_n1560#" "Tappered_Buffer_8/VSS" 19.1103
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_n460_n280#" 15.8584
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_n356_n324#" 19.0337
cap "Tappered_Buffer_8/a_138_n2984#" "A1" 0.250882
cap "A1" "Tappered_Buffer_8/VSS" 12.6533
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n1072_n280#" "F_IN" 1.45457
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n1072_n280#" "A1" 0.103045
cap "Tappered_Buffer_8/VSS" "F_IN" 1.69657
cap "Tappered_Buffer_8/a_138_n2984#" "F_IN" 2.54567
cap "F_IN" "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n2296_n280#" 2.15363
cap "F_IN" "A1" -2.27374e-13
cap "Tappered_Buffer_8/VSS" "A1" 12.8269
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_48405_n9663#" 2.11507
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" 5.39586
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 1.09445
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "m1_48405_n9663#" 1.16932
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0679211
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL2" 18.9648
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0373298
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/M9" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 5.55112e-17
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" 0.606694
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 0.260128
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 1.82156
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" 0.0515807
cap "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" "VCO_DFF_C_0/VCTRL" 0.91119
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/m1_19018_4795#" 0.716898
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/D" 2.87617
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 6.43459
cap "A_MUX_0/SEL" "VCO_DFF_C_0/DFF_3_mag_0/D" 12.7122
cap "A_MUX_0/Tr_Gate_0/nmos_3p3_UKFAHE_3/a_n138_n84#" "VCO_DFF_C_0/DFF_3_mag_0/D" 5.78442
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/D" 3.51532
cap "A_MUX_0/IN2" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 6.14963
cap "A_MUX_0/SEL" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 2.3683
cap "A_MUX_0/IN2" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 1.57135
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/SEL" 8.42391
cap "A_MUX_0/IN2" "VCO_DFF_C_0/DFF_3_mag_0/D" 11.6165
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/SEL" 2.14739
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 268.772
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "VCO_DFF_C_0/OUTB" 1.58115
cap "A_MUX_0/INV_2_0/OUT" "VCO_DFF_C_0/OUTB" 0.750085
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 58.6279
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "VCO_DFF_C_0/OUTB" -0.39479
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/INV_2_0/OUT" 0.615939
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/IN1" 23.8586
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" 7.57198
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 4.23386
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 8.02165
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "m1_43759_5971#" 3.06008
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/OUTB" 0.0529617
cap "A_MUX_0/IN1" "VCO_DFF_C_0/OUTB" 31.279
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 26.6119
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 1.4905
cap "m1_43759_5971#" "VCO_DFF_C_0/OUTB" 82.322
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" 21.6235
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "m1_43759_5971#" 2.84217e-14
cap "VCO_DFF_C_0/OUTB" "m1_43759_5971#" 2.88358
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.21614
cap "Tappered_Buffer_1/VSS" "VCO_DFF_C_0/OUT" 2.19688
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.82604
cap "VDD_TEST" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.79663
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 0.133163
cap "VCO_DFF_C_0/OUT" "VDD_TEST" 0.789995
cap "m1_43759_5971#" "VCO_DFF_C_0/OUT" 2.93802
cap "m1_43759_5971#" "Tappered_Buffer_0/VDD" 6.03069
cap "m1_43759_5971#" "Tappered_Buffer_1/VSS" -7.10543e-15
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 2.90554
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.02829
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VCO_DFF_C_0/OUT" 3.55143
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 4.08683
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 0.168791
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_1/VSS" 0.550681
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.939059
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 4.20712
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.225365
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 7.2547
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 3.6299
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.036193
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/VSS" 1.0351
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.97894
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.000627092
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.403292
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/VDD" 0.382431
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_1/VSS" 3.04736
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/VSS" 1.31031
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.400371
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.97894
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.979413
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.935022
cap "Tappered_Buffer_0/nmos_3p3_JEEAMQ_0/a_152_n280#" "Tappered_Buffer_0/VDD" 0.133891
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/nmos_3p3_JEEAMQ_0/a_152_n280#" 0.139063
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VDD" -9.09495e-13
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/a_548_n1560#" 1.82625
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/a_548_n1560#" 1.77771
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/a_548_n1560#" 0.699468
cap "Tappered_Buffer_0/nmos_3p3_JEEAMQ_0/a_152_n280#" "Tappered_Buffer_1/a_2996_n3001#" 0.365714
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n152_n324#" "Tappered_Buffer_0/VDD" 1.91452
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n152_n324#" "Tappered_Buffer_1/VSS" 0.840455
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n152_n324#" "Tappered_Buffer_1/a_2996_n3001#" 1.82857
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VDD" 0.0630382
cap "VDD_TEST" "Tappered_Buffer_0/VDD" 29.8017
cap "VDD_TEST" "Tappered_Buffer_0/OUT" 9.81974
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_256_n324#" "VDD_TEST" 18.2978
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "A1" 63.6678
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_4/VDD" 4.76883
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "A1" 7.74252
cap "A1" "Tappered_Buffer_4/VDD" 158.018
cap "A1" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" 3.23124
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" 4.54747e-13
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 0.717928
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 3.56566
cap "Tappered_Buffer_4/a_548_n1560#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1988_68#" -1.42109e-14
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1988_68#" 13.9805
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/IN" 0.187734
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 2.03322
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_356_68#" 3.05391
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_174_n776#" 28.423
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/VDD" 10.6525
cap "Tappered_Buffer_4/IN" "VDD_TEST" 2.65597
cap "VDD_TEST" "Tappered_Buffer_4/a_548_n1560#" 0.184866
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n1072_n628#" "Tappered_Buffer_4/IN" 11.7595
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_548_n1560#" 34.3007
cap "VDD_TEST" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_68#" 1.46151
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_68#" 45.2857
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/IN" 4.04433
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n2092_n628#" "Tappered_Buffer_4/IN" 0.00423758
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/IN" 0.00833228
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_548_n1560#" 0.00276504
cap "Tappered_Buffer_8/a_2996_n3001#" "m1_n63_7228#" 4.41195
cap "Tappered_Buffer_8/pmos_3p3_PPZSL5_0/w_n938_n410#" "m1_n63_7228#" 5.14893
cap "m1_n63_7228#" "Tappered_Buffer_8/VSS" 4.08992
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" "m1_n63_7228#" 9.34559
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1784_n280#" "m1_n63_7228#" 11.0319
cap "m1_n63_7228#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 25.5159
cap "m1_n63_7228#" "Tappered_Buffer_8/OUT" 17.0674
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1784_n280#" "m1_n63_7228#" 1.90825
cap "Tappered_Buffer_8/VSS" "m1_n63_7228#" 0.594018
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" "m1_n63_7228#" 2.9599
cap "Tappered_Buffer_8/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" -0.0948019
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/OUT" 0.0248345
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_n63_7228#" 1.81162
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_8/OUT" 0.238136
cap "Tappered_Buffer_8/OUT" "m1_n63_7228#" 3.92704
cap "Tappered_Buffer_8/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_8/OUT" 1.56581
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_8/OUT" 2.63771
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/OUT" 2.42774
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_764_n280#" 1.39963
cap "Tappered_Buffer_8/a_548_n1560#" "A1" 0.568484
cap "Tappered_Buffer_8/a_138_n2984#" "A1" 0.0885326
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" "A1" 0.107272
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n764_n672#" "A1" 0.0781811
cap "Tappered_Buffer_8/IN" "A1" 12.15
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" "F_IN" 1.30325
cap "Tappered_Buffer_8/VSS" "A1" 14.6221
cap "A1" "Tappered_Buffer_8/IN" 11.659
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n2296_n280#" "F_IN" 0.278872
cap "F_IN" "Tappered_Buffer_8/VSS" 1.73195
cap "Tappered_Buffer_8/pmos_3p3_PPYSL5_0/w_n530_n410#" "F_IN" 1.85747
cap "F_IN" "Tappered_Buffer_8/IN" 4.11899
cap "A1" "F_IN" 2.27374e-13
cap "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" "A1" 0.569847
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2192_n672#" 1.13079
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2500_n628#" 1.84813
cap "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" "F_IN" 1.87999
cap "Tappered_Buffer_8/a_138_n2984#" "F_IN" 0.803594
cap "A1" "Tappered_Buffer_8/VSS" 14.9106
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2296_n628#" 0.534014
cap "m1_48405_n9663#" "VCO_DFF_C_0/VCO_C_0/VSS" 2.02662
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 15.0119
cap "m1_48405_n9663#" "A_MUX_4/VSS" 1.16932
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 1.42109e-14
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 10.5179
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "A_MUX_4/VSS" 1.22364
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "S3" 19.6504
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 80.6091
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" -1.42511
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "S3" -8.21275
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 0.545155
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" 44.3215
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" -16.8267
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 203.86
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "A_MUX_4/VSS" 65.5606
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 35.2443
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 0.0973241
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "S3" 0.232188
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 6.9206
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "VCO_DFF_C_0/VCTRL" "S3" -5.46306
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" 13.9141
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" -1.2337
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCTRL" 193.675
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/w_5819_4436#" 15.6216
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 188.718
cap "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" "VCO_DFF_C_0/VCTRL" 1.13042
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/VSS" -1.54699
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCTRL" -2.80722
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL2" -8.34864
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/VCTRL" 0.073018
cap "VCO_DFF_C_0/VCTRL2" "S3" 41.3071
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL" 76.7027
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 4.60405
cap "S3" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 0.179622
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 0.167907
cap "DN" "VCO_DFF_C_0/VCTRL2" 0.0258703
cap "VCO_DFF_C_0/VCTRL2" "S3" 9.9137
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS" 34.5128
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/OUT" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS" 19.6344
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCTRL_OBV" 17.9146
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/m1_19018_4795#" 0.377829
cap "VCO_DFF_C_0/VSS" "A_MUX_0/IN2" 1.77636e-15
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/OUTB" 1.34247
cap "A_MUX_0/SEL" "VCO_DFF_C_0/OUTB" 13.4317
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/IN2" 1.14951
cap "A_MUX_0/SEL" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 5.47618
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 1.94722
cap "A_MUX_0/IN2" "VCO_DFF_C_0/OUTB" 11.7473
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/SEL" 6.7568
cap "A_MUX_0/IN2" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 26.9402
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 1.94512
cap "A_MUX_0/IN2" "A_MUX_0/SEL" -8.42224
cap "A_MUX_0/SEL" "VCO_DFF_C_0/OUTB" 0.319157
cap "A_MUX_0/VDD" "VCO_DFF_C_0/DFF_3_mag_0/VSS" -0.793001
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/SEL" 0.881806
cap "A_MUX_0/Tr_Gate_1/CLK" "VCO_DFF_C_0/OUTB" 0.0121606
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 4.56843
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 1.9145
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 3.10526
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/IN1" 24.8916
cap "A_MUX_0/VDD" "A_MUX_0/IN1" 1.72945
cap "A_MUX_0/Tr_Gate_1/CLK" "VCO_DFF_C_0/OUTB" 0.506693
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/VDD" 0.0150797
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 46.4215
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 2.921
cap "A_MUX_0/VDD" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 2.73808
cap "A_MUX_0/IN1" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 0.733368
cap "m1_43759_5971#" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 4.17784
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/IN1" 31.279
cap "A_MUX_0/IN1" "m1_43759_5971#" 1.77111
cap "m1_43759_5971#" "A_MUX_0/Tr_Gate_1/CLK" 0.00873716
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/a_138_n2984#" 0.584721
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 7.42788
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.129508
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.613213
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_52_n324#" 0.342866
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "VDD_TEST" 3.39893
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.818838
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 2.30222
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 0.26211
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.205947
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n152_n324#" "VDD_TEST" 0.342866
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "VDD_TEST" 2.59778
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 2.13879
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VDD_TEST" 0.0297256
cap "Tappered_Buffer_0/VDD" "m1_43759_5971#" 2.0201
cap "m1_43759_5971#" "Tappered_Buffer_0/IN" 1.55643
cap "Tappered_Buffer_0/VDD" "VDD_TEST" 42.4666
cap "Tappered_Buffer_0/IN" "VDD_TEST" 9.01523
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 147.674
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 2.60295
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_0/VDD" 18.0352
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 4.35504
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.02129
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VDD" 9.24209
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n356_n324#" 0.342866
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_52_n324#" "Tappered_Buffer_0/VDD" 0.342866
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n764_n324#" "Tappered_Buffer_0/VDD" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 9.86129
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_0/VDD" 14.7977
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n152_n324#" 0.342866
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/VDD" 21.8517
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_256_n324#" "Tappered_Buffer_0/VDD" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 8.02108
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/VDD" 25.0419
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/a_138_n2984#" 1.75416
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/VDD" 46.2322
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 360.023
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/IN" 5.30042
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_460_n324#" "Tappered_Buffer_0/VDD" 0.336008
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/a_138_n2984#" 2.26872
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.107261
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n560_n324#" 0.342866
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" "Tappered_Buffer_0/VDD" 0.617842
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n764_n324#" "Tappered_Buffer_0/VDD" 0.186038
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/VDD" 48.7396
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" "Tappered_Buffer_0/VDD" 6.59299
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_460_n324#" 0.00685731
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_0/VDD" 14.4388
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_0/VDD" 0.143014
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VDD" 9.50437
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" "Tappered_Buffer_0/VDD" 0.205947
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_664_n324#" 0.342866
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" "Tappered_Buffer_0/VDD" 0.265769
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_0/VDD" 30.2452
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_0/VDD" 11.435
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 18.6471
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 127.646
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/VSS" 3.83715
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/a_138_n2984#" 2.93671
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 17.3789
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_0/VDD" 91.0877
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n560_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n1580_n672#" 1.35251
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_256_n324#" 0.265769
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_664_n324#" "Tappered_Buffer_0/VDD" 0.111623
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n764_n324#" "Tappered_Buffer_0/VDD" 0.0797306
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n356_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/VSS" 5.53301
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_460_n324#" 0.265769
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 144.673
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n1580_n672#" 85.7968
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1072_n280#" "Tappered_Buffer_0/VDD" 16.7125
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/VSS" 146.865
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1072_n324#" 0.265769
cap "Tappered_Buffer_0/a_2792_n1560#" "Tappered_Buffer_1/VSS" 6.19126
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1480_n324#" 0.265769
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_664_n324#" "Tappered_Buffer_0/VDD" 0.154146
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VDD" 35.0897
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n868_n280#" 0.696238
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1276_n324#" 0.265769
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1684_n324#" 0.342866
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_868_n324#" "Tappered_Buffer_0/VDD" 0.265769
cap "Tappered_Buffer_0/a_2792_n1560#" "Tappered_Buffer_0/VDD" 64.2683
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n664_n280#" 1.87242
cap "Tappered_Buffer_1/VSS" "VDD_TEST" -0.357496
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 5.19183
cap "VDD_TEST" "Tappered_Buffer_0/VDD" 31.7053
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_1276_n672#" "VDD_TEST" 11.3063
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 5.02679
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 63.6678
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "A1" 7.74252
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_4/VDD" 1.39472
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "A1" 0.364675
cap "A1" "Tappered_Buffer_4/VDD" 46.2112
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 6.25172
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2600_n628#" 2.04132
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_4/VDD" 16.7424
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1784_n628#" 3.56643
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_4254_n29#" 31.1653
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1988_68#" 20.4895
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 81.6381
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2092_n672#" 10.7359
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MV44E7_0/a_968_n280#" 16.555
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/IN" 5.77866
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_356_68#" 4.83065
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_560_n628#" 2.02155
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 37.8674
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_664_n672#" "Tappered_Buffer_4/VDD" 5.40666
cap "VDD_TEST" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_68#" 2.46508
cap "VDD_TEST" "Tappered_Buffer_4/VDD" 58.3191
cap "VDD_TEST" "Tappered_Buffer_4/IN" 19.2061
cap "VDD_TEST" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n1072_n628#" 0.88048
cap "VDD_TEST" "Tappered_Buffer_4/a_174_n776#" 2.31714
cap "VDD_TEST" "Tappered_Buffer_4/a_548_n1560#" 9.35134
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 44.258
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 27.7189
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_7/VSS" 17.808
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/a_2996_n3001#" 1.64161
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 18.4916
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 4.01611
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/a_2996_n3001#" 0.984966
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/a_548_n1560#" 0.670463
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.171386
cap "Tappered_Buffer_7/a_138_n2984#" "Tappered_Buffer_8/a_548_n1560#" 1.15186
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" -4.54747e-13
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/a_548_n1560#" 0.202231
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1784_n628#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" 2.27374e-13
cap "Tappered_Buffer_8/a_4254_n29#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" 2.84217e-14
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 0.449646
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/a_138_n2984#" 2.55532
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" 0.469507
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" 4.91584
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/a_138_n2984#" 1.40061
cap "Tappered_Buffer_8/IN" "Tappered_Buffer_8/VDD" 2.84217e-14
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" -2.27374e-13
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 0.26985
cap "A1" "Tappered_Buffer_8/VDD" 3.96908
cap "A1" "Tappered_Buffer_8/IN" 18.2808
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_68#" "Tappered_Buffer_8/IN" 15.4872
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/IN" 14.549
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" 1.57476
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_8/IN" 3.82313
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/IN" 17.1489
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n764_n672#" "A1" 0.319832
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1072_n628#" "Tappered_Buffer_8/IN" 8.65537
cap "A1" "Tappered_Buffer_8/a_548_n1560#" 0.789765
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n764_n672#" "Tappered_Buffer_8/IN" 22.4486
cap "A1" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" 0.129621
cap "A1" "Tappered_Buffer_8/VDD" 4.89958
cap "A1" "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" 0.790932
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2192_n672#" 0.0858827
cap "A1" "Tappered_Buffer_8/IN" 17.8284
cap "F_IN" "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" 0.0923459
cap "F_IN" "Tappered_Buffer_8/VDD" 0.178906
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2296_n628#" 0.0470076
cap "F_IN" "Tappered_Buffer_8/IN" 0.170499
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2500_n628#" 1.6227
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/IN1" 0.0909672
cap "m1_48405_n9663#" "A_MUX_4/VSS" 0.0612899
cap "S3" "A_MUX_4/VSS" 0.101885
cap "S3" "A_MUX_4/Tr_Gate_1/OUT" 0.0564444
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "A_MUX_4/VSS" -2.63724
cap "A_MUX_4/VSS" "S3" 19.0378
cap "A_MUX_4/Tr_Gate_1/IN" "A_MUX_4/VSS" -0.0779257
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 19.6504
cap "A_MUX_4/OUT" "S3" 42.2311
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" -0.0153658
cap "S3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" -16.9583
cap "A_MUX_4/OUT" "A_MUX_4/VSS" 0.206392
cap "A_MUX_4/VSS" "A_MUX_4/Tr_Gate_1/IN" -0.103453
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "S3" "A_MUX_4/VSS" 34.8373
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 50.4374
cap "S3" "A_MUX_4/OUT" 50.5298
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "A_MUX_4/VDD" "S3" -12.6454
cap "VCO_DFF_C_0/VCO_C_0/VSS" "S3" 40.5054
cap "A_MUX_4/VDD" "A_MUX_4/OUT" -17.2972
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/OUT" 224.355
cap "VCO_DFF_C_0/VCTRL2" "S3" 41.3071
cap "A_MUX_4/VDD" "VCO_DFF_C_0/VCTRL" 2.90405
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 56.7959
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" "VCO_DFF_C_0/VCTRL" 0.197477
cap "A_MUX_4/VDD" "A_MUX_4/OUT" -13.7211
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 400.802
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCTRL" -0.460579
cap "A_MUX_4/VDD" "S3" -4.42292
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 40.3261
cap "VCO_DFF_C_0/VCTRL" "S3" -6.08312
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 5.97948
cap "A_MUX_4/OUT" "S3" 32.7964
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" 4.81886
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 7.90585
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/VSS" 5.71787
cap "DN" "VCO_DFF_C_0/VCTRL2" 16.4774
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL" 0.122604
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 18.1551
cap "S3" "VCO_DFF_C_0/VCTRL2" 34.8445
cap "m1_18080_n1660#" "VCO_DFF_C_0/VCTRL2" 1.66383
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 46.5478
cap "DN" "VCO_DFF_C_0/VCO_C_0/VSS" 5.85545
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/VSS" 3.00025
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" "VCTRL_OBV" 47.7599
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCTRL_OBV" 18.0685
cap "VCTRL_OBV" "VCO_DFF_C_0/VCO_C_0/VSS" 7.89969
cap "m2_34756_9620#" "A_MUX_0/Tr_Gate_0/OUT" 0.145746
cap "A_MUX_0/Tr_Gate_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.0106596
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/Tr_Gate_0/OUT" 0.051464
cap "VCTRL_OBV" "A_MUX_0/Tr_Gate_0/OUT" 0.0343823
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_0/Tr_Gate_0/OUT" 2.84217e-14
cap "A_MUX_0/IN2" "A_MUX_0/VSS" 3.71662
cap "A_MUX_0/SEL" "m2_34756_9620#" 0.547192
cap "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_0/SEL" -2.27374e-13
cap "A_MUX_0/OUT" "VCO_DFF_C_0/OUTB" 5.57443
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 1.2968
cap "A_MUX_0/VDD" "A_MUX_0/VSS" 2.7602
cap "A_MUX_0/VDD" "A_MUX_0/SEL" 114.447
cap "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_0/IN2" 0.0152868
cap "A_MUX_0/SEL" "A_MUX_0/OUT" 3.11382
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/SEL" 4.99858
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 22.2072
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/SEL" 3.40921
cap "m2_34756_9620#" "A_MUX_0/VDD" -0.0623423
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" -1.12013
cap "A_MUX_0/OUT" "VCO_DFF_C_0/OUTB" 1.49947
cap "A_MUX_0/SEL" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 1.7509
cap "A_MUX_0/OUT" "A_MUX_0/SEL" 1.13319
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/VDD" 16.4733
cap "A_MUX_0/VDD" "A_MUX_0/SEL" 56.1854
cap "A_MUX_0/Tr_Gate_1/CLK" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.420583
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/SEL" 0.0387177
cap "m2_34756_9620#" "A_MUX_0/Tr_Gate_1/CLK" 0.0296244
cap "A_MUX_0/IN1" "A_MUX_0/VDD" 3.32786
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_1/CLK" 60.4061
cap "A_MUX_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 1.26954
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 33.6552
cap "A_MUX_0/OUT" "A_MUX_0/VDD" 9.90329
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/VDD" 37.7491
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/Tr_Gate_1/CLK" 5.68434e-14
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 98.8636
cap "A_MUX_0/Tr_Gate_1/CLK" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_2744#" 2.93472
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/VDD" 176.875
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/CLK" 0.562864
cap "A_MUX_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_2744#" 1.98093
cap "A_MUX_0/IN1" "A_MUX_0/VSS" 2.21831
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 224.169
cap "A_MUX_0/IN1" "A_MUX_0/VDD" 18.2281
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/OUT" 7.36374
cap "A_MUX_0/IN1" "A_MUX_0/OUT" 10.3215
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/Tr_Gate_1/VDD" 0.979053
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_2744#" 0.803449
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.332323
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/OUT" 10.3215
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/IN1" 2.04255
cap "A_MUX_0/Tr_Gate_1/VSS" "A_MUX_0/IN1" 2.01704
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/Tr_Gate_1/OUT" 0.882326
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/Tr_Gate_1/VSS" 4.62234
cap "A_MUX_0/Tr_Gate_1/CLK" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 0.225801
cap "Tappered_Buffer_1/IN" "m2_34756_9620#" 5.68434e-14
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "VDD_TEST" 18.4004
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.322163
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 2.6055
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 1.19147
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.37068
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 13.5078
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/a_138_n2984#" 0.584721
cap "VDD_TEST" "Tappered_Buffer_1/IN" 4.63553
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/a_138_n2984#" 7.42484
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 6.24283
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/IN" 0.849026
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/IN" 0.234957
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 3.71197
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 4.47386
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.120379
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 31.4284
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/a_138_n2984#" 2.63916
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.54708
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 22.8503
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/a_138_n2984#" 0.370036
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 13.1694
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 4.36362
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.18978
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 11.499
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/a_138_n2984#" 1.75416
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 16.7222
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 9.63547
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_1/VSS" 10.8972
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/a_138_n2984#" 0.369834
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/a_138_n2984#" 2.93671
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VDD" 8.20453
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.18978
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.49799
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 2.55134
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 1.35299
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VSS" 3.76865
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1072_n280#" 1.7264
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 18.6664
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_0/VDD" 14.2659
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/a_548_n1560#" 5.04134
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/a_n664_n280#" 0.190742
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_560_n280#" 5.15082
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/a_n664_n280#" 0.38161
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VSS" 1.3863
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_0/VDD" 0.218533
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 10.2781
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.320675
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 7.19294
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/a_138_n2984#" 13.06
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/VSS" 0.0613262
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/VSS" 15.2347
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/VSS" 23.7175
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_138_n2984#" 9.91975
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2296_n280#" 7.83507
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/OUT" 3.94987
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/OUT" 0.56432
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_2996_n3001#" 11.7931
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "A1" 63.6678
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "A1" 7.74252
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.952295
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_7/VSS" 4.74808
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1684_n324#" 17.2953
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 18.6543
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1784_n280#" "Tappered_Buffer_7/VSS" 12.3302
cap "Tappered_Buffer_7/a_2996_n3001#" "Tappered_Buffer_7/VSS" 137.923
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/OUT" 21.7388
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 9.67134
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 89.9531
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_7/VSS" 0.451076
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1684_n324#" "Tappered_Buffer_7/VSS" 0.1609
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VSS" 0.0979184
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_8/VDD" -5.68434e-14
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 9.27395
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_7/VSS" 0.0101742
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_8/VDD" 2.43271
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_8/VDD" 25.7584
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 0.981482
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 5.07404
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_7/VSS" 0.363224
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 5.31567
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 0.397375
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" 35.9831
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 175.681
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/VDD" 8.64193
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 24.0955
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_8/VDD" 8.13329
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_664_n324#" 0.45821
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/VDD" 6.43745
cap "Tappered_Buffer_8/a_4254_n29#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" 0.595096
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 1.38151
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_n628#" "Tappered_Buffer_8/VDD" 0.00497686
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1784_n628#" "Tappered_Buffer_8/VDD" 1.37512
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 136.824
cap "Tappered_Buffer_8/a_4254_n29#" "Tappered_Buffer_8/VDD" 11.7713
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" 10.8941
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" 33.3443
cap "Tappered_Buffer_8/a_174_n776#" "Tappered_Buffer_8/VDD" 2.89751
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" 19.458
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 1.06505
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/a_138_n2984#" 5.27087
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 56.8778
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/a_138_n2984#" 6.34831
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_968_n280#" "Tappered_Buffer_7/a_138_n2984#" 0.396739
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/IN" 10.7791
cap "Tappered_Buffer_8/VDD" "A1" 8.95136
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/IN" 2.0794
cap "Tappered_Buffer_8/IN" "A1" 0.0781811
cap "Tappered_Buffer_8/VDD" "A1" 10.1171
cap "A_MUX_2/VSS" "A_MUX_2/IN2" 10.6636
cap "A_MUX_2/VSS" "A_MUX_2/SEL" 17.1354
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 40.2879
cap "A_MUX_2/IN2" "A_MUX_2/SEL" 0.00409835
cap "A_MUX_2/VSS" "A_MUX_2/INV_2_0/VDD" 1.79509
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/SEL" 0.843678
cap "A_MUX_2/IN1" "A_MUX_2/SEL" 0.0667349
cap "A_MUX_2/VSS" "A_MUX_2/SEL" 52.562
cap "A_MUX_2/Tr_Gate_0/OUT" "A_MUX_2/SEL" 6.4492
cap "A_MUX_2/Tr_Gate_0/w_145_n341#" "A_MUX_2/SEL" -0.464243
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/VSS" 173.968
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/IN1" 0.0190919
cap "A_MUX_2/VSS" "A_MUX_2/IN1" 71.7239
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 2.87194
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/OUT" 17.2191
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/SEL" 0.197872
cap "A_MUX_2/Tr_Gate_1/OUT" "A_MUX_2/IN1" 1.4296
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/IN1" 50.8839
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 0.0636848
cap "S3" "A_MUX_2/INV_2_0/VDD" -0.364841
cap "A_MUX_2/Tr_Gate_1/w_145_n341#" "A_MUX_2/IN1" -0.167032
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/INV_2_0/VDD" 83.7269
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/IN1" -2.5499
cap "S3" "A_MUX_2/Tr_Gate_1/VSS" 9.06343
cap "S3" "A_MUX_2/IN1" 4.77097
cap "PFD_T2_0/VDD" "S3" 2.07508
cap "PFD_T2_0/VDD" "A_MUX_2/Tr_Gate_1/VSS" 0.236765
cap "S3" "PFD_T2_0/INV_mag_1/VSS" 0.151219
cap "S3" "PFD_T2_0/VDD" 2.65218
cap "m1_18080_n1660#" "PFD_T2_0/INV_mag_1/VSS" 92.4864
cap "PFD_T2_0/DOWN" "m1_18080_n1660#" 4.06947
cap "m1_18080_n1660#" "S3" -6.28158
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/Buffer_V_2_0/VDD" 18.1448
cap "A_MUX_4/Tr_Gate_1/OUT" "m1_18080_n1660#" 21.6474
cap "PFD_T2_0/Buffer_V_2_0/VDD" "S3" 1.15672
cap "PFD_T2_0/DOWN" "PFD_T2_0/INV_mag_1/VSS" 0.0914565
cap "PFD_T2_0/INV_mag_1/VSS" "S3" 25.7671
cap "m1_18080_n1660#" "A_MUX_4/Tr_Gate_1/VDD" 10.4295
cap "PFD_T2_0/DOWN" "A_MUX_4/Tr_Gate_1/OUT" 0.00670138
cap "A_MUX_4/Tr_Gate_1/OUT" "PFD_T2_0/INV_mag_1/VSS" 0.0608695
cap "A_MUX_4/Tr_Gate_1/OUT" "S3" 15.9932
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "m1_18080_n1660#" 9.19134
cap "A_MUX_4/Tr_Gate_1/CLK" "m1_18080_n1660#" 5.78338
cap "A_MUX_4/OUT" "A_MUX_4/Tr_Gate_1/a_174_n81#" -1.13687e-13
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 50.9734
cap "A_MUX_4/OUT" "A_MUX_4/VDD" 446.963
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_4/Tr_Gate_1/CLK" 0.0137304
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_4/OUT" 0.373319
cap "PFD_T2_0/DOWN" "A_MUX_4/VDD" 10.7528
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/a_174_n81#" 0.174605
cap "S3" "PFD_T2_0/INV_mag_1/VSS" -0.0282491
cap "A_MUX_4/OUT" "PFD_T2_0/DOWN" 0.764881
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_4/VDD" 52.5775
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "A_MUX_4/VDD" 107.145
cap "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/INV_mag_1/VSS" 0.117264
cap "A_MUX_4/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/VSS" 9.70995
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_4/Tr_Gate_1/a_174_n81#" 0.078159
cap "A_MUX_4/Tr_Gate_1/CLK" "S3" 1.22708
cap "A_MUX_4/OUT" "S3" 58.1679
cap "A_MUX_4/OUT" "PFD_T2_0/INV_mag_1/VSS" 58.5177
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/Tr_Gate_1/a_174_n81#" -1.13687e-13
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/OUT" -1.44913
cap "A_MUX_4/VDD" "A_MUX_4/IN2" 1.33111
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/OUT" -0.223856
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 184.553
cap "A_MUX_4/SEL" "A_MUX_4/VDD" 35.3856
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/a_174_n81#" 0.46747
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 11.5149
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0171791
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/VDD" 38.1263
cap "A_MUX_4/SEL" "A_MUX_4/OUT" 36.4439
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 2.8325
cap "A_MUX_4/VDD" "A_MUX_4/SEL" 38.7003
cap "A_MUX_4/VDD" "A_MUX_4/IN2" 10.7272
cap "A_MUX_4/SEL" "A_MUX_4/OUT" 85.754
cap "A_MUX_4/OUT" "A_MUX_4/IN2" 0.238984
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/VDD" 103.47
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/OUT" 0.241188
cap "A_MUX_4/VDD" "A_MUX_4/VSS" 86.9873
cap "A_MUX_4/OUT" "A_MUX_4/VSS" 87.7969
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/SEL" 0.57201
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/IN2" 0.0952882
cap "A_MUX_4/OUT" "VCTRL_OBV" 3.68048
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 273.048
cap "A_MUX_4/SEL" "A_MUX_4/VSS" 20.791
cap "A_MUX_4/SEL" "VCTRL_OBV" 0.853515
cap "A_MUX_4/IN2" "m1_18080_n1660#" 1.87187
cap "m1_18080_n1660#" "A_MUX_4/SEL" -5.0261
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "m1_18080_n1660#" 2.8937
cap "m1_18080_n1660#" "A_MUX_4/Tr_Gate_0/VDD" 5.25756
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_18080_n1660#" 8.49738
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 1.51855
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/SEL" 0.850147
cap "A_MUX_4/Tr_Gate_0/VDD" "A_MUX_4/SEL" 1.75411
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/SEL" 41.2295
cap "VCTRL_OBV" "A_MUX_4/Tr_Gate_0/VDD" 0.0930632
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCTRL_OBV" 1.64742
cap "m1_18080_n1660#" "A_MUX_4/Tr_Gate_0/OUT" 3.79442
cap "DN" "m1_18080_n1660#" -8.88733
cap "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/SEL" 50.4572
cap "VCTRL_OBV" "A_MUX_4/Tr_Gate_0/OUT" 0.356503
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DN" 87.7969
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_34756_9620#" 3.83882
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "VCTRL_OBV" 5.48432
cap "m2_34756_9620#" "A_MUX_0/Tr_Gate_0/OUT" 2.38813
cap "m2_34756_9620#" "RES_74k_1/w_8016_3067#" 80.7054
cap "VCO_DFF_C_0/VCO_C_0/VSS" "RES_74k_1/w_8016_3067#" 28.1114
cap "A_MUX_0/Tr_Gate_0/OUT" "RES_74k_1/w_8016_3067#" 0.614514
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCTRL_OBV" 21.9781
cap "A_MUX_0/Tr_Gate_0/OUT" "VCTRL_OBV" 3.34483
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m2_34756_9620#" 99.4443
cap "VCTRL_OBV" "RES_74k_1/w_8016_3067#" 21.7615
cap "VCO_DFF_C_0/VCO_C_0/VSS" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.466062
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_0/OUT" 0.484672
cap "A_MUX_0/Tr_Gate_0/IN" "A_MUX_0/OUT" 2.6234
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1088#" "m2_34756_9620#" 0.994828
cap "A_MUX_0/Tr_Gate_0/CLK" "A_MUX_0/OUT" 12.8579
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_0/IN" 0.0483829
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_0/CLK" 3.42915
cap "A_MUX_0/VSS" "m2_34756_9620#" 4.9635
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1294#" "m2_34756_9620#" 1.83302
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" "A_MUX_0/OUT" 2.12736
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" "m2_34756_9620#" 0.795052
cap "A_MUX_0/OUT" "A_MUX_0/VDD" 39.6287
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" 2.12477
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/VDD" 6.76284
cap "A_MUX_0/OUT" "m2_34756_9620#" 29.8535
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1294#" "m2_34756_9620#" 1.33976
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m2_34756_9620#" 147.031
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" "m2_34756_9620#" 0.304215
cap "A_MUX_0/OUT" "A_MUX_0/VSS" 258.251
cap "RES_74k_1/w_8016_3067#" "m2_34756_9620#" 155.212
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/VSS" 3.38713
cap "A_MUX_0/Tr_Gate_0/CLK" "A_MUX_0/VDD" -1.11171
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 11.3175
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/OUT" 49.0849
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" 0.143603
cap "A_MUX_0/VSS" "RES_74k_1/w_8016_3067#" 86.2459
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" "m2_34756_9620#" 4.45281
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" "m2_34756_9620#" 4.45281
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" "m2_34756_9620#" 0.590895
cap "A_MUX_0/OUT" "RES_74k_1/w_8016_3067#" 634.781
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1088#" 0.994828
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1294#" 1.33976
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_0/CLK" 1.7334
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_0/CLK" -13.4823
cap "m2_34756_9620#" "A_MUX_0/VDD" 141.083
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 139.907
cap "A_MUX_0/OUT" "m2_34756_9620#" 11.5513
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 2.12206
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/VDD" 6.75483
cap "A_MUX_0/OUT" "A_MUX_0/VDD" 776.517
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 44.8413
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" 0.544711
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" 4.1486
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1088#" 0.994828
cap "A_MUX_0/Tr_Gate_1/CLK" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.514708
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" 1.98908
cap "A_MUX_0/Tr_Gate_1/CLK" "A_MUX_0/OUT" -2.74822
cap "A_MUX_0/Tr_Gate_1/IN" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.0114387
cap "m2_34756_9620#" "A_MUX_0/VSS" 3.52687
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 61.3954
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" 0.403933
cap "A_MUX_0/VSS" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 3.61745
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1294#" 1.33976
cap "A_MUX_0/OUT" "A_MUX_0/VSS" 251.784
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" 4.45281
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" 1.11569
cap "A_MUX_0/Tr_Gate_1/IN" "RES_74k_1/P" 0.0375841
cap "RES_74k_1/P" "A_MUX_0/VSS" 3.87183
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1294#" "m2_34756_9620#" 1.33976
cap "m2_34756_9620#" "A_MUX_0/OUT" 54.3565
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1294#" 1.33976
cap "m2_34756_9620#" "A_MUX_0/VSS" 6.16958
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" 4.45281
cap "m2_34756_9620#" "RES_74k_1/P" 143.6
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 61.4717
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 238.675
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" "A_MUX_0/VDD" 0.0537681
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 3.62044
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" "m2_34756_9620#" 0.994828
cap "RES_74k_1/P" "A_MUX_0/VDD" 29.3689
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" "m2_34756_9620#" 0.284009
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" "A_MUX_0/VDD" 1.71879
cap "A_MUX_0/Tr_Gate_1/CLK" "RES_74k_1/P" 2.78376
cap "m2_34756_9620#" "A_MUX_0/VDD" 133.636
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" 0.382942
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" "m2_34756_9620#" 2.33075
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1088#" "m2_34756_9620#" 0.994828
cap "A_MUX_0/VSS" "A_MUX_0/OUT" 2.84217e-14
cap "RES_74k_1/P" "A_MUX_0/OUT" 4.81732
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" "m2_34756_9620#" 0.527658
cap "A_MUX_0/VSS" "m2_34756_9620#" 0.564595
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "RES_74k_1/P" 21.938
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" 0.392545
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "m1_48076_2220#" 4.9637
cap "RES_74k_1/P" "m1_48076_2220#" 0.141214
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" "m2_34756_9620#" 0.83238
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "m2_34756_9620#" 128.186
cap "RES_74k_1/P" "m2_34756_9620#" 187.19
cap "m2_34756_9620#" "A_MUX_0/Tr_Gate_1/OUT" 2.66364
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 0.391579
cap "VDD_TEST" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 1.10249
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "Tappered_Buffer_1/IN" 6.75714
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/IN" 0.25455
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 8.01081
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 8.65946
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" "VDD_TEST" 0.487638
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 3.50508
cap "VDD_TEST" "Tappered_Buffer_1/VDD" 8.39127
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 13.1299
cap "VDD_TEST" "Tappered_Buffer_1/IN" 4.86093
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.24711
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 13.9255
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_1/IN" 1.5446
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 6.34682
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 1.77189
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.322163
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VSS" 0.00582661
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" "m1_48076_2220#" 0.0979563
cap "Tappered_Buffer_1/VDD" "m1_48076_2220#" 8.34589
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VSS" -1.22484
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" "Tappered_Buffer_1/OUT" 0.699619
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/OUT" 0.197045
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_2/IN" 9.53024
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/VSS" 0.0787666
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_2/IN" 5.88375
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/OUT" 0.00459367
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.38037
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.320675
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 79.7089
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/IN" 2.82205
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_138_n2984#" 0.00582661
cap "Tappered_Buffer_2/a_2792_n1560#" "Tappered_Buffer_2/OUT" 9.68413
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/OUT" -0.933811
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/OUT" 14.918
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 5.69859
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 14.4691
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 1.30529
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 28.1986
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 1.85295
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 0.348413
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 62.2715
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 5.40317
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/a_2996_n3001#" 58.11
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/OUT" 187.337
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/pmos_3p3_PPZSL5_0/w_n938_n410#" 2.31648
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 82.765
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1784_n280#" 68.1652
cap "Tappered_Buffer_7/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_7/OUT" 0.0679236
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/OUT" 2.11777
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VSS" 0.0633246
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 0.0553697
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 86.6026
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_7/VSS" 9.09495e-13
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_1072_n324#" 0.146878
cap "Tappered_Buffer_7/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_8/VDD" 3.67595
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_1376_n280#" 0.211432
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/VDD" 353.462
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_1276_n324#" 0.979186
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 199.896
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 1.13687e-13
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_560_n280#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" 0.336444
cap "Tappered_Buffer_7/pmos_3p3_PPYSL5_0/w_n530_n410#" "Tappered_Buffer_8/VDD" 3.9178
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_256_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n356_n324#" 0.979186
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_152_n280#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" 0.697177
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_8/VDD" 97.1411
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n560_n324#" 0.812724
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_52_n324#" 0.979186
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n256_n280#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" 0.697177
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_460_n324#" 0.979186
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 49.7461
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n152_n324#" 0.979186
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" 63.4337
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_8/VDD" 31.3621
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n764_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n664_n280#" 0.697177
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" 2.9371
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n968_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n1072_n280#" 0.697177
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n1172_n324#" 0.695222
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/a_548_n1560#" 0.0167618
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n560_n324#" 0.166462
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 0.256497
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.743839
cap "A_MUX_2/VSS" "A_MUX_2/IN2" 17.7338
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_2/IN2" 0.0453754
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_2/VDD" 0.0296194
cap "A_MUX_2/OUT" "A_MUX_2/VSS" 15.6084
cap "A_MUX_2/SEL" "A_MUX_2/VSS" 1.39841
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 0.306518
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.204162
cap "A_MUX_1/VDD" "A_MUX_2/VDD" 0.2977
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 16.3374
cap "A_MUX_1/VDD" "A_MUX_2/SEL" 0.0249086
cap "A_MUX_2/SEL" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0318768
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 9.76179
cap "A_MUX_2/VSS" "A_MUX_2/VDD" 10.1088
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 0.60947
cap "A_MUX_2/SEL" "A_MUX_2/OUT" 7.29124
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 7.04933
cap "A_MUX_2/VSS" "A_MUX_2/SEL" 14.5111
cap "A_MUX_2/SEL" "A_MUX_1/OUT" 0.0579893
cap "A_MUX_2/VDD" "A_MUX_2/SEL" 33.3893
cap "A_MUX_2/SEL" "A_MUX_2/Tr_Gate_1/CLK" 0.0444196
cap "A_MUX_2/VSS" "A_MUX_2/IN1" 0.205402
cap "A_MUX_2/IN1" "A_MUX_2/OUT" 16.7105
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 128.981
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_1/OUT" 0.0216741
cap "A_MUX_2/VDD" "A_MUX_2/VSS" 95.1462
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 67.6681
cap "A_MUX_2/VDD" "A_MUX_2/IN1" 16.5192
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.13687e-13
cap "A_MUX_2/Tr_Gate_1/CLK" "PFD_T2_0/VDD" 0.0296973
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/SEL" 0.00316768
cap "A_MUX_1/VDD" "A_MUX_2/Tr_Gate_1/CLK" 0.0274693
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 5.10198
cap "A_MUX_2/OUT" "A_MUX_2/SEL" 0.557116
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/IN1" 0.0428603
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_50_n84#" 2.12083
cap "A_MUX_2/IN1" "A_MUX_2/SEL" 0.0334626
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 0.907099
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" 0.199326
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 50.8072
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/VSS" 0.169191
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_1/a_50_n84#" 2.56055
cap "A_MUX_2/VSS" "A_MUX_2/OUT" -2.84217e-14
cap "A_MUX_1/OUT" "A_MUX_2/SEL" 0.0593738
cap "A_MUX_2/VDD" "A_MUX_2/SEL" 83.2659
cap "A_MUX_2/VDD" "A_MUX_1/VDD" 0.248233
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 6.60702
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/VSS" 7.10543e-15
cap "A_MUX_2/IN1" "A_MUX_2/VDD" 9.80156
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 0.17427
cap "S3" "A_MUX_2/VDD" 0.0633602
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/VSS" 43.7369
cap "A_MUX_2/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.538456
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.234131
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0165671
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" 0.00435216
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/VDD" 154.109
cap "A_MUX_2/IN1" "A_MUX_2/OUT" 3.79783
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.181572
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "A_MUX_2/OUT" 0.0538816
cap "A_MUX_2/OUT" "PFD_T2_0/PFD_2_down_0/a_172_278#" 4.38565
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/VDD" 3.51244
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/Tr_Gate_1/VSS" 2.22045e-16
cap "A_MUX_2/OUT" "A_MUX_2/VDD" 21.3106
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_1/VSS" 0.00832337
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 1.72684
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.84217e-14
cap "A_MUX_2/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.00908449
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0512253
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/OUT" 4.81202
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/VDD" 5.65783
cap "A_MUX_2/IN1" "PFD_T2_0/VDD" -2.12898
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/IN1" 0.0396263
cap "PFD_T2_0/VDD" "A_MUX_2/Tr_Gate_1/VSS" 31.8999
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/VSS" 0.384626
cap "PFD_T2_0/VDD" "PFD_T2_0/Buffer_V_2_0/IN" 1.78502
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_2/Tr_Gate_1/VSS" 0.565882
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_3JEA4B_1/a_n342_n50#" "PFD_T2_0/VDD" 0.00340732
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/VSS" 0.084915
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "PFD_T2_0/VDD" 0.00836305
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/OUT" 0.87318
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_2/Tr_Gate_1/OUT" 4.1219
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/OUT" 0.0568833
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/VDD" 0.502737
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_6/a_n50_n128#" 0.00435216
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/VDD" 0.186947
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_0/a_n50_n128#" 0.283911
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/VDD" 20.8823
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_0/a_n50_n128#" 0.0104495
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/INV_mag_1/IN" -1.7053e-13
cap "PFD_T2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 32.5145
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/a_172_278#" -7.10543e-15
cap "PFD_T2_0/FDIV" "PFD_T2_0/VDD" -0.719648
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "PFD_T2_0/VDD" 0.504965
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.203624
cap "PFD_T2_0/VDD" "PFD_T2_0/INV_mag_0/OUT" 0.167801
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/INV_mag_1/IN" -2.84217e-14
cap "PFD_T2_0/VSS" "PFD_T2_0/INV_mag_1/IN" -0.549052
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/VDD" 1.50031
cap "PFD_T2_0/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" 5.14065
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/IN" 4.20562
cap "PFD_T2_0/VDD" "PFD_T2_0/DOWN" 0.147041
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/IN" 16.3006
cap "PFD_T2_0/VDD" "PFD_T2_0/VSS" 1.77433
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/VDD" 7.46316
cap "PFD_T2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 79.1922
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 2.84217e-14
cap "PFD_T2_0/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 5.55112e-17
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/INV_mag_1/IN" -0.233123
cap "DN_INPUT" "PFD_T2_0/VDD" 0.084198
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/DOWN" 0.782012
cap "PFD_T2_0/DOWN" "PFD_T2_0/INV_mag_1/IN" -2.46745
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/IN" 7.29467
cap "PFD_T2_0/DOWN" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.031903
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/OUT" 0.216826
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 17.4912
cap "S3" "PFD_T2_0/INV_mag_1/VDD" 0.0385746
cap "m1_18080_n1660#" "PFD_T2_0/DOWN" 1.68971
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/DOWN" 60.3482
cap "m1_18080_n1660#" "PFD_T2_0/INV_mag_1/IN" 0.0851989
cap "A_MUX_4/Tr_Gate_1/OUT" "PFD_T2_0/DOWN" -0.137176
cap "PFD_T2_0/DOWN" "PFD_T2_0/INV_mag_1/OUT" 0.337642
cap "PFD_T2_0/DOWN" "PFD_T2_0/INV_mag_1/VDD" 30.5097
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/VSS" 44.6853
cap "m1_18080_n1660#" "PFD_T2_0/Buffer_V_2_0/IN" 2.45086
cap "m1_18080_n1660#" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 4.40183
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.076573
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/OUT" 0.00562871
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/OUT" 3.06659
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/VDD" 75.6247
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/INV_mag_1/VDD" 0.189523
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 1.67952
cap "m1_18080_n1660#" "PFD_T2_0/INV_mag_1/VSS" 6.80407
cap "m1_18080_n1660#" "A_MUX_4/Tr_Gate_1/OUT" 0.0812245
cap "DN_INPUT" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 0.270619
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/DOWN" 0.0464378
cap "m1_18080_n1660#" "PFD_T2_0/INV_mag_1/VDD" 32.4979
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_1/VDD" 98.5148
cap "m1_18080_n1660#" "A_MUX_4/Tr_Gate_1/CLK" 0.722138
cap "PFD_T2_0/DOWN" "PFD_T2_0/Buffer_V_2_0/IN" 2.394
cap "DN_INPUT" "PFD_T2_0/DOWN" 25.8098
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/IN" 17.1627
cap "PFD_T2_0/DOWN" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 4.46834
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/pmos_3p3_YMKZL5_2/a_50_n84#" 1.69596
cap "A_MUX_3/OUT" "PFD_T2_0/DOWN" 12.0633
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/CLK" 12.6623
cap "A_MUX_3/OUT" "DN_INPUT" 15.9424
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 8.06537
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 0.555887
cap "DN_INPUT" "A_MUX_3/VDD" 29.2682
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_1/VDD" 9.93052
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_4/VDD" 0.336498
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/CLK" 0.291467
cap "A_MUX_4/VDD" "PFD_T2_0/DOWN" 0.128599
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/Tr_Gate_1/CLK" 2.32394
cap "DN_INPUT" "A_MUX_4/VDD" 2.77261
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_4/Tr_Gate_1/OUT" 10.6206
cap "A_MUX_3/VDD" "A_MUX_4/Tr_Gate_1/CLK" 1.21861
cap "A_MUX_4/Tr_Gate_1/OUT" "PFD_T2_0/DOWN" -9.46731
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/DOWN" 91.5457
cap "A_MUX_4/Tr_Gate_1/OUT" "DN_INPUT" 9.93604
cap "PFD_T2_0/INV_mag_1/VSS" "DN_INPUT" 71.4042
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/CLK" 0.726124
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_4/Tr_Gate_1/CLK" 0.67575
cap "DN_INPUT" "PFD_T2_0/DOWN" 91.7586
cap "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n50_n128#" "DN_INPUT" 0.0477352
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_4/Tr_Gate_1/CLK" 6.82236
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/a_174_n81#" 4.66292
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/OUT" 9.3566
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/VSS" 1.73313
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 7.95065
cap "PFD_T2_0/DOWN" "A_MUX_4/Tr_Gate_1/CLK" 1.0782
cap "A_MUX_3/OUT" "A_MUX_4/VSS" 34.7668
cap "A_MUX_3/INV_2_0/a_195_417#" "A_MUX_4/IN2" 0.0790037
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/CLK" 0.0868599
cap "A_MUX_4/SEL" "A_MUX_3/VDD" -0.416962
cap "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_4/IN2" 0.379143
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0172817
cap "A_MUX_3/OUT" "A_MUX_4/IN2" 35.9764
cap "A_MUX_4/SEL" "A_MUX_4/VDD" 1.01635
cap "A_MUX_4/VSS" "A_MUX_4/SEL" 21.5812
cap "A_MUX_3/VDD" "A_MUX_4/IN2" 12.5437
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.497886
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 0.0727012
cap "A_MUX_4/VDD" "A_MUX_4/IN2" 16.0269
cap "A_MUX_4/SEL" "A_MUX_4/IN2" 33.036
cap "A_MUX_4/VSS" "A_MUX_4/IN2" 89.633
cap "A_MUX_4/SEL" "A_MUX_4/IN1" 0.025262
cap "A_MUX_4/VSS" "A_MUX_4/IN1" 0.0208182
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/IN2" 6.69772
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_1/OUT" 0.128595
cap "A_MUX_3/OUT" "A_MUX_4/VDD" 0.322266
cap "A_MUX_3/OUT" "A_MUX_4/SEL" 13.7094
cap "A_MUX_4/SEL" "A_MUX_4/VSS" 45.9579
cap "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/IN2" 9.44405
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 5.02131
cap "A_MUX_4/SEL" "CP_1_0/UP" 0.294759
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 38.3179
cap "CP_1_0/UP" "A_MUX_4/VSS" 46.8459
cap "A_MUX_4/IN2" "A_MUX_4/VSS" 102.651
cap "A_MUX_4/IN2" "CP_1_0/UP" 0.0403531
cap "A_MUX_4/SEL" "A_MUX_4/VDD" 1.60475
cap "A_MUX_4/SEL" "A_MUX_3/OUT" 0.300978
cap "A_MUX_4/VDD" "A_MUX_4/VSS" 0.413422
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_4/SEL" 2.1926
cap "A_MUX_4/IN2" "A_MUX_4/VDD" 13.3208
cap "A_MUX_4/IN2" "A_MUX_3/OUT" 9.21907
cap "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/SEL" 18.2348
cap "A_MUX_4/IN2" "CP_1_0/UP" 0.163195
cap "A_MUX_4/Tr_Gate_0/VSS" "A_MUX_4/SEL" 22.1757
cap "A_MUX_4/SEL" "m1_18080_n1660#" 0.684928
cap "CP_1_0/UP" "A_MUX_4/SEL" -0.00163739
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/OUT" 0.0125984
cap "A_MUX_4/Tr_Gate_0/VSS" "m1_18080_n1660#" 12.6986
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 32.9409
cap "A_MUX_4/Tr_Gate_0/OUT" "m1_18080_n1660#" 0.792996
cap "A_MUX_4/Tr_Gate_0/VSS" "CP_1_0/UP" 46.8459
cap "A_MUX_4/IN2" "m1_18080_n1660#" 3.58139
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m1_47615_8150#" 0.166988
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m2_34756_9620#" 0.209103
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" "m1_47615_8150#" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m2_34756_9620#" 10.075
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" "m1_47615_8150#" 1.77614
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1088#" "m1_47615_8150#" 1.94313
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" "m1_47615_8150#" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1294#" "m1_47615_8150#" 0.333975
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m1_47615_8150#" 0.299941
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1088#" 1.94313
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1088#" 1.94313
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 0.028613
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" "m1_47615_8150#" 0.166988
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 8.5352
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" "m1_47615_8150#" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" "RES_74k_1/P" 0.143065
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1088#" "RES_74k_1/P" 1.94313
cap "m2_34756_9620#" "RES_74k_1/P" 9.59972
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" "RES_74k_1/P" 1.94313
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" "RES_74k_1/P" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" "RES_74k_1/P" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" "RES_74k_1/P" 0.166988
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1294#" 0.27234
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 0.397136
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" "RES_74k_1/P" 3.31679
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" 1.54065
cap "RES_74k_1/P" "m2_34756_9620#" 33.5683
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n2210_466#" "RES_74k_1/P" -0.723999
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" "RES_74k_1/P" 0.27234
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" 0.0642423
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "RES_74k_1/P" 301.339
cap "VDD_TEST" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 3.09031
cap "VDD_TEST" "RES_74k_1/P" 0.124995
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 6.10478
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 17.6014
cap "Tappered_Buffer_1/IN" "VDD_TEST" 28.2656
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 8.26907
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.53938
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.377569
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 2.34791
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 6.10912
cap "VDD_TEST" "Tappered_Buffer_1/VDD" 59.9251
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/VDD" 252.478
cap "Tappered_Buffer_1/VDD" "VDD_TEST" 119.596
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 14.2905
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.42152
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 4.79397
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" 16.7746
cap "Tappered_Buffer_1/IN" "VDD_TEST" 14.9456
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 42.359
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/VDD" 57.5221
cap "VDD_TEST" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 12.0725
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_1/VDD" 12.0725
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "Tappered_Buffer_1/VDD" 6.24666
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/VDD" 48.1111
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 57.5221
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2500_68#" "Tappered_Buffer_1/VDD" 12.8802
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/VDD" 33.0023
cap "m1_48076_2220#" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.65622
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1376_n672#" "m1_48076_2220#" 1.11109
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1376_n672#" "Tappered_Buffer_1/VDD" 78.337
cap "Tappered_Buffer_1/a_548_n1560#" "m1_48076_2220#" 2.41794
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 17.5344
cap "Tappered_Buffer_1/a_548_n1560#" "Tappered_Buffer_1/VDD" 68.4026
cap "Tappered_Buffer_1/VDD" "m1_48076_2220#" 21.653
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" "Tappered_Buffer_1/VDD" 53.6971
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" "m1_48076_2220#" 5.63201
cap "Tappered_Buffer_1/VDD" "m1_48076_2220#" 71.8017
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 29.0726
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/IN" 32.8673
cap "VDD_TEST" "Tappered_Buffer_2/IN" -0.781553
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_2/IN" 21.142
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.2423
cap "VDD_TEST" "Tappered_Buffer_2/IN" 30.614
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 21.9465
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 7.31751
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_2/IN" 6.57073
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/IN" 25.938
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 18.3661
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 8.21455
cap "VDD_TEST" "Tappered_Buffer_2/VDD" 81.7535
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 3.20881
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/IN" 0.55284
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/VDD" 12.5819
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 5.03557
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_2/VDD" 25.735
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/IN" 0.00154811
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_2/VDD" 14.1018
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 50.3343
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_2/VDD" 34.8266
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_152_n280#" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2092_68#" -1.42109e-14
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_152_n280#" "Tappered_Buffer_2/VDD" 79.1353
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2092_68#" -5.68434e-14
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_2/VDD" 50.0819
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n664_n280#" "Tappered_Buffer_2/VDD" 14.0507
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2296_n628#" "Tappered_Buffer_2/VDD" 7.27206
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/a_548_n1560#" 25.1622
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VDD" 1.46492
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n968_n672#" 16.0461
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 20.8074
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "A1" 5.01601
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "A1" 32.9999
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "A1" 7.74252
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "A1" 63.6678
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/VSS" 44.8687
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/G2_1" 0.339203
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.566545
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_n63_7228#" 117.594
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VDD" 1.59087
cap "Tappered_Buffer_7/VDD" "m1_n63_7228#" 423.361
cap "Tappered_Buffer_7/OUT" "m1_n63_7228#" 113.832
cap "m1_n63_7228#" "Tappered_Buffer_7/VDD" 0.221278
cap "m1_n63_7228#" "Tappered_Buffer_7/OUT" 0.346856
cap "m1_n63_7228#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.159595
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_n628#" 166.142
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" "Tappered_Buffer_7/VDD" 93.7673
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2192_n628#" 91.13
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_7/VDD" 175.999
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_7/a_548_n1560#" 7.10543e-15
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 2.84217e-14
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_68#" 76.5316
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" 60.0614
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_n628#" "Tappered_Buffer_7/VDD" 72.1412
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_560_n628#" "Tappered_Buffer_7/VDD" 37.6934
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_68#" 1.42109e-14
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n560_n672#" "Tappered_Buffer_7/IN" 14.9649
cap "w_8561_11488#" "Tappered_Buffer_7/IN" 6.8418
cap "w_8561_11488#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_68#" -7.10543e-15
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/IN" 7.92926
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_7/IN" 7.9373
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n664_n628#" "Tappered_Buffer_7/IN" 5.43081
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_68#" "Tappered_Buffer_7/IN" 3.64241
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_7/a_548_n1560#" 5.68434e-14
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1988_n672#" 2.0378
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_n356_n324#" 0.53699
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n2296_n628#" "Tappered_Buffer_7/IN" 0.783927
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/IN" 1.66824
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_7/IN" 3.93302
cap "A_MUX_2/VSS" "A_MUX_1/OUT" 3.6749
cap "A_MUX_2/OUT" "A_MUX_1/OUT" 20.9522
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/VSS" 1.3464
cap "A_MUX_2/VDD" "A_MUX_2/VSS" -0.0431279
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_1/Tr_Gate_0/CLK" 0.427444
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 0.544923
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_1/OUT" 0.0810078
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/VDD" 0.400589
cap "A_MUX_2/VSS" "A_MUX_2/OUT" 37.0817
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 90.9926
cap "A_MUX_1/Tr_Gate_0/CLK" "A_MUX_2/Tr_Gate_0/CLK" 2.17608
cap "A_MUX_2/VSS" "A_MUX_2/OUT" 58.741
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 1.93195
cap "A_MUX_1/OUT" "A_MUX_2/VDD" 68.336
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_0/CLK" 0.35217
cap "A_MUX_2/VSS" "A_MUX_2/VDD" 104.448
cap "A_MUX_1/OUT" "A_MUX_2/VSS" 5.21182
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/CLK" 5.59022
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_1/CLK" -0.987909
cap "A_MUX_1/OUT" "A_MUX_2/Tr_Gate_0/CLK" 0.29845
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_0/CLK" 0.573113
cap "A_MUX_2/OUT" "A_MUX_2/VDD" 167.795
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 113.541
cap "A_MUX_2/VSS" "A_MUX_2/VDD" 85.5391
cap "A_MUX_1/OUT" "A_MUX_2/Tr_Gate_1/CLK" 0.253237
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 131.315
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_1/CLK" 1.93265
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.79036
cap "A_MUX_2/VSS" "A_MUX_2/OUT" 854.079
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_1/Tr_Gate_1/CLK" 1.73796
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_0/CLK" -3.32059
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 5.34516
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 152.466
cap "A_MUX_2/VSS" "A_MUX_1/OUT" 52.9311
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_1/CLK" 2.95615
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/OUT" 583.584
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 10.6199
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "A_MUX_2/Tr_Gate_1/VSS" 0.0618748
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_2/Tr_Gate_1/VSS" 2.57775
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/Tr_Gate_1/VSS" 0.0201953
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_172_278#" 1.43784
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_2/OUT" 15.5516
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" 2.6128
cap "A_MUX_1/Tr_Gate_1/IN" "A_MUX_2/Tr_Gate_1/VSS" -0.265278
cap "A_MUX_2/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.0214352
cap "A_MUX_2/Tr_Gate_1/IN" "A_MUX_2/OUT" -0.136079
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 2.76506
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n52_n50#" "A_MUX_2/OUT" 0.807012
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_2/Tr_Gate_1/VSS" 0.348907
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/VSS" 0.985572
cap "A_MUX_2/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" -0.167712
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 35.6621
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/CLK" 0.872876
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/Tr_Gate_1/IN" 0.0867457
cap "A_MUX_2/Tr_Gate_1/VSS" "A_MUX_2/VDD" 3.04171
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_1/OUT" 0.309363
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "A_MUX_2/OUT" 7.42515
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n52_n50#" 0.50759
cap "A_MUX_1/OUT" "A_MUX_2/Tr_Gate_1/VSS" 32.0381
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/VDD" 0.620268
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/OUT" 78.9779
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "A_MUX_2/OUT" 0.197462
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_1/OUT" 0.309149
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/OUT" 2.89495
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_2/OUT" 5.96147
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_2/OUT" -0.171824
cap "A_MUX_1/OUT" "A_MUX_2/Tr_Gate_1/CLK" 0.11624
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_0/a_173_n912#" 11.48
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 7.82059
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_0/IN" 7.10543e-15
cap "PFD_T2_0/FDIV" "PFD_T2_0/VDD" -1.41955
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_0/IN" 0.50759
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/FDIV" 0.550216
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_173_n912#" 13.0802
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.309149
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_6/a_n50_n128#" 0.432747
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/VDD" 1.79715
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "PFD_T2_0/VDD" -0.00819691
cap "PFD_T2_0/FDIV" "PFD_T2_0/INV_mag_1/IN" 6.94761
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.205319
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.390159
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_0/a_n50_n128#" 0.00558926
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/VDD" -0.047677
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_1/IN" 2.48991
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" -2.08785
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/VDD" 1.00221
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/OUT" 0.448074
cap "PFD_T2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 6.13003
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "PFD_T2_0/FDIV" 16.2006
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_2/Tr_Gate_1/VSS" -2.70211
cap "PFD_T2_0/FDIV" "PFD_T2_0/Buffer_V_2_0/IN" 0.807012
cap "A_MUX_2/Tr_Gate_1/VSS" "PFD_T2_0/FDIV" -3.90948
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.259759
cap "PFD_T2_0/VSS" "PFD_T2_0/INV_mag_1/OUT" -2.27374e-13
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/VDD" -0.472379
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 2.19407
cap "PFD_T2_0/Buffer_V_2_0/IN" "DN_INPUT" 1.34377
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/VSS" -2.92917
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/VDD" -7.32301
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 23.2487
cap "PFD_T2_0/INV_mag_0/OUT" "DN_INPUT" 4.54884
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/VDD" -1.62109
cap "PFD_T2_0/INV_mag_1/IN" "DN_INPUT" 19.1866
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/OUT" -0.197392
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/INV_mag_0/IN" -0.0651623
cap "PFD_T2_0/INV_mag_0/OUT" "PFD_T2_0/INV_mag_1/OUT" -0.753185
cap "PFD_T2_0/VSS" "PFD_T2_0/VDD" -2.84217e-14
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/INV_mag_1/OUT" -0.180442
cap "PFD_T2_0/INV_mag_0/OUT" "PFD_T2_0/INV_mag_1/IN" 2.84217e-14
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/VSS" -5.68434e-14
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/OUT" 0.0312824
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/VSS" 12.69
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/INV_mag_1/VDD" -0.77384
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "DN_INPUT" 2.40857
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/DOWN" 2.86751
cap "DN_INPUT" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_3/a_n52_n50#" 0.21449
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/OUT" 5.06279
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/VDD" 1.45514
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 121.331
cap "PFD_T2_0/UP" "DN_INPUT" 0.816896
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_1/VDD" 137.238
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/IN" 0.345998
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/INV_mag_1/VSS" 0.410462
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/OUT" 0.0906152
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/OUT" -0.221441
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/UP" 0.0359294
cap "PFD_T2_0/INV_mag_1/VDD" "DN_INPUT" 145.05
cap "PFD_T2_0/INV_mag_1/IN" "DN_INPUT" 56.1869
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_3/Tr_Gate_1/VDD" 0.497953
cap "A_MUX_3/Tr_Gate_1/CLK" "DN_INPUT" 1.75756
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.346695
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/VDD" -0.942118
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "DN_INPUT" 1.0534
cap "PFD_T2_0/INV_mag_1/VSS" "DN_INPUT" 82.7157
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/OUT" 31.9716
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/DOWN" 0.330607
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_1/OUT" 0.560368
cap "PFD_T2_0/INV_mag_1/IN" "m1_18080_n1660#" 0.00818018
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.0326625
cap "A_MUX_3/Tr_Gate_1/VDD" "DN_INPUT" 8.00281
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/VSS" 0.177994
cap "PFD_T2_0/INV_mag_0/OUT" "DN_INPUT" 194.147
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/VDD" -0.196818
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/IN" -4.4368
cap "PFD_T2_0/DOWN" "PFD_T2_0/INV_mag_1/VDD" 0.0259373
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_1/VDD" 0.0546704
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_3/Tr_Gate_1/OUT" 0.233645
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/VDD" 0.175437
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 24.9293
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_0/OUT" -1.28716
cap "A_MUX_3/Tr_Gate_1/CLK" "DN_INPUT" 1.25791
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/DOWN" 0.0825312
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_3/Tr_Gate_1/CLK" 6.94464
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/OUT" 1.67054
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_0/CLK" 0.0179179
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "DN_INPUT" 0.0382558
cap "PFD_T2_0/INV_mag_0/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.0192751
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/IN" 0.345998
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_0/IN" 0.0326625
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n138_n84#" 9.70672
cap "A_MUX_3/OUT" "DN_INPUT" 16.6925
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/INV_2_0/OUT" 2.33973
cap "A_MUX_3/OUT" "PFD_T2_0/DOWN" 12.7643
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_3/OUT" 59.3919
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/UP" 0.0642035
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/OUT" 7.10543e-15
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_1/CLK" 0.680513
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/OUT" 0.124305
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/IN" 0.550905
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/VDD" 2.72979
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/OUT" -4.54747e-13
cap "A_MUX_3/OUT" "A_MUX_4/INV_2_0/OUT" 1.07026
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/INV_mag_1/VSS" 3.02806
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "PFD_T2_0/UP" 0.0144672
cap "A_MUX_3/VDD" "A_MUX_3/OUT" 1.25519
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/Tr_Gate_1/CLK" 0.528404
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/OUT" 32.2326
cap "PFD_T2_0/UP" "A_MUX_3/OUT" 0.89654
cap "PFD_T2_0/INV_mag_1/VSS" "DN_INPUT" 11.6137
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/DOWN" 18.902
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/Tr_Gate_1/a_174_n81#" 1.06399
cap "PFD_T2_0/INV_mag_0/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.0118327
cap "A_MUX_3/OUT" "A_MUX_4/IN2" 14.4178
cap "A_MUX_3/IN2" "A_MUX_3/VDD" 0.065316
cap "A_MUX_4/INV_2_0/w_321_180#" "A_MUX_3/OUT" 0.364427
cap "A_MUX_4/IN2" "A_MUX_3/VDD" -4.00231
cap "A_MUX_3/OUT" "A_MUX_3/SEL" -2.13702
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/VDD" 2.04267
cap "A_MUX_3/OUT" "A_MUX_4/INV_2_0/OUT" 0.717613
cap "A_MUX_3/SEL" "A_MUX_3/VDD" 44.3661
cap "A_MUX_4/VSS" "A_MUX_4/SEL" 25.2958
cap "A_MUX_3/OUT" "A_MUX_4/VSS" 47.8751
cap "A_MUX_3/SEL" "A_MUX_4/IN2" 0.728146
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/VDD" 0.717299
cap "A_MUX_4/VSS" "A_MUX_3/VDD" 20.2738
cap "A_MUX_3/OUT" "A_MUX_4/SEL" 37.712
cap "A_MUX_4/VSS" "A_MUX_4/IN2" 12.9995
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_1/CLK" -1.44981
cap "A_MUX_4/SEL" "A_MUX_3/VDD" -1.43383
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 156.047
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VDD" 17.4017
cap "A_MUX_3/SEL" "A_MUX_4/VSS" 0.423718
cap "CP_1_0/UP" "A_MUX_3/OUT" 11.1619
cap "A_MUX_3/OUT" "A_MUX_3/SEL" 1.40901
cap "A_MUX_3/VDD" "A_MUX_3/SEL" 45.5236
cap "A_MUX_4/VSS" "A_MUX_4/SEL" 233.186
cap "CP_1_0/VDD" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0811777
cap "A_MUX_4/VSS" "A_MUX_3/OUT" 94.7638
cap "A_MUX_3/VDD" "A_MUX_4/VSS" 77.785
cap "CP_1_0/VDD" "A_MUX_3/SEL" 0.00100976
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.441856
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/SEL" 0.00727889
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "A_MUX_3/OUT" 0.010338
cap "CP_1_0/UP" "A_MUX_3/SEL" 0.543709
cap "A_MUX_3/SEL" "A_MUX_4/IN2" 2.3885
cap "A_MUX_4/VSS" "A_MUX_3/SEL" 1.15045
cap "A_MUX_4/VSS" "CP_1_0/UP" 102.575
cap "A_MUX_3/VDD" "A_MUX_4/SEL" -16.5284
cap "A_MUX_3/OUT" "A_MUX_4/SEL" 238.058
cap "A_MUX_4/SEL" "A_MUX_3/IN2" -1.34905
cap "A_MUX_3/VDD" "A_MUX_3/OUT" 205.467
cap "A_MUX_4/VSS" "A_MUX_4/IN2" 32.34
cap "A_MUX_3/OUT" "A_MUX_3/IN2" 3.04683
cap "A_MUX_3/VDD" "A_MUX_3/IN2" 12.7884
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.397933
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 152.303
cap "A_MUX_4/SEL" "A_MUX_3/SEL" 7.09578
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/IN2" 0.0841481
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_FYTGVN_1/a_n56_n72#" 0.781213
cap "A_MUX_3/Tr_Gate_0/OUT" "m1_18080_n1660#" 12.1718
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/VDD" 42.1671
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.306402
cap "CP_1_0/nmos_3p3_FYTGVN_1/a_56_n28#" "m1_18080_n1660#" 0.0475701
cap "A_MUX_4/Tr_Gate_0/VSS" "CP_1_0/UP" 133.198
cap "A_MUX_3/Tr_Gate_0/VDD" "CP_1_0/UP" 0.0862507
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "m1_18080_n1660#" 2.12869
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_FYTGVN_1/a_56_n28#" 0.0703307
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.261942
cap "CP_1_0/UP" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 1.13687e-13
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 2.35066
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/IN2" 0.472427
cap "m1_18080_n1660#" "CP_1_0/UP" -4.36357
cap "CP_1_0/VDD" "CP_1_0/UP" 45.7805
cap "CP_1_0/nmos_3p3_FYTGVN_4/a_n148_n36#" "m1_18080_n1660#" 0.323017
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/SEL" 0.0212705
cap "A_MUX_4/Tr_Gate_0/VSS" "m1_18080_n1660#" 46.4253
cap "m1_18080_n1660#" "A_MUX_3/Tr_Gate_0/VDD" 3.42346
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/UP" 14.0763
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_FYTGVN_4/a_n148_n36#" 0.0941595
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_4/Tr_Gate_0/VSS" 28.963
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/Tr_Gate_0/VDD" 1.28715
cap "m1_18080_n1660#" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 1.90393
cap "CP_1_0/nmos_3p3_FYTGVN_1/a_n56_n72#" "m1_18080_n1660#" 1.09953
cap "m1_18080_n1660#" "CP_1_0/VDD" 0.377221
cap "A_MUX_4/Tr_Gate_0/VSS" "A_MUX_4/SEL" 3.26518
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 8.57618
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "CP_1_0/down" 0.308527
cap "m1_18080_n1660#" "CP_1_0/VDD" 0.100288
cap "m1_18080_n1660#" "CP_1_0/down" 0.00258591
cap "CP_1_0/VSS" "m1_18080_n1660#" -0.127492
cap "CP_1_0/VSS" "CP_1_0/VDD" 4.5775
cap "CP_1_0/down" "CP_1_0/VDD" 11.6485
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "CP_1_0/UP" 0.145761
cap "CP_1_0/ITAIL1" "CP_1_0/down" 0.544398
cap "CP_1_0/ITAIL1" "CP_1_0/VSS" 24.2279
cap "CP_1_0/VSS" "CP_1_0/down" 5.31398
cap "CP_1_0/UP" "CP_1_0/VDD" 0.8677
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" 0.00226293
cap "CP_1_0/ITAIL" "CP_1_0/VSS" 0.0366145
cap "CP_1_0/UP" "CP_1_0/down" 0.00772595
cap "CP_1_0/ITAIL1" "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.0128648
cap "CP_1_0/VDD" "A_MUX_6/Tr_Gate_0/VDD" 0.0364088
cap "CP_1_0/ITAIL1" "CP_1_0/ITAIL" 0.823271
cap "CP_1_0/ITAIL1" "CP_1_0/VSS" 12.0248
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/VCTRL" -0.0902916
cap "CP_1_0/VDD" "A_MUX_6/Tr_Gate_0/OUT" 0.526887
cap "CP_1_0/VSS" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 7.23819
cap "CP_1_0/VDD" "CP_1_0/VCTRL" -0.833089
cap "A_MUX_6/Tr_Gate_0/OUT" "CP_1_0/ITAIL" 0.0489651
cap "CP_1_0/VCTRL" "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 4.07072
cap "CP_1_0/ITAIL1" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 9.90603
cap "CP_1_0/VDD" "CP_1_0/VSS" 14.0669
cap "CP_1_0/VSS" "CP_1_0/VCTRL" 92.0862
cap "CP_1_0/ITAIL1" "CP_1_0/VDD" 64.8463
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n168_n72#" "CP_1_0/VCTRL" 0.0669752
cap "CP_1_0/VSS" "CP_1_0/ITAIL" 0.975842
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" 11.9609
cap "CP_1_0/ITAIL1" "A_MUX_6/VSS" 8.26886
cap "CP_1_0/VCTRL" "A_MUX_6/Tr_Gate_0/CLK" 0.110648
cap "CP_1_0/VCTRL" "A_MUX_6/VSS" 46.1976
cap "CP_1_0/VCTRL" "A_MUX_6/VDD" 1.3697
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" 24.037
cap "A_MUX_6/VSS" "CP_1_0/VDD" 1.09368
cap "CP_1_0/pmos_3p3_MDK7F7_3/a_n56_n72#" "A_MUX_6/VSS" 0.076589
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/VSS" 2.64741
cap "A_MUX_6/Tr_Gate_0/IN" "A_MUX_6/VSS" -0.307734
cap "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" "A_MUX_6/VSS" 7.25134
cap "A_MUX_6/Tr_Gate_0/IN" "A_MUX_6/VDD" 0.0106919
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/CLK" 0.175074
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/OUT" -1.31559
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/VDD" 2.59411
cap "A_MUX_6/VSS" "A_MUX_6/OUT" 65.7654
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/VDD" 3.90282
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/OUT" -6.328
cap "A_MUX_6/VDD" "A_MUX_6/OUT" 26.4189
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_0/CLK" 6.40742
cap "A_MUX_6/OUT" "A_MUX_6/VDD" 34.2731
cap "A_MUX_6/OUT" "A_MUX_6/Tr_Gate_1/CLK" -1.38568
cap "A_MUX_6/OUT" "A_MUX_6/Tr_Gate_0/CLK" -4.83038
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/CLK" 2.7747
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/VDD" 2.07586
cap "A_MUX_6/VSS" "A_MUX_6/OUT" 0.401567
cap "A_MUX_6/VDD" "A_MUX_6/OUT" 1.21182
cap "A_MUX_6/OUT" "m1_47615_8150#" 7.67278
cap "A_MUX_6/Tr_Gate_1/CLK" "m1_47615_8150#" 0.0473629
cap "A_MUX_6/Tr_Gate_1/VSS" "m1_47615_8150#" 1.52091
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n362#" 0.430027
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n362#" 1.66015
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n568#" 0.125614
cap "RES_74k_1/w_8016_n69#" "m1_47615_8150#" 108.127
cap "A_MUX_6/Tr_Gate_1/OUT" "m1_47615_8150#" 7.67278
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_260#" 1.11277
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_466#" 1.11277
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2122#" 94.3493
cap "A_MUX_6/Tr_Gate_1/VSS" "m1_47615_8150#" 2.35943
cap "RES_74k_1/w_8016_n69#" "m1_47615_8150#" 155.4
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1088#" "m1_47615_8150#" 7.42905
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" "m1_47615_8150#" 1.31394
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_466#" "m1_47615_8150#" 2.12737
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2122#" "m1_47615_8150#" 12.0512
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" "m1_47615_8150#" 1.31394
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1294#" "m1_47615_8150#" 8.2828
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_260#" "m1_47615_8150#" 10.5982
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_466#" "m1_47615_8150#" 30.9176
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1294#" "m1_47615_8150#" 4.30846
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_260#" "m1_47615_8150#" 10.5982
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" "m1_47615_8150#" 0.0922714
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n568#" "m1_47615_8150#" 1.48696
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_260#" "m1_47615_8150#" 0.691708
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n362#" "m1_47615_8150#" 2.97728
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" "m1_47615_8150#" 2.58916
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n362#" "m1_47615_8150#" 1.54902
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_466#" "m1_47615_8150#" 30.9176
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n362#" "m1_47615_8150#" 2.41001
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n568#" "m1_47615_8150#" 0.884696
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" "m1_47615_8150#" 4.49473
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" "m1_47615_8150#" 1.22167
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_260#" 10.5982
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" "m1_47615_8150#" 1.71931
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_260#" 9.90654
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n362#" 0.860982
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" 2.93432
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1088#" 7.42905
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_n568#" 1.48696
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" 1.31394
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_260#" 4.95306
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1294#" "m1_47615_8150#" 4.30846
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_n362#" 2.41001
cap "m1_47615_8150#" "RES_74k_1/w_8016_n69#" 139.355
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_n362#" 2.41001
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_466#" 28.7902
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_466#" 30.9176
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1294#" 4.30846
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1088#" 7.42905
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 0.634542
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2122#" 2.45178
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_n568#" "m1_47615_8150#" 1.48696
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n568#" 0.602269
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_466#" 12.6922
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 0.679399
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" 1.31394
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" 7.42905
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_466#" 18.2254
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" 1.20791
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 1.063
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_n568#" 1.48696
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n568#" "RES_74k_1/P" 0.423418
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1294#" 4.30846
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1294#" 4.30846
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_260#" 8.68138
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_260#" 5.64518
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_466#" 26.2509
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_n568#" 1.48696
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_n362#" 2.41001
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1088#" 7.42905
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_260#" 10.5982
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_n362#" 2.41001
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n362#" 0.60519
cap "RES_74k_1/P" "RES_74k_1/w_7416_n69#" 154.51
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" 2.06009
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_466#" 30.9176
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_260#" 1.91687
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n568#" "RES_74k_1/P" 1.06355
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" "RES_74k_1/P" 3.10055
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_466#" "RES_74k_1/P" 4.66675
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n2210_466#" "RES_74k_1/P" 21.4935
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n362#" 1.80482
cap "RES_74k_1/w_6216_n69#" "RES_74k_1/P" 463.06
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" 5.36896
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" "RES_74k_1/P" 0.250936
cap "RES_74k_1/w_4716_759#" "VDD_TEST" 2.78313
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/IN" 0.369691
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/IN" 19.311
cap "VDD_TEST" "Tappered_Buffer_1/IN" -0.502597
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/IN" 57.5221
cap "VDD_TEST" "Tappered_Buffer_1/IN" -1.4971
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 56.025
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 21.0894
cap "Tappered_Buffer_1/VDD" "m1_48076_2220#" 51.463
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 20.8112
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 5.0166
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 33.0139
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "A1" 63.6678
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "A1" 7.74252
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1888_n144#" "Current_Mirror_Top_0/VSS" 1.42672
cap "Current_Mirror_Top_0/G2_1" "Current_Mirror_Top_0/SD2_1" -0.384446
cap "Tappered_Buffer_7/a_548_n1560#" "m1_n63_7228#" 8.82499
cap "m1_n63_7228#" "Tappered_Buffer_7/VDD" 135.195
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VDD" 4.88596
cap "m1_n63_7228#" "Tappered_Buffer_7/OUT" 84.7263
cap "m1_n63_7228#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 95.5408
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/VDD" 4.74177
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 5.89489
cap "Tappered_Buffer_7/VDD" "m1_n63_7228#" 0.684959
cap "Tappered_Buffer_7/a_548_n1560#" "m1_n63_7228#" 0.0057962
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_n63_7228#" 0.0398157
cap "Tappered_Buffer_7/OUT" "m1_n63_7228#" 0.191371
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_n628#" 0.00976213
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_548_n1560#" 93.8618
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2192_n628#" 0.56983
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 2.69603
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_4254_n29#" 93.5736
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" 6.90456
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/IN" 3.73709
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" 0.290368
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_560_n628#" 0.107242
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_548_n1560#" 49.5068
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MV44E7_0/a_968_n280#" 33.2383
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_n628#" 0.0725201
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_68#" 5.42498
cap "Tappered_Buffer_7/IN" "w_8561_11488#" 0.610461
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/a_548_n1560#" 0.067577
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/IN" 5.41936
cap "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_n356_n324#" "Tappered_Buffer_7/IN" 1.64488
cap "A_MUX_1/VSS" "A_MUX_1/SEL" 2.23151
cap "A_MUX_1/VSS" "A_MUX_1/OUT" 40.2986
cap "A_MUX_2/VDD" "A_MUX_1/SEL" 0.238721
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 6.38363
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 0.576978
cap "A_MUX_1/IN2" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.0214041
cap "A_MUX_2/OUT" "A_MUX_1/SEL" 0.058624
cap "A_MUX_1/VSS" "A_MUX_2/VDD" -0.717759
cap "A_MUX_1/VSS" "A_MUX_1/Tr_Gate_0/a_174_n81#" 1.04147
cap "A_MUX_1/IN2" "A_MUX_1/OUT" 1.14119
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" "A_MUX_1/SEL" 0.427444
cap "A_MUX_1/Tr_Gate_0/a_174_n81#" "A_MUX_1/VSS" 0.142536
cap "A_MUX_2/VDD" "A_MUX_1/SEL" 31.2754
cap "A_MUX_1/Tr_Gate_0/a_174_n81#" "A_MUX_2/VDD" 15.5107
cap "A_MUX_2/OUT" "A_MUX_2/VDD" -1.85251
cap "A_MUX_2/OUT" "A_MUX_1/SEL" 0.492887
cap "A_MUX_1/Tr_Gate_0/a_174_n81#" "A_MUX_1/SEL" 0.0318768
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/OUT" -0.987909
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" "A_MUX_1/SEL" 2.17608
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/VDD" 0.00484044
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/VDD" 6.42913
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/SEL" 0.307832
cap "A_MUX_1/OUT" "A_MUX_1/VSS" 3.76831
cap "A_MUX_1/IN2" "A_MUX_1/VSS" 0.168925
cap "A_MUX_1/OUT" "A_MUX_2/VDD" 104.865
cap "A_MUX_1/OUT" "A_MUX_1/SEL" 1.30827
cap "A_MUX_2/VDD" "A_MUX_1/VSS" 8.87848
cap "A_MUX_1/SEL" "A_MUX_1/VSS" 0.704321
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 109.885
cap "A_MUX_2/VDD" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 12.3343
cap "A_MUX_1/IN1" "A_MUX_1/VSS" 1.63418
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.073611
cap "A_MUX_2/VDD" "A_MUX_1/SEL" 23.783
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.00784072
cap "A_MUX_2/VDD" "A_MUX_1/VSS" 7.66239
cap "A_MUX_2/VDD" "A_MUX_2/OUT" -4.00235
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.27374e-13
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/OUT" -0.538953
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/VSS" 0.019598
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/VSS" 4.06624
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/OUT" 1.78157
cap "A_MUX_2/VDD" "A_MUX_1/IN1" -0.00104401
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/CLK" 1.73796
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/OUT" 0.00370367
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/IN1" 0.014974
cap "A_MUX_1/SEL" "A_MUX_1/OUT" -2.8333
cap "A_MUX_2/VDD" "A_MUX_1/Tr_Gate_1/CLK" 19.2297
cap "A_MUX_2/VDD" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.512048
cap "A_MUX_1/VSS" "A_MUX_1/OUT" -0.145514
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.00949745
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/CLK" 0.0431305
cap "A_MUX_1/SEL" "A_MUX_2/OUT" 0.383158
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.663015
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.0715926
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/CLK" 1.68795
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/CLK" 0.569546
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_1/OUT" 0.499363
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 7.0995
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" 0.157317
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.321174
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0120322
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.0347364
cap "A_MUX_1/OUT" "A_MUX_1/IN1" 0.265772
cap "A_MUX_1/OUT" "PFD_T2_0/w_133_3540#" 6.61836
cap "A_MUX_2/VDD" "A_MUX_1/IN1" 0.664473
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.0354289
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.00722255
cap "PFD_T2_0/w_133_3540#" "PFD_T2_0/PFD_2_0/a_172_278#" -0.651189
cap "A_MUX_1/OUT" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" -2.69457
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "A_MUX_1/OUT" 6.52034
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.594831
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 4.44089e-16
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_1/OUT" 0.863099
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" "A_MUX_1/OUT" 6.39812
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" 0.90282
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/OUT" 0.984266
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/Tr_Gate_1/CLK" 2.64523
cap "A_MUX_1/IN1" "PFD_T2_0/w_133_3540#" 1.30359
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_1/Tr_Gate_1/CLK" 0.872876
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" -0.714726
cap "PFD_T2_0/w_133_3540#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" -0.0736403
cap "A_MUX_1/OUT" "A_MUX_2/OUT" -0.671697
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/OUT" 157.54
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_2/OUT" 0.000134647
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_172_278#" 6.39112
cap "A_MUX_1/OUT" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.135097
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "A_MUX_1/OUT" 0.194978
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/a_172_278#" 0.315322
cap "A_MUX_2/VDD" "A_MUX_1/Tr_Gate_1/CLK" 0.652978
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.319005
cap "A_MUX_1/OUT" "A_MUX_1/Tr_Gate_1/CLK" 1.16144
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/CLK" 0.24621
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/w_133_3540#" 7.52115
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/IN1" 18.577
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 0.710777
cap "A_MUX_1/OUT" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_2/a_n52_n50#" -0.174335
cap "A_MUX_1/OUT" "PFD_T2_0/PFD_2_0/a_172_278#" 105.284
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 30.6399
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.651616
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.284556
cap "S2" "PFD_T2_0/PFD_2_0/a_172_278#" 1.35115
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_1/Tr_Gate_1/VDD" 0.184156
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/Tr_Gate_1/VDD" 1.24405
cap "A_MUX_1/IN1" "PFD_T2_0/INV_mag_0/IN" 0.0611911
cap "PFD_T2_0/Buffer_V_2_1/IN" "A_MUX_1/Tr_Gate_1/VSS" 0.90282
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/VDD" 0.191823
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/IN1" 0.00828095
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 1.19113
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" 20.1547
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" 7.68154
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/Buffer_V_2_1/IN" 0.482223
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/a_172_278#" 0.107792
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.178052
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/Buffer_V_2_1/IN" -0.00693802
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/Buffer_V_2_1/VDD" 0.643614
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/Buffer_V_2_1/VDD" 15.3931
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.107833
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.28753
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/Tr_Gate_1/a_174_342#" 0.405442
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/Buffer_V_2_1/VDD" 14.1808
cap "A_MUX_1/Tr_Gate_1/a_174_n81#" "PFD_T2_0/INV_mag_0/IN" 0.0996995
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/Tr_Gate_1/a_174_n81#" 0.2626
cap "A_MUX_1/Tr_Gate_1/VDD" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.269502
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/a_174_n81#" 0.0900812
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/Buffer_V_2_1/VDD" -0.0382344
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 17.9381
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_1/Tr_Gate_1/VSS" 0.614205
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" 1.4745
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/Tr_Gate_1/VSS" -1.7335
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 7.06614
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_1/a_n50_n128#" 0.0302516
cap "S2" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" 0.643364
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/VSS" 0.601793
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.754859
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/INV_mag_0/IN" 10.4737
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_4/a_50_n84#" "PFD_T2_0/PFD_2_0/a_172_278#" 0.0200748
cap "S2" "PFD_T2_0/INV_mag_0/IN" 12.712
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/INV_mag_0/IN" -0.0889589
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/a_172_278#" 2.0979
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "DN_INPUT" 7.19912
cap "PFD_T2_0/INV_mag_1/VDD" "S2" 1.33295
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_1/VDD" 0.598796
cap "PFD_T2_0/Buffer_V_2_1/IN" "S2" 8.83274
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/IN" 0.888221
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/VDD" 0.390118
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 2.84217e-14
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/INV_mag_1/VDD" 5.96075
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/Buffer_V_2_1/IN" -1.77636e-15
cap "PFD_T2_0/INV_mag_1/OUT" "S2" 2.39822
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 0.390306
cap "PFD_T2_0/INV_mag_1/VDD" "DN_INPUT" 0.543627
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 0.922402
cap "PFD_T2_0/Buffer_V_2_1/IN" "DN_INPUT" 4.93872
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "PFD_T2_0/INV_mag_1/VDD" 6.78223
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/VSS" -2.84217e-14
cap "PFD_T2_0/VSS" "PFD_T2_0/Buffer_V_2_1/IN" -5.68434e-14
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "PFD_T2_0/VSS" -2.84217e-14
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "S2" 0.803296
cap "PFD_T2_0/UP" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" -0.790689
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 1.66344
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "DN_INPUT" 0.215441
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" -0.348362
cap "PFD_T2_0/PFD_2_0/a_172_278#" "DN_INPUT" 0.0739596
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/VDD" 16.3764
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/Buffer_V_2_1/IN" 2.84217e-14
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_1/IN" 3.66547
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/VSS" 5.55112e-17
cap "PFD_T2_0/INV_mag_0/IN" "S2" 10.524
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/OUT" 0.912243
cap "DN_INPUT" "PFD_T2_0/UP" 34.9641
cap "PFD_T2_0/Buffer_V_2_1/IN" "DN_INPUT" 12.4208
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" "DN_INPUT" 8.41424
cap "S2" "PFD_T2_0/INV_mag_0/IN" 0.0155127
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_0/IN" 0.177505
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 3.80475
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_0/IN" -0.415202
cap "PFD_T2_0/INV_mag_1/VSS" "DN_INPUT" 88.9521
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 143.743
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_3/a_n52_n50#" "DN_INPUT" 0.0667628
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "PFD_T2_0/INV_mag_1/OUT" 0.369773
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/UP" 2.42929
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/OUT" 3.24446
cap "S2" "PFD_T2_0/UP" 0.231621
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 23.2738
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/UP" 67.4872
cap "PFD_T2_0/Buffer_V_2_1/IN" "S2" 0.267098
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/INV_mag_0/IN" -0.32665
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/UP" 3.8565
cap "PFD_T2_0/INV_mag_1/VDD" "DN_INPUT" 98.2624
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_0/IN" 0.0762126
cap "PFD_T2_0/INV_mag_0/OUT" "PFD_T2_0/INV_mag_0/IN" -1.34222
cap "A_MUX_3/Tr_Gate_1/CLK" "DN_INPUT" 1.07152
cap "PFD_T2_0/INV_mag_1/OUT" "S2" 9.28578
cap "PFD_T2_0/INV_mag_1/VSS" "S2" 0.0759141
cap "PFD_T2_0/INV_mag_0/OUT" "DN_INPUT" 29.1876
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_1/OUT" 4.36615
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/UP" 5.2096
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "DN_INPUT" 2.39505
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/IN" 37.4319
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n50_n94#" "DN_INPUT" 3.24971
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/UP" 38.8986
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_1/IN" 0.629461
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.876156
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "DN_INPUT" 0.0605622
cap "PFD_T2_0/PFD_2_0/a_1130_n663#" "DN_INPUT" 0.48878
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_1/VDD" 105.892
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/INV_mag_1/OUT" 1.4035
cap "A_MUX_3/Tr_Gate_1/OUT" "DN_INPUT" 0.893868
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/UP" 0.166564
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n50_n94#" "PFD_T2_0/UP" 0.114933
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_3/Tr_Gate_1/CLK" 0.182404
cap "PFD_T2_0/INV_mag_0/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.0424683
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_0/CLK" 3.457
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/OUT" 0.18887
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_0/IN" 0.0262704
cap "A_MUX_3/Tr_Gate_1/CLK" "DN_INPUT" 0.13577
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_1/CLK" 1.0737
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_1/OUT" 0.775165
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_3/Tr_Gate_0/CLK" 46.3372
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/Tr_Gate_1/CLK" 1.72439
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/OUT" 3.08594
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/UP" 0.598743
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/CLK" 13.2613
cap "A_MUX_3/VDD" "A_MUX_3/Tr_Gate_0/CLK" 1.18089
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/UP" 0.993886
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/UP" 62.0146
cap "A_MUX_3/OUT" "PFD_T2_0/UP" 0.848062
cap "PFD_T2_0/INV_mag_1/VSS" "PFD_T2_0/INV_mag_1/VDD" 20.418
cap "PFD_T2_0/UP" "PFD_T2_0/INV_mag_1/OUT" 2.14688
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_0/CLK" 2.81656
cap "PFD_T2_0/UP" "A_MUX_3/VDD" 0.203387
cap "PFD_T2_0/INV_mag_1/VSS" "A_MUX_3/Tr_Gate_1/a_174_n81#" -2.84217e-14
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "PFD_T2_0/INV_mag_1/OUT" 0.275566
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/Tr_Gate_0/CLK" 1.32058
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.0762126
cap "PFD_T2_0/UP" "DN_INPUT" -0.236321
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/UP" 27.6082
cap "PFD_T2_0/UP" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.00152571
cap "A_MUX_3/SEL" "A_MUX_3/IN2" -11.1532
cap "VDD" "A_MUX_3/VSS" 0.290553
cap "A_MUX_3/VDD" "A_MUX_3/SEL" 16.7216
cap "A_MUX_3/SEL" "A_MUX_3/VSS" 207.543
cap "A_MUX_3/IN1" "A_MUX_3/SEL" 0.0646032
cap "A_MUX_3/VSS" "A_MUX_3/IN2" 11.093
cap "A_MUX_3/OUT" "A_MUX_3/SEL" 0.610122
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/SEL" 7.7679
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/SEL" 0.0174208
cap "A_MUX_3/IN1" "A_MUX_3/VSS" 0.0274731
cap "DN" "A_MUX_3/SEL" 0.911441
cap "S3" "A_MUX_3/IN2" -1.34905
cap "A_MUX_3/OUT" "A_MUX_3/SEL" 4.33919
cap "A_MUX_3/IN2" "A_MUX_3/SEL" -15.3686
cap "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0284631
cap "A_MUX_3/SEL" "A_MUX_3/VSS" 11.7984
cap "A_MUX_3/IN2" "A_MUX_3/OUT" 9.55011
cap "CP_1_0/UP" "A_MUX_3/SEL" 5.02762
cap "A_MUX_3/IN2" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.18448
cap "A_MUX_3/OUT" "A_MUX_3/VSS" 0.365277
cap "A_MUX_3/IN2" "A_MUX_3/VSS" 76.1228
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.257735
cap "A_MUX_3/IN2" "CP_1_0/UP" 10.704
cap "CP_1_0/UP" "A_MUX_3/OUT" 0.676522
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0505928
cap "CP_1_0/UP" "A_MUX_3/VSS" 92.9985
cap "A_MUX_3/IN2" "A_MUX_3/VDD" -0.367527
cap "A_MUX_3/VDD" "A_MUX_3/VSS" 0.534148
cap "A_MUX_3/SEL" "CP_1_0/VDD" 0.0392364
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 2.48632
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/VDD" 96.5939
cap "A_MUX_3/Tr_Gate_0/VSS" "CP_1_0/UP" 84.249
cap "CP_1_0/VDD" "CP_1_0/UP" 76.2621
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/SEL" 0.643861
cap "CP_1_0/ITAIL" "CP_1_0/VDD" 0.0774145
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.300228
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/IN2" 0.471869
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/UP" 8.96659
cap "CP_1_0/UP" "A_MUX_3/SEL" -0.11794
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/Tr_Gate_0/VSS" 11.2358
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 8.46895
cap "A_MUX_3/IN2" "CP_1_0/UP" -3.31751
cap "CP_1_0/UP" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.218008
cap "CP_1_0/VDD" "CP_1_0/down" 17.8717
cap "CP_1_0/down" "CP_1_0/ITAIL" 0.00930824
cap "CP_1_0/ITAIL1" "CP_1_0/ITAIL" 0.00115279
cap "CP_1_0/VDD" "CP_1_0/ITAIL" 31.4435
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/ITAIL" 1.07369
cap "CP_1_0/down" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.46145
cap "CP_1_0/ITAIL1" "CP_1_0/VDD" 95.0046
cap "CP_1_0/VSS" "CP_1_0/ITAIL" 0.280749
cap "CP_1_0/ITAIL1" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 16.6605
cap "CP_1_0/VSS" "CP_1_0/VDD" 3.50278
cap "CP_1_0/ITAIL1" "CP_1_0/ITAIL" 1.54791
cap "CP_1_0/VSS" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 16.1902
cap "CP_1_0/ITAIL" "A_MUX_6/Tr_Gate_0/OUT" 0.0712017
cap "A_MUX_6/VSS" "CP_1_0/ITAIL1" 25.3447
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/VDD" 0.0571366
cap "CP_1_0/VCTRL" "A_MUX_6/IN2" 21.9118
cap "A_MUX_6/IN2" "A_MUX_6/Tr_Gate_0/a_174_n81#" 1.1749
cap "A_MUX_6/SEL" "A_MUX_6/VDD" 0.0355213
cap "CP_1_0/VCTRL" "A_MUX_6/VSS" -0.331504
cap "A_MUX_6/IN2" "A_MUX_6/SEL" 3.26362
cap "A_MUX_6/IN2" "A_MUX_6/VDD" -8.76124
cap "CP_1_0/VCTRL" "CP_1_0/ITAIL1" 43.4054
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "CP_1_0/ITAIL1" 0.598303
cap "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" "A_MUX_6/VSS" 16.1902
cap "A_MUX_6/SEL" "CP_1_0/ITAIL1" 0.913406
cap "A_MUX_6/VSS" "A_MUX_6/IN2" 52.3136
cap "CP_1_0/ITAIL1" "A_MUX_6/VDD" 1.20141
cap "A_MUX_6/VSS" "CP_1_0/VDD" 4.04909
cap "A_MUX_6/IN2" "CP_1_0/ITAIL1" 0.706733
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/SEL" -5.689
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VDD" 135.022
cap "A_MUX_6/SEL" "A_MUX_6/Tr_Gate_0/a_174_n81#" -12.5547
cap "A_MUX_6/VSS" "A_MUX_6/SEL" -11.5907
cap "A_MUX_6/VSS" "A_MUX_6/VDD" 113.171
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/VDD" 68.3495
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/Tr_Gate_0/a_174_n81#" -4.84918
cap "A_MUX_6/VSS" "A_MUX_6/IN2" 2.08657
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/IN2" 0.744204
cap "A_MUX_6/SEL" "ITAIL_SRC" 0.04174
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "A_MUX_6/SEL" -1.66318
cap "A_MUX_6/SEL" "A_MUX_6/VDD" 248.881
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_1/CLK" -0.576336
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/Tr_Gate_0/a_174_n81#" -2.54292
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_0/a_174_n81#" -0.0700678
cap "A_MUX_6/SEL" "A_MUX_6/OUT" 0.544825
cap "A_MUX_6/SEL" "A_MUX_6/IN2" 0.0753144
cap "A_MUX_6/VDD" "A_MUX_6/IN2" -7.93518
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/CLK" 126.534
cap "A_MUX_6/VDD" "A_MUX_6/VSS" 71.798
cap "A_MUX_6/VDD" "A_MUX_6/IN1" 2.14878
cap "A_MUX_6/OUT" "A_MUX_6/Tr_Gate_1/CLK" -0.364477
cap "A_MUX_6/SEL" "A_MUX_6/VSS" -1.41567
cap "A_MUX_6/OUT" "A_MUX_6/VSS" -0.0678954
cap "A_MUX_6/Tr_Gate_0/nmos_3p3_UKFAHE_2/a_50_n84#" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -0.000340461
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -1.69146
cap "A_MUX_6/VDD" "A_MUX_6/SEL" 66.1563
cap "A_MUX_6/VDD" "A_MUX_6/OUT" 8.08375
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -4.84873
cap "A_MUX_6/SEL" "A_MUX_6/OUT" -3.72436
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 50.7503
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_1/CLK" -0.649676
cap "A_MUX_6/SEL" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -8.21916
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.115642
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/Tr_Gate_1/VSS" -0.285653
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/VDD" 5.26732
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/VSS" 4.04805
cap "A_MUX_6/Tr_Gate_1/VSS" "RES_74k_1/M" 0.0637482
cap "A_MUX_6/OUT" "A_MUX_6/IN1" 10.0093
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/CLK" 0.250943
cap "A_MUX_6/INV_2_0/a_195_417#" "A_MUX_6/Tr_Gate_1/VSS" -0.815992
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0381546
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/a_174_n81#" 0.143477
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n1190#" "A_MUX_6/IN1" 1.11277
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_1/a_n50_n128#" "A_MUX_6/IN1" 0.188659
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/IN1" 3.94497
cap "RES_74k_1/M" "A_MUX_6/Tr_Gate_1/VSS" 0.0637482
cap "A_MUX_6/Tr_Gate_1/OUT" "A_MUX_6/IN1" 9.86541
cap "A_MUX_6/Tr_Gate_1/VDD" "A_MUX_6/IN1" 0.610362
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n568#" "A_MUX_6/IN1" 0.304413
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n362#" "A_MUX_6/IN1" 0.452146
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n1396#" "A_MUX_6/IN1" 1.11277
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_466#" "A_MUX_6/IN1" 5.11161
cap "RES_74k_1/w_8016_n69#" "A_MUX_6/IN1" 30.6602
cap "RES_74k_1/M" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_466#" 0.0275716
cap "RES_74k_1/w_8016_n69#" "RES_74k_1/M" 1.73814
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 320.555
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n2210_n1190#" 0.799435
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_n2224#" 4.76618
cap "RES_74k_1/w_4716_759#" "VDD_TEST" 3.23351
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "A1" 5.0166
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "A1" 20.8112
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 33.0139
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 63.6678
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "A1" 7.74252
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1988_n100#" -0.00213235
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_2/a_1172_n100#" -0.0366811
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/G2_1" -1.42109e-14
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/G1_1" -0.007258
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/SD2_1" -0.118419
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/SD2_1" 0.00547785
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 0.101517
cap "Current_Mirror_Top_0/G2_1" "Current_Mirror_Top_0/SD2_1" 0.115885
cap "Current_Mirror_Top_0/G1_1" "Current_Mirror_Top_0/SD2_1" 0.0132353
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G2_1" -0.0876195
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G1_1" -2.3288
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/SD2_1" 0.649086
cap "Current_Mirror_Top_0/G1_1" "Current_Mirror_Top_0/VDD" 3.05206
cap "Current_Mirror_Top_0/SD2_1" "Current_Mirror_Top_0/VDD" 0.0129985
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/SD2_1" 0.0684518
cap "A_MUX_1/VSS" "A_MUX_1/IN2" -8.88178e-16
cap "A_MUX_1/SEL" "A_MUX_1/IN2" -4.32646
cap "A_MUX_1/IN2" "A_MUX_1/Tr_Gate_0/OUT" 1.14119
cap "A_MUX_1/IN2" "A_MUX_1/VSS" 57.7492
cap "A_MUX_1/SEL" "A_MUX_1/VSS" 0.25785
cap "A_MUX_1/SEL" "m1_20370_13811#" 0.95899
cap "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_1/CLK" 0.594177
cap "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_0/OUT" 9.46681
cap "A_MUX_1/SEL" "A_MUX_1/IN2" -0.141904
cap "A_MUX_1/SEL" "A_MUX_1/VSS" 41.3534
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_50_n84#" "A_MUX_1/SEL" 0.0157431
cap "A_MUX_1/SEL" "A_MUX_1/VDD" -0.319057
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "A_MUX_1/SEL" 0.0351452
cap "A_MUX_1/Tr_Gate_0/OUT" "A_MUX_1/IN2" 0.0873269
cap "A_MUX_1/SEL" "DN" 1.50486
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 10.0055
cap "A_MUX_1/IN1" "A_MUX_1/VDD" 6.03806
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/OUT" 37.7099
cap "A_MUX_1/IN1" "A_MUX_1/VSS" 156.929
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/SEL" 0.00978399
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/CLK" 8.79897
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/SEL" 0.0257309
cap "A_MUX_1/IN1" "A_MUX_1/SEL" 6.20191
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.642069
cap "A_MUX_1/IN1" "A_MUX_1/VDD" -0.165602
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/Tr_Gate_1/OUT" 0.0458526
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" -3.06286
cap "A_MUX_1/IN1" "S2" 66.9062
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.356975
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/CLK" 1.31224
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.00183981
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 42.8977
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/VSS" 103.047
cap "A_MUX_1/Tr_Gate_1/VSS" "S2" 17.3986
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/OUT" 6.11955
cap "PFD_T2_0/w_133_3540#" "S2" 0.860734
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.0429617
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/CLK" 0.0927809
cap "A_MUX_1/IN1" "DN" 0.165027
cap "PFD_T2_0/INV_mag_0/IN" "S2" 13.5176
cap "PFD_T2_0/Buffer_V_2_1/VDD" "S2" 7.90213
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 3.05658
cap "S2" "PFD_T2_0/Buffer_V_2_1/IN" 9.93892
cap "S2" "PFD_T2_0/PFD_2_0/a_1742_n655#" 2.39822
cap "S2" "PFD_T2_0/PFD_2_0/a_172_278#" 1.27136
cap "S2" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 1.17471
cap "S2" "PFD_T2_0/INV_mag_0/VSS" 0.50198
cap "PFD_T2_0/Buffer_V_2_1/VDD" "DN_INPUT" 0.743614
cap "S2" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 0.214929
cap "S2" "PFD_T2_0/INV_mag_0/IN" 11.7094
cap "S2" "PFD_T2_0/Buffer_V_2_1/VDD" 17.5265
cap "PFD_T2_0/UP" "S2" 1.68523
cap "PFD_T2_0/INV_mag_0/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" 2.66222
cap "S2" "PFD_T2_0/Buffer_V_2_1/IN" 2.43755
cap "S2" "PFD_T2_0/INV_mag_0/VSS" 2.49912
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/VDD" 1.26193
cap "PFD_T2_0/PFD_2_0/a_1742_n655#" "S2" 9.28578
cap "S2" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 4.2328
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/VDD" -0.330365
cap "PFD_T2_0/INV_mag_0/IN" "S2" 0.0180191
cap "S2" "PFD_T2_0/Buffer_V_2_1/VDD" 16.5921
cap "DN_INPUT" "S2" -0.0938681
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_0/CLK" 0.852743
cap "PFD_T2_0/INV_mag_0/VSS" "A_MUX_3/Tr_Gate_0/CLK" 5.87041
cap "PFD_T2_0/INV_mag_0/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" 20.418
cap "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n138_n84#" "A_MUX_3/Tr_Gate_0/CLK" 9.42952
cap "A_MUX_3/Tr_Gate_0/CLK" "PFD_T2_0/UP" 0.753995
cap "PFD_T2_0/UP" "PFD_T2_0/Buffer_V_2_1/VDD" 12.8275
cap "A_MUX_3/SEL" "DN" 0.837032
cap "A_MUX_3/VSS" "VDD" 0.290553
cap "A_MUX_3/VSS" "A_MUX_3/IN2" 9.23334
cap "A_MUX_3/VSS" "DN" 9.01163
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_0/a_n138_n84#" "A_MUX_3/IN2" 8.33622
cap "A_MUX_3/SEL" "A_MUX_3/IN2" 0.698655
cap "A_MUX_3/SEL" "DN" 3.89767
cap "A_MUX_3/IN2" "DN" 5.89944
cap "CP_1_0/ITAIL" "CP_1_0/VDD" 2.15042
cap "CP_1_0/ITAIL" "UP" 0.184081
cap "UP" "CP_1_0/ITAIL" -3.55271e-15
cap "CP_1_0/VDD" "CP_1_0/ITAIL" 2.2998
cap "CP_1_0/pmos_3p3_MDK7F7_15/a_n148_n36#" "CP_1_0/ITAIL" -0.124206
cap "A_MUX_6/SEL" "A_MUX_6/IN2" 0.0874145
cap "A_MUX_6/Tr_Gate_0/VDD" "A_MUX_6/IN2" -0.312351
cap "A_MUX_6/IN2" "A_MUX_6/Tr_Gate_0/OUT" -1.17213
cap "A_MUX_6/VSS" "ITAIL_SRC" 5.51273
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/VSS" 4.10004
cap "A_MUX_6/VSS" "A_MUX_6/IN2" 66.0523
cap "ITAIL_SRC" "A_MUX_6/IN2" 0.476656
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/IN2" -1.46337
cap "A_MUX_6/SEL" "A_MUX_6/VSS" -17.3369
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/VSS" 233.546
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/SEL" 96.5351
cap "A_MUX_6/SEL" "A_MUX_6/IN2" 0.119815
cap "A_MUX_6/SEL" "ITAIL_SRC" 0.00121517
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/IN2" -8.10441
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/VSS" 145.177
cap "RES_74k_1/M" "A_MUX_6/Tr_Gate_1/VSS" 4.23926
cap "A_MUX_6/Tr_Gate_1/VDD" "A_MUX_6/IN1" 0.0503603
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/Tr_Gate_1/VSS" 3.93053
cap "A_MUX_6/Tr_Gate_1/OUT" "A_MUX_6/IN1" 0.143939
cap "RES_74k_1/M" "A_MUX_6/IN1" 1.80214
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/IN1" 59.5932
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/IN1" 8.18757
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/IN1" 0.00359
cap "VDD" "RES_74k_1/w_8016_n69#" 7.55538
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n2018#" "RES_74k_1/M" 0.231651
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" "A_MUX_6/IN1" 0.569093
cap "A_MUX_6/IN1" "RES_74k_1/M" 1.6822
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/IN1" 0.838906
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" "RES_74k_1/M" 14.2677
cap "A_MUX_6/Tr_Gate_1/VSS" "RES_74k_1/M" 4.23926
cap "RES_74k_1/M" "RES_74k_1/w_8016_n69#" 158.712
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" "VDD" 0.532654
cap "RES_74k_1/M" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n2018#" 0.0399858
cap "RES_74k_1/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" 4.03526
cap "RES_74k_1/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" 18.1512
cap "RES_74k_1/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n2224#" 16.2881
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "m1_47615_8150#" 254.912
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_n2224#" "m1_47615_8150#" 5.34232
cap "VDD_TEST" "RES_74k_1/w_4716_759#" 2.61994
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "A1" 5.16285
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "A1" 12.234
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 22.2372
cap "m1_47615_8150#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 82.2033
cap "m1_47615_8150#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 45.5282
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "cap_11p_0/P" 85.3807
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "cap_11p_0/P" 16.8932
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "A1" 46.1168
cap "A1" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 4.5515
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_sink_dn" 0.00667734
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_up" -0.00302666
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_dn" 0.00298661
cap "Current_Mirror_Top_0/SD1_1" "Current_Mirror_Top_0/G_source_up" -0.0545032
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/SD1_1" -2.89515
cap "Current_Mirror_Top_0/SD1_1" "Current_Mirror_Top_0/G_sink_dn" -0.30495
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G1_1" -0.426876
cap "Current_Mirror_Top_0/SD1_1" "Current_Mirror_Top_0/G_source_dn" -0.0757912
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/SD1_1" -1.03226
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/G1_2" 2.77847
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G1_2" 1.18112
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_dn" 0.722955
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/G_sink_up" -0.137519
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G1_1" 3.01372
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_sink_up" 3.45601
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G1_2" -1.73293
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/VSS" 169.543
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_dn" 0.893575
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/SD1_1" -2.89515
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/SD1_1" 1.59718
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G1_1" -1.63136
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_up" -0.127872
cap "Current_Mirror_Top_0/SD1_1" "Current_Mirror_Top_0/G_sink_up" -0.0714125
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/A2" -0.173315
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL_SINK" 0.0496957
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VDD" -1.10563
cap "m1_n63_7228#" "Current_Mirror_Top_0/VSS" 0.462764
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 60.6809
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/VDD" 1.57467
cap "Current_Mirror_Top_0/VSS" "m1_n63_7228#" 0.898293
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 4.01168
cap "A_MUX_1/SEL" "DN" 1.38244
cap "A_MUX_1/VSS" "A_MUX_1/IN1" 14.4681
cap "A_MUX_1/SEL" "A_MUX_1/IN1" 2.12265
cap "A_MUX_1/INV_2_0/OUT" "A_MUX_1/IN1" 0.576127
cap "A_MUX_6/IN2" "VDD" 5.77152
cap "A_MUX_6/VSS" "VDD" 4.10004
cap "A_MUX_6/SEL" "VDD" 6.73426
cap "VDD" "A_MUX_6/VSS" 12.1724
cap "VDD" "A_MUX_6/VSS" 18.0031
cap "VDD" "A_MUX_6/IN1" 7.16498
cap "A_MUX_6/Tr_Gate_1/VSS" "VDD" 2.80191
cap "RES_74k_1/w_8016_n69#" "VDD" 9.33919
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/G_source_dn" 2.84217e-14
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/SD1_1" -0.00395161
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_dn" -0.317671
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/VSS" 3.91879
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/G_sink_dn" 0.00890668
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/VSS" 3.30688
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/SD1_1" -0.0346732
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/VSS" -0.135249
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_sink_dn" -22.8689
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_source_dn" 2.25957
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/VSS" 4.44909
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_sink_up" 0.0190547
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_2/a_764_n60#" -0.0304144
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/SD1_1" -0.20213
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_up" 0.64264
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/VSS" 0.332024
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_sink_dn" -3.84376
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/G_sink_up" 0.0800549
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/G_source_up" 0.00279592
cap "Current_Mirror_Top_0/G1_2" "Current_Mirror_Top_0/VSS" -1.95883
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/VDD" 4.10078
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/G1_2" 3.23208
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/A2" -0.393727
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/VSS" -1.01865
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" -0.00353148
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/VDD" 1.79147
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/ITAIL_SINK" 7.44976
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/VSS" 27.4683
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/G_sink_dn" 0.543901
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_sink_dn" -10.5239
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/A2" -0.22028
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/VDD" -0.214755
cap "Current_Mirror_Top_0/SD1_1" "Current_Mirror_Top_0/VSS" -1.06655
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/SD1_1" 1.67508
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/VDD" 0.21314
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/A2" -1.36898
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/VSS" 13.4757
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/G_source_dn" 0.413431
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/ITAIL_SINK" -0.477743
cap "Current_Mirror_Top_0/G_source_dn" "m1_n63_7228#" 0.00195922
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" "Current_Mirror_Top_0/ITAIL_SINK" 0.0142527
cap "Current_Mirror_Top_0/VSS" "m1_n63_7228#" 0.75204
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/A2" 3.05158
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_4/a_n764_n104#" "m1_n63_7228#" 0.0918016
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/ITAIL_SINK" 18.118
cap "Current_Mirror_Top_0/G_sink_up" "Current_Mirror_Top_0/ITAIL_SINK" 3.42958
cap "Current_Mirror_Top_0/VDD" "m1_n63_7228#" 0.585904
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL_SINK" 28.8618
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_4/a_n764_n104#" 0.464504
cap "Current_Mirror_Top_0/ITAIL_SINK" "m1_n63_7228#" 0.0253254
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_4/a_n764_n104#" "Current_Mirror_Top_0/ITAIL_SINK" 8.95396
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" "m1_n63_7228#" 0.213237
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL_SINK" -1.10563
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL_SINK" 0.166857
cap "Current_Mirror_Top_0/A2" "m1_n63_7228#" 0.0165299
cap "Current_Mirror_Top_0/G_sink_up" "m1_n63_7228#" 0.162974
cap "m1_n63_7228#" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_52_n104#" 0.746235
cap "m1_n63_7228#" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n256_n60#" 0.132204
cap "m1_n63_7228#" "Current_Mirror_Top_0/G_source_dn" 0.00673304
cap "m1_n63_7228#" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_2/a_52_n104#" 0.980928
cap "m1_n63_7228#" "Current_Mirror_Top_0/ITAIL_SINK" 0.55769
cap "Current_Mirror_Top_0/VDD" "m1_n63_7228#" 2.27818
cap "m1_n63_7228#" "Current_Mirror_Top_0/G_source_up" 0.281808
cap "Current_Mirror_Top_0/VSS" "m1_n63_7228#" 1.51419
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/A1" 0.0615767
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_source_up" -0.221135
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_0/a_764_n60#" "Current_Mirror_Top_0/G_source_up" -0.0109358
cap "F_IN" "Current_Mirror_Top_0/G_source_up" 0.910356
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_up" -0.00620583
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/G_source_dn" 0.249858
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/ITAIL_SRC" 0.0778295
cap "Current_Mirror_Top_0/VDD" "F_IN" 11.032
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/G_source_up" 4.54747e-13
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/A2" -0.22028
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/VDD" 0.202469
cap "Current_Mirror_Top_0/G_source_up" "F_IN" 6.1591
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/A1" 0.147132
cap "Current_Mirror_Top_0/A1" "F_IN" -0.0734826
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/G_source_up" 0.479927
cap "Current_Mirror_Top_0/A1" "Current_Mirror_Top_0/ITAIL_SRC" 0.113414
cap "Current_Mirror_Top_0/ITAIL_SRC" "m1_n63_7228#" 0.244159
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/ITAIL_SRC" 2.49698
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" "F_IN" 3.26017
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/A1" -0.00462111
cap "Current_Mirror_Top_0/VDD" "m1_n63_7228#" 1.01626
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/ITAIL_SRC" 2.97178
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" "Current_Mirror_Top_0/A1" 0.0271515
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" "Current_Mirror_Top_0/G_source_dn" -2.84217e-14
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" "m1_n63_7228#" 1.75455
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/ITAIL_SRC" -0.477743
cap "Current_Mirror_Top_0/VDD" "F_IN" 6.36842
cap "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" "Current_Mirror_Top_0/ITAIL_SRC" 11.608
cap "Current_Mirror_Top_0/G_source_dn" "m1_n63_7228#" 0.101879
cap "Current_Mirror_Top_0/VDD" "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" -0.00219174
cap "m1_n63_7228#" "Current_Mirror_Top_0/ITAIL_SRC" 0.838183
cap "Current_Mirror_Top_0/G_source_up" "m1_n63_7228#" 0.572309
cap "m1_n63_7228#" "Current_Mirror_Top_0/G_source_up" 1.37324
cap "Current_Mirror_Top_0/G_source_dn" "m1_n63_7228#" 0.659838
cap "m1_n63_7228#" "Current_Mirror_Top_0/VDD" 4.38745
cap "Current_Mirror_Top_0/G_source_up" "F_IN" 0.509735
cap "F_IN" "Current_Mirror_Top_0/A1" 0.825136
cap "F_IN" "Current_Mirror_Top_0/pmos_3p3_DVJ9E7_0/a_n152_n104#" 3.40701
cap "F_IN" "Current_Mirror_Top_0/ITAIL_SRC" 0.228507
cap "F_IN" "Current_Mirror_Top_0/VDD" 17.5594
cap "F_IN" "Current_Mirror_Top_0/G_source_dn" 0.927152
cap "F_IN" "Current_Mirror_Top_0/A1" 0.667197
cap "F_IN" "Current_Mirror_Top_0/VDD" 10.1766
cap "F_IN" "Current_Mirror_Top_0/ITAIL_SRC" 0.228621
cap "F_IN" "Current_Mirror_Top_0/pfet_03v3_TTE2U8_1/a_664_n104#" 1.66894
cap "F_IN" "Current_Mirror_Top_0/G_source_dn" 0.927152
cap "VDD_TEST" "cap_240p_0/P" 0.275846
cap "VDD_TEST" "cap_240p_0/P" 7.34654
cap "cap_240p_0/P" "VDD_TEST" 1.23215
cap "cap_240p_0/P" "VDD_TEST" 0.279107
cap "VDD_TEST" "cap_240p_0/P" 0.283558
cap "cap_240p_0/P" "VDD_TEST" 0.213544
cap "cap_240p_0/P" "VDD_TEST" 7.34654
cap "cap_240p_0/P" "m1_41677_12061#" 153.008
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/OUT1" 4.44089e-16
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" -1.77636e-15
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 3.55271e-15
cap "7b_divider_magic_1/a_n441_n9366#" "m1_20370_13811#" -2.22045e-16
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" -3.55271e-15
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" -1.77636e-15
cap "VDD_TEST" "cap_240p_0/P" 29.6041
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" 0.0480727
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" 3.0468
cap "VDD_TEST" "cap_240p_0/P" 0.860512
cap "VDD_TEST" "cap_240p_0/P" 1.12471
cap "VDD_TEST" "cap_240p_0/P" 1.14265
cap "VDD_TEST" "cap_240p_0/P" 29.6041
cap "cap_240p_0/P" "m1_41677_12061#" 39.8891
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 101.804
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 152.741
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 101.234
cap "VDD_TEST" "Tappered_Buffer_6/VSS" -25.6394
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 220.155
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 38.8642
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" -58.9826
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 1.13687e-13
cap "m1_n63_7228#" "7b_divider_magic_1/a_n441_n9366#" 5.68434e-14
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" -95.0183
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 1.13687e-13
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" -104.068
cap "VDD_TEST" "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" 1.42109e-13
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "VDD_TEST" 1.42109e-13
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "7b_divider_magic_1/OUT1" -104.068
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "VDD_TEST" 1.42109e-13
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" -104.068
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 1.13687e-13
cap "VDD_TEST" "7b_divider_magic_1/OUT1" 5.60331
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/OUT1" -58.0871
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 7.60637
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 1.13687e-13
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 1.13687e-13
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 1.13687e-13
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 1.13687e-13
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" -1.42109e-14
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 11.4566
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" 42.0163
cap "VDD_TEST" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 87.5636
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" "VDD_TEST" 0.109425
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30850_n36780#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 11.5342
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.000156293
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/a_2996_n3001#" 5.22045
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 16.2638
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 89.5541
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/OUT" 0.00532252
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 6.71806
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 105.11
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/OUT1" 0.464861
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/VSS" -0.137181
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_6/VSS" 1.044e-05
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 50.9571
cap "Tappered_Buffer_6/VSS" "VDD_TEST" 3.07784
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" "VDD_TEST" 112.983
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" "Tappered_Buffer_6/VSS" 0.44966
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_356_n280#" "VDD_TEST" 430.867
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 45.4414
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 296.03
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" "7b_divider_magic_1/OUT1" 4.91068
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_356_n280#" "7b_divider_magic_1/OUT1" 6.01871
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" 5.67192
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n868_n280#" 7.59116
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/VSS" 45.0849
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" "Tappered_Buffer_6/VSS" 0.516882
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/a_138_n2984#" 1.08204
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 55.8139
cap "m1_n63_7228#" "Tappered_Buffer_6/nmos_3p3_7NPLVN_0/a_n1480_n280#" 11.4745
cap "Tappered_Buffer_6/a_138_n2984#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 0.0527958
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VOUT" 2.59165
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 8.88976
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_7NPLVN_0/a_n1480_n280#" 0.830134
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VOUT" 3.12849
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 13.5456
cap "m1_n63_7228#" "Tappered_Buffer_6/a_138_n2984#" 16.8426
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 19.7551
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.11689
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.550775
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/inverter_magic_0/VDD" "Tappered_Buffer_6/IN" 12.4987
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/inverter_magic_0/VDD" 1.90945
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/Q" 3.12849
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "Tappered_Buffer_6/IN" 0.928219
cap "Tappered_Buffer_6/VSS" "PRE_SCALAR" 8.88178e-16
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/VSS" 0.620856
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" 7.30355
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" 3.66909
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_6/VSS" 20.9726
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 16.2638
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 9.78675
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/VSS" 7.24695
cap "Tappered_Buffer_6/a_2996_n3001#" "Tappered_Buffer_6/VSS" 0.317203
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_6/OUT" 0.197824
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" "Tappered_Buffer_6/VSS" 19.1418
cap "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_6/VSS" 4.40081
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/VSS" 1.0568
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 6.60365
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_6/OUT" 13.2237
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/VSS" 54.6962
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" 1.00365
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/OUT" 17.0541
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_6/VSS" 8.75467
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" -2.84217e-14
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" -0.974692
cap "VDD_TEST" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.00429966
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_356_n280#" "VDD_TEST" 397.946
cap "Tappered_Buffer_6/nmos_3p3_JEEAMQ_0/a_664_n324#" "VDD_TEST" 30.5239
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 145.178
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1376_n628#" "VDD_TEST" 50.4327
cap "VDD_TEST" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" 574.502
cap "VDD_TEST" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" 32.5718
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_n628#" "VDD_TEST" 500.444
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" "m1_n63_7228#" 0.961383
cap "Tappered_Buffer_6/a_548_n1560#" "VDD_TEST" 0.00151947
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" 0.305803
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "m1_n63_7228#" 24.8513
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/IN" 101.752
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 0.153121
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 36.854
cap "Tappered_Buffer_6/a_138_n2984#" "m1_n63_7228#" 0.90059
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "m1_n63_7228#" 33.4586
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" "m1_n63_7228#" 8.54831
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 13.8843
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/IN" 7.31718
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/IN" "m1_n63_7228#" 3.88012
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" "m1_n63_7228#" 3.63594
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 0.0159074
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "Tappered_Buffer_6/IN" 1.61606
cap "Tappered_Buffer_6/a_548_n1560#" "m1_n63_7228#" 16.8345
cap "Tappered_Buffer_6/nmos_3p3_JEEAMQ_0/a_152_n280#" "m1_n63_7228#" 4.7971
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.35457
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "m1_n63_7228#" 17.7945
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "Tappered_Buffer_6/IN" 0.0590793
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VOUT" "m1_n63_7228#" 3.80765
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1480_n628#" "m1_n63_7228#" 4.03307
cap "Tappered_Buffer_6/IN" "m1_n63_7228#" 20.3483
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.15531
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/w_n530_n410#" "m1_n63_7228#" 6.38593
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" "m1_n63_7228#" 4.34373
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/a_138_n2984#" 0.122537
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/w_n530_n410#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 1.01558
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 2.76433
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 23.2791
cap "7b_divider_magic_1/divide_by_2_1/VDD" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" -2.27374e-13
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2892_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 2.57068
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_n256_n280#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 0.414677
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 23.3496
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/VDD" 100.584
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 1.29364
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 53.786
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 44.5343
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.0407683
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/a_n441_n9366#" 1.8402
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/VDD" 1.06188
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.0135894
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.573336
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.0633379
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_548_n1560#" 111.273
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_68#" 530.135
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/IN" 2.26595
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.0886731
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1376_n628#" 165.357
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/a_n664_n280#" 1.37934
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_68#" -1.42109e-14
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_4254_n29#" 168.604
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_n628#" "Tappered_Buffer_6/VDD" 8.80618
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" 135.952
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/IN" 5.68434e-14
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.0382464
cap "Tappered_Buffer_6/a_548_n1560#" "m1_n63_7228#" 0.65441
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/VDD" 0.0473492
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" -2.27374e-13
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/VDD" 0.0439217
cap "m1_n63_7228#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1480_n628#" 7.88171
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 0.0650758
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "m1_n63_7228#" 39.1842
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" "m1_n63_7228#" 14.0123
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1072_n280#" "m1_n63_7228#" 0.823969
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_68#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.46521
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" "m1_n63_7228#" 1.51835
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/IN" "m1_n63_7228#" 4.57119
cap "m1_n63_7228#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" 1.02903
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/VDD" 5.51114
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/IN" 31.5623
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 1.42109e-14
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.0478162
cap "Tappered_Buffer_6/VDD" "m1_n63_7228#" 17.3208
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" "m1_n63_7228#" 16.5821
cap "Tappered_Buffer_6/a_548_n1560#" "m1_n63_7228#" 13.5696
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 10.5867
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_68#" 0.161981
cap "m1_n63_7228#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_68#" 19.1794
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" "m1_n63_7228#" 7.19974
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 3.02855
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/IN" 38.7679
cap "Tappered_Buffer_6/IN" "m1_n63_7228#" 31.6323
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 2.82315
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 13.317
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/VDD" 6.51408
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/IN" 37.604
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" "m1_n63_7228#" 6.21909
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "m1_n63_7228#" 42.1574
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_n256_n280#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 0.565324
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2892_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 0.0455961
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 0.64697
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "m1_n63_7228#" 23.6025
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.000757141
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2892_68#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" 2.72172
cap "7b_divider_magic_1/VDD" "7b_divider_magic_1/a_n441_n9366#" 0.31913
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 21.0025
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.633368
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 35.7891
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2600_n628#" 6.57603
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "7b_divider_magic_1/VDD" -0.0353838
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 19.4197
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/VDD" 35.75
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/m1_25505_n1419#" 0.0866813
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/a_n441_n9366#" 10.0966
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" 0.0629262
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.107933
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/a_n441_n9366#" 15.521
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VDD" 0.00937408
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 19.789
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.481749
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2600_n628#" "7b_divider_magic_1/a_n441_n9366#" 2.19203
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_3/a_272_n112#" 0.139386
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 73.4674
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/VDD" 1.24809
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1376_n628#" "Tappered_Buffer_6/VDD" 0.995516
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 64.1963
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.589682
cap "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/a_n664_n280#" "Tappered_Buffer_6/VDD" 0.509501
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" 0.153103
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/OUT" "Tappered_Buffer_6/VDD" 0.900954
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_n628#" "Tappered_Buffer_6/VDD" 0.00527444
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_4254_n29#" 2.19203
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 106.912
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/a_548_n1560#" 0.235014
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1684_n672#" "Tappered_Buffer_6/VDD" 3.68144
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" 0.00949991
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/VDD" 1.77613
cap "Tappered_Buffer_6/a_4254_n29#" "Tappered_Buffer_6/VDD" 50.7332
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_1/a_272_n112#" 0.195513
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_548_n1560#" 9.77379
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_68#" "Tappered_Buffer_6/VDD" 17.1733
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/VDD" 17.5303
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/VDD" 1.01866
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" "Tappered_Buffer_6/VDD" 1.71755
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/VDD" 101.679
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_1/a_272_n112#" "Tappered_Buffer_6/VDD" 2.90163
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/a_548_n1560#" 0.017484
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/a_548_n1560#" 0.151625
cap "m1_n63_7228#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_560_n280#" 4.38613
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 0.0652547
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.332573
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/IN" 0.0353081
cap "m1_n63_7228#" "Tappered_Buffer_6/a_548_n1560#" 14.9091
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 73.4674
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/VDD" 0.263251
cap "m1_n63_7228#" "Tappered_Buffer_6/VDD" 19.7403
cap "m1_n63_7228#" "Tappered_Buffer_6/IN" 8.56776
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.109896
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 0.110267
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_6/nmos_3p3_F2UGVV_0/a_164_n112#" "m1_n63_7228#" 0.350041
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/OUT" "m1_n63_7228#" 13.1104
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/VDD" "m1_n63_7228#" 24.1957
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1072_n280#" "m1_n63_7228#" 0.325862
cap "Tappered_Buffer_6/a_548_n1560#" "m1_n63_7228#" 2.67502
cap "Tappered_Buffer_6/VDD" "m1_n63_7228#" 23.1307
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 20.1904
cap "7b_divider_magic_1/VDD" "m1_n63_7228#" 47.1594
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/IN" "m1_n63_7228#" 6.30045
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" "m1_n63_7228#" 6.98891
cap "Tappered_Buffer_6/IN" "m1_n63_7228#" 7.53205
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/IN" 1.13531
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_6/nmos_3p3_F2UGVV_0/a_n252_n112#" "m1_n63_7228#" 0.854755
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" "m1_n63_7228#" 8.90036
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/OUT" 6.22424
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" 35.4423
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" 0.874073
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 5.97466
cap "m1_n63_7228#" "7b_divider_magic_1/VDD" 24.5663
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/VDD" 1.84096
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "7b_divider_magic_1/VDD" 1.3844
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_1066_382#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" 0.226809
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_560_n280#" 0.247384
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_868_n324#" 0.195583
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/VDD" 1.37231
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_664_n324#" 0.407465
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_460_n324#" 0.199658
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n664_n280#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" 0.247384
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/OUT" 0.0844082
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_1/a_272_n112#" 1.42109e-14
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n968_n324#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" 0.0855676
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_460_n324#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" 0.207807
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" 18.8575
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n560_n324#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" 0.407465
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n764_n324#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" 0.407465
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1072_n280#" "7b_divider_magic_1/m1_25505_n1419#" 0.247384
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1580_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.407465
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n968_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.321897
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1480_n280#" "7b_divider_magic_1/m1_25505_n1419#" 0.247384
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_256_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.35042
cap "7b_divider_magic_1/m1_25505_n1419#" "m1_n63_7228#" 0.352955
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1172_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.407465
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" 0.0343188
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/m1_25505_n1419#" 2.90432
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1376_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.407465
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "m1_n63_7228#" 0.289787
cap "7b_divider_magic_1/OR_magic_1/VOUT" "m1_n63_7228#" 0.270236
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/OUT" 1.00132
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "m1_n63_7228#" 0.0158669
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" 0.508529
cap "7b_divider_magic_1/m1_25505_n1419#" "m1_n63_7228#" 0.575991
cap "7b_divider_magic_1/OR_magic_1/VDD" "m1_n63_7228#" 0.997218
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" 0.872936
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/inverter_magic_0/VOUT" "m1_n63_7228#" 0.441968
cap "m1_n63_7228#" "7b_divider_magic_1/OR_magic_1/VOUT" 1.20948
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" 2.16809
cap "m1_n63_7228#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/inverter_magic_0/VOUT" 0.601972
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/a_n441_n9366#" 0.0714113
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/VDD" 1.89325
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" 0.0512822
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 3.77473
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 1.57975
cap "7b_divider_magic_1/VDD" "7b_divider_magic_1/7b_counter_0/VSS" 1.76594
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 0.0310507
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 0.224198
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0380239
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.22072
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.159408
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 1.62039
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.121419
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 0.0773801
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/VSS" 0.639526
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/VDD" 0.266473
cap "7b_divider_magic_1/OR_magic_1/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.16232
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 0.0145785
cap "F_IN" "7b_divider_magic_1/OR_magic_1/VDD" 4.53608
cap "F_IN" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.649645
cap "7b_divider_magic_1/OR_magic_1/VOUT" "F_IN" 1.64931
cap "7b_divider_magic_1/OR_magic_1/VSS" "F_IN" 0.0555046
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" "F_IN" 0.162697
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/a_n441_n9366#" 0.207091
cap "7b_divider_magic_1/a_n441_n9366#" "F_IN" -61.8403
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/VDD" 1.89325
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 13.9116
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" 0.175527
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/VDD" 91.6573
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" 85.3335
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" 1.35483
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 5.96133
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_1066_382#" 0.298631
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 130.436
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" 2.02786
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 0.224198
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/VDD" 1.76594
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 0.0241661
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 44.8612
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 132.294
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" 38.3222
cap "7b_divider_magic_1/7b_counter_0/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 19.8769
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" 0.876224
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" 0.72039
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 9.87391
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/D" 0.216872
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" 77.8734
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/m1_23587_4860#" 13.857
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_1066_382#" 0.407032
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1282_908#" 0.311141
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" 1.45949
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.963388
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 0.29092
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.999231
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.48604
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/nmos_3p3_F2UGVV_0/a_n52_n112#" 0.402638
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/m1_25505_n1419#" -0.198771
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 17.1072
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 118.215
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_4/VOUT" 1.28582
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 115.666
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 0.115946
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1282_908#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.682166
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/pmos_3p3_VRY6F7_0/a_56_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.46203
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -4.13616
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 5.73016
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" -0.0808905
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 156.078
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" 6.05834
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 5.19602
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.42473
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.36434
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 86.3147
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/OR_magic_1/A" 1.53144
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.895
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 90.5851
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.774629
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 180.259
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 26.0934
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.258144
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 219.346
cap "7b_divider_magic_1/OR_magic_1/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 19.0071
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.711305
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.453637
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 6.35924
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 7.93439
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/SEL" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.94889
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/OR_magic_1/B" 0.691991
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.695454
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 53.7751
cap "7b_divider_magic_1/D2_4" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.185886
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 8.24344
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 58.5913
cap "7b_divider_magic_1/OR_magic_1/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.33988
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.626332
cap "7b_divider_magic_1/OR_magic_1/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 46.0923
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 8.52974
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.11408
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 299.055
cap "7b_divider_magic_1/OR_magic_1/A" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 83.7035
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.23594
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 5.4794
cap "7b_divider_magic_1/OR_magic_1/B" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 78.1783
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 9.05675
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.0821099
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 3.97796
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.485667
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.18088
cap "7b_divider_magic_1/OR_magic_1/A" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 51.1604
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.544222
cap "7b_divider_magic_1/D2_4" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.24265
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.571903
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/inverter_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 13.3554
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 300.869
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 62.6007
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.71633
cap "7b_divider_magic_1/OR_magic_1/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 13.3591
cap "7b_divider_magic_1/OR_magic_1/B" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 231.36
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 66.9294
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/OR_magic_1/VSS" -1.35394
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 6.02049
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VSS" 34.0837
cap "7b_divider_magic_1/m1_25505_n1419#" "7b_divider_magic_1/OR_magic_1/VSS" -1.15664
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/m1_29985_n364#" -2.47686
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/m1_22670_n1351#" -2.36078
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/VDD" 1.89325
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.207091
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" "7b_divider_magic_1/7b_counter_0/VSS" 0.226809
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" 0.00189042
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/LD" 0.035443
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" 3.30374
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/VSS" 5.96133
cap "7b_divider_magic_1/7b_counter_0/VDD" "7b_divider_magic_1/7b_counter_0/VSS" 1.76594
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0311399
cap "7b_divider_magic_1/7b_counter_0/LD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.122826
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0441632
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" 0.0684409
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" 0.434799
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" 1.95583
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.38981
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0507703
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" 0.577101
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.25854
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.154277
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" 0.583486
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/D2_4" 0.892665
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/m1_25505_n1419#" -0.315913
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.933255
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 4.57333
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VSS" 75.916
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.420353
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" 1.12299
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.100135
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.4529
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VSS" 25.3919
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/VDD" 2.36201
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.05695
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/LD" 0.188755
cap "7b_divider_magic_1/7b_counter_0/VDD" "D10" -3.46945e-18
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 5.61553
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/VDD" 1.69449
cap "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VIN" "D10" -1.11022e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.0129834
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.519242
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VIN" 51.1765
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" 0.0177507
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/VDD" 27.4534
cap "D10" "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" 84.6208
cap "7b_divider_magic_1/7b_counter_0/3_inp_AND_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS" 1.42109e-14
cap "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VIN" 0.174258
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS" 3.17645
cap "7b_divider_magic_1/7b_counter_0/3_inp_AND_magic_0/VDD" "D10" -1.13687e-13
cap "D10" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS" 7.10543e-15
cap "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/VDD" 1.47028
cap "D10" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VIN" 1.42109e-14
cap "D10" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 1.42109e-14
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/VDD" -1.42109e-14
cap "D10" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/VDD" -0.405846
cap "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.00428974
cap "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.00932879
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VDD" "D10" -4.33681e-19
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" 34.2622
cap "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VIN" 277.32
cap "7b_divider_magic_1/7b_counter_0/3_inp_AND_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" 3.11039
cap "7b_divider_magic_1/7b_counter_0/3_inp_AND_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" 0.0484575
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" 1.00917
cap "D10" "7b_divider_magic_1/7b_counter_0/3_inp_AND_magic_0/VOUT" 1.11022e-16
cap "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/7b_counter_0/NAND_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 1.68975
cap "D10" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" 5.55112e-17
cap "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VIN" 0.100783
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" -0.247888
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" 6.27597
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_4966_11762#" -2.92234
cap "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" 12.1139
cap "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 187.795
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" 1.52642
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" 211.887
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 0.0127779
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" 0.549294
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" -0.462199
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" 225.556
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 6.93867
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_4966_11762#" 0.104423
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_4966_11762#" 0.0682852
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/m1_4966_11762#" 0.773652
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/m1_4966_11762#" 0.0658288
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_4966_11762#" 0.100439
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/m1_4966_11762#" 0.0416443
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 228.668
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" -6.44693
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q6" 0.733046
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" 76.4226
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/A" 1.19807
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/a_1073_377#" 0.858015
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/B" 1.3528
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 42.9924
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q2" -4.44089e-16
cap "7b_divider_magic_1/7b_counter_0/Q6" "m4_n7940_n28288#" -4.44089e-16
cap "m4_n7940_n28288#" "7b_divider_magic_1/a_n441_n9366#" 23.2899
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" -2.22045e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "m4_n7940_n28288#" 2.49912
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/Q6" 76.9822
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 227.424
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q6" -1.77636e-15
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.0023508
cap "7b_divider_magic_1/m2_18585_5865#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" -2.22045e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN1" 1.41444
cap "7b_divider_magic_1/m2_18585_5865#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 2.77556e-17
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.0159459
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.000965889
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" 0.23685
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 0.0319475
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 1.62837
cap "7b_divider_magic_1/m2_18585_5865#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 1.38778e-17
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN1" 0.353518
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/a_1073_377#" 0.499138
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.123053
cap "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 30.8089
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q6" -0.119363
cap "m4_n7940_n28288#" "7b_divider_magic_1/a_n441_n9366#" 13.0226
cap "m4_n7940_n28288#" "D9" 114.001
cap "7b_divider_magic_1/7b_counter_0/Q7" "m4_n7940_n28288#" -0.0965965
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/MDFF_6/LD" -0.0245816
cap "7b_divider_magic_1/m1_2706_n3555#" "m4_n7940_n28288#" 122.023
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.102402
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "m4_n7940_n28288#" -0.0175374
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "m4_n7940_n28288#" -0.127347
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q2" -0.103693
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -0.220835
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -0.0544149
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_2706_n3555#" 14.0247
cap "D9" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.483666
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/Q2" 2.10549
cap "m4_n7940_n28288#" "7b_divider_magic_1/m1_2706_n3555#" -5.9725
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "D9" 76.163
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/m1_2706_n3555#" 0.691124
cap "7b_divider_magic_1/7b_counter_0/Q6" "D9" 22.0355
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_2706_n3555#" 13.0821
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -0.072877
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/m1_2706_n3555#" 2.69052
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -0.443469
cap "D9" "7b_divider_magic_1/7b_counter_0/Q2" 0.620025
cap "m4_n7940_n28288#" "D9" -5.61651
cap "7b_divider_magic_1/m1_2706_n3555#" "D9" -23.7166
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 227.133
cap "7b_divider_magic_1/7b_counter_0/Q7" "D9" 0.390594
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "D9" 0.146998
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 1.42109e-14
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/m1_2706_n3555#" 0.107917
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 53.657
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/m1_2706_n3555#" 0.29696
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/m1_2706_n3555#" 10.7119
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q2" -0.182613
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -6.22516
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -6.12905
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 41.7376
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q6" -2.61371
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "D9" 2.92767
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "D9" 0.220836
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 13.313
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.863906
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/m2_18585_5865#" 0.0215559
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 4.92062
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/m2_18585_5865#" -1.11022e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 1.66999
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" -0.16829
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.980953
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" -1.58622
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.142801
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 28.1284
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 0.515649
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.874871
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 0.507043
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 3.56637
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 12.0001
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 1.29908
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" -1.0518
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.189528
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.207034
cap "7b_divider_magic_1/7b_counter_0/Q1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 14.1141
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.496484
cap "7b_divider_magic_1/7b_counter_0/Q1" "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/VSS" -0.202733
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 1.38323
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 6.8842
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 27.6963
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.130359
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.40943
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/VSS" 0.140805
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" 0.0114295
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/D" 0.134644
cap "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VOUT" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/VSS" 28.2344
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VIN" 5.72587
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VIN" 0.0141616
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 40.4041
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VOUT" 28.2344
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 23.3478
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VSS" 25.0363
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VSS" 267.623
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VDD" 0.00168174
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VSS" 228.668
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VSS" 3.29591
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" 1.19807
cap "7b_divider_magic_1/D2_1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/a_1073_377#" -0.308165
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" "7b_divider_magic_1/D2_1" 0.281005
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" 0.845756
cap "7b_divider_magic_1/D2_1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" 0.0244177
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VDD" "7b_divider_magic_1/D2_1" 0.395371
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/D2_1" -0.30136
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/a_1073_377#" 1.35715
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/D2_1" -0.046433
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/D2_1" 0.259814
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/D2_1" 0.0585921
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" "7b_divider_magic_1/D2_1" 1.54275
cap "m1_n1982_22068#" "7b_divider_magic_1/m1_9689_n7847#" 0.799215
cap "m1_n1982_22068#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 0.000406379
cap "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VOUT" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_2/a_n56_n156#" 2.06671
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.907991
cap "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VIN" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 2.36015
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/B" 2.01715
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 47.101
cap "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VOUT" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 46.5586
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 17.4608
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/m1_2706_n3555#" 267.623
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_4966_11762#" -0.942936
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/m1_4966_11762#" 141.157
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" 25.0363
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" 228.668
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" 1.41444
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" -0.405875
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/G-CLK" "7b_divider_magic_1/m1_2706_n3555#" -0.367268
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" -0.889892
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" 0.926656
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" -0.23566
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/A" 1.62837
cap "m1_n1982_22068#" "7b_divider_magic_1/m1_9689_n7847#" 0.253432
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/B" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 41.1041
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/m1_4966_11762#" -1.39237
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 35.9278
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 1.48897
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" 2.06671
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/B" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 0.571839
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" -0.572481
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/B" "7b_divider_magic_1/m1_4966_11762#" -0.475885
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/m1_4966_11762#" 155.674
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/B" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 0.330479
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" 19.7956
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" 97.1273
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" 228.668
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.541488
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/Q6" 25.0363
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" -19.3605
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" 267.623
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/CLK" 0.110202
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" 2.47978
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" "7b_divider_magic_1/m1_2706_n3555#" -0.631997
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" "7b_divider_magic_1/m1_4966_11762#" -0.497864
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/B" 1.61066
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 59.9086
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/m1_4966_11762#" -0.799576
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/B" 64.6523
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/B" -0.909933
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_2/B" 1.31292
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/A" 2.43548
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 126.343
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/B" 0.539872
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" 23.3478
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 228.668
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/Q6" 25.0363
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/SEL" -11.5992
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/m1_4966_11762#" 3.29591
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/m1_2706_n3555#" 267.623
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" 1.73507
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/a_1073_377#" -0.205577
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/A" -0.405875
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/a_1073_377#" 0.837393
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" 1.62837
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/CLK" -0.367268
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_2/inverter_magic_0/VOUT" 2.05013
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VOUT" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 0.472448
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 64.6523
cap "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15764_n1436#" 59.9086
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_2/B" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 3.10221
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 46.5586
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 47.101
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" 0.539872
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 13.8829
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 227.382
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 227.892
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.337518
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0848578
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q2" 0.0017009
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q6" 25.1737
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 2.03665
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "D8" 0.471105
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.119942
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.0894701
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q7" -0.0124806
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "D26G" -4.64997
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.137189
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" -0.569347
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/m1_9843_3250#" 0.0107769
cap "7b_divider_magic_1/D2_2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.0221079
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" -0.345845
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/m1_2706_n3555#" -0.30136
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.071883
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" 1.12995
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/m1_2706_n3555#" -0.127538
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.331902
cap "7b_divider_magic_1/D2_2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0594001
cap "7b_divider_magic_1/D2_2" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" 0.710391
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" 0.997525
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" -0.862474
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" 0.519759
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VOUT" 0.0290176
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" -1.55277
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.0395587
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" -0.016347
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/D2_2" 0.0413716
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" "7b_divider_magic_1/D2_2" 0.203476
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/m1_9843_3250#" 0.0623361
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" "7b_divider_magic_1/m1_9843_3250#" 0.481037
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VOUT" 1.54006
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 44.5872
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 48.9611
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 49.2535
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_2/A" 0.00276849
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_2/inverter_magic_1/VIN" 1.83358
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 0.539872
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 28.0193
cap "D8" "D26G" -26.7645
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/m1_2706_n3555#" -0.231003
cap "D8" "7b_divider_magic_1/m1_4966_11762#" 196.674
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q2" -0.121885
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.483239
cap "D8" "7b_divider_magic_1/a_n441_n9366#" -1.67972
cap "D8" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.190464
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q6" -0.140304
cap "D8" "7b_divider_magic_1/m1_2706_n3555#" 8.55997
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_4966_11762#" -0.113543
cap "D8" "7b_divider_magic_1/7b_counter_0/Q2" 0.180366
cap "7b_divider_magic_1/m1_4966_11762#" "D26G" 365.945
cap "D8" "7b_divider_magic_1/7b_counter_0/Q6" 0.137845
cap "7b_divider_magic_1/a_n441_n9366#" "D26G" -4.44089e-16
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_24#" 0.00251315
cap "D8" "7b_divider_magic_1/7b_counter_0/Q7" 0.1046
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" -0.0643718
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.120367
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" 16.7152
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" -2.44646
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 1.72043
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 267.623
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "D8" 0.229419
cap "D8" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.39265
cap "7b_divider_magic_1/7b_counter_0/Q7" "D8" 11.3546
cap "7b_divider_magic_1/7b_counter_0/Q6" "D26G" 7.16362
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -20.5337
cap "D8" "7b_divider_magic_1/7b_counter_0/Q2" 1.66971
cap "D26G" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" -73.4933
cap "D26G" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 1.18429
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 25.0363
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "D26G" 0.670074
cap "D26G" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.105795
cap "7b_divider_magic_1/7b_counter_0/Q7" "D26G" 9.07958
cap "D26G" "7b_divider_magic_1/7b_counter_0/Q2" 1.2797
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 228.668
cap "7b_divider_magic_1/m1_2706_n3555#" "D8" 20.472
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/m1_4966_11762#" -5.57749
cap "D8" "D26G" -292.737
cap "7b_divider_magic_1/m1_4966_11762#" "D26G" 0.0394318
cap "7b_divider_magic_1/7b_counter_0/Q6" "D8" 8.98276
cap "7b_divider_magic_1/m1_2706_n3555#" "D26G" 12.828
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" -59.6091
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.451592
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 6.06317
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.124296
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 4.73105
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 6.02082
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VOUT" 0.25152
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.0625669
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 11.1261
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 2.58588
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.264666
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/OUT" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.00521454
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 5.206
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 1.48411
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" 0.501499
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" -0.00988843
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 4.46872
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.119497
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 12.8186
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" -0.433828
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" 1.35511
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" -292.737
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.0368574
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.144524
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.11781
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 1.70322
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" 0.130448
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.0957449
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.409848
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/a_1073_377#" 0.314798
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/m1_9843_3250#" -81.1439
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" 8.2872
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/m1_9843_3250#" -0.296898
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 1.76799
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" "7b_divider_magic_1/m1_9843_3250#" 0.853604
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" 3.60248
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/CLK" "7b_divider_magic_1/m1_9843_3250#" 1.32316
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.105598
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/m1_9843_3250#" -0.491
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/OUT" 0.0969911
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" "7b_divider_magic_1/m1_9843_3250#" 11.1632
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.0565296
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.0229932
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.192233
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/G-CLK" 4.38019
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/m1_9843_3250#" -0.0936272
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.0220804
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0938141
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.0819217
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/CLK" 0.0315231
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/CLK" 0.0322166
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/B" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 4.41513
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 59.9086
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 64.6523
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 0.539872
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 47.101
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" 46.5586
cap "7b_divider_magic_1/7b_counter_0/Q6" "D8" 0.114629
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "D8" 0.318138
cap "7b_divider_magic_1/m1_4966_11762#" "D8" 78.649
cap "D8" "7b_divider_magic_1/a_n441_n9366#" -0.722491
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "D8" 0.158386
cap "7b_divider_magic_1/7b_counter_0/Q2" "D8" 0.149989
cap "7b_divider_magic_1/m1_2706_n3555#" "D8" 2.64173
cap "7b_divider_magic_1/7b_counter_0/Q7" "D8" 0.0869835
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/a_n441_n9366#" 23.3478
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 25.0363
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "D8" 0.483618
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/m1_4966_11762#" -0.933521
cap "7b_divider_magic_1/m1_2706_n3555#" "D8" 2.41632
cap "D26G" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" 0.0688801
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 228.668
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 267.623
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/m1_4966_11762#" 2.3348
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/Q2" 0.00140262
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" 0.282113
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0377569
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_1/m1_2706_n3555#" -0.367268
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/m1_9843_3250#" 0.0202949
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" 8.85403
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/m1_2706_n3555#" -0.395986
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/m1_2706_n3555#" -0.333115
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "7b_divider_magic_1/m1_9843_3250#" 1.24452
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.203144
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/a_1073_377#" 0.27675
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" 1.41444
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/m1_9843_3250#" 0.0789217
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" 1.59151
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" 1.35715
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.087169
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/m1_9843_3250#" 0.0552022
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.275497
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/VDD" -0.00401482
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/VDD" 0.00180658
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" 0.00232815
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_5/QB" 0.00199207
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15764_n1436#" 59.9086
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VOUT" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 2.05013
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 64.6523
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/A" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 0.00276849
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 2.01251
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" 47.101
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 0.539872
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 23.3478
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 228.668
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 267.623
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 3.29591
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" 25.0363
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/Q2" -0.0711569
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/Q2" -0.0711569
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/Q2" 0.0146989
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" "7b_divider_magic_1/m1_2706_n3555#" -0.345845
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" 1.3528
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/Q7" -0.528375
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/Q2" 1.81729
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" -0.30136
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" 1.19807
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/B" "7b_divider_magic_1/Q2" 0.0431431
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VDD" -0.00653124
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" 0.0153111
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" 0.0456992
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/Q" -0.00907137
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/Q7" 0.00554452
cap "7b_divider_magic_1/Q7" "7b_divider_magic_1/7b_counter_0/Q6" 0.117103
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/VDD" -0.00491526
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/Q6" -0.0278288
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/Q7" 0.0230449
cap "7b_divider_magic_1/Q6" "7b_divider_magic_1/Q7" 0.0125654
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/Q7" 0.0104862
cap "7b_divider_magic_1/7b_counter_0/MDFF_4/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/Q6" -0.0159828
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VIN" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 4.41513
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15764_n1436#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 59.9086
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/B" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 0.511226
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 64.6523
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 0.539872
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 47.101
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/a_n441_n9366#" 23.0142
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/Q2" -1.30454
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/Q2" -0.224519
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_2706_n3555#" 267.623
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/Q6" 0.120996
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/a_n441_n9366#" 8.88624
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/Q6" 5.20397
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 228.668
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/Q6" -0.207922
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/a_1434_n99#" "7b_divider_magic_1/m1_2706_n3555#" -0.0996618
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/QB" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -0.808208
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/Q" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -0.0198493
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 1.30229
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/QB" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.678507
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" 0.210838
cap "7b_divider_magic_1/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" -1.30454
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/a_1434_n99#" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.262898
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/Q2" 1.69777
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" "7b_divider_magic_1/m1_2706_n3555#" -0.0536821
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/QB" "7b_divider_magic_1/m1_2706_n3555#" -0.184936
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.193741
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/QB" "7b_divider_magic_1/Q2" 2.79094
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/Q" "7b_divider_magic_1/Q2" 0.0232731
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" -0.515143
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.000749824
cap "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/Q2" 0.000576242
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 64.6523
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/B" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 3.9039
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 2.05013
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/OUT" 59.9086
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" "7b_divider_magic_1/m1_4966_11762#" 6.72122
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 46.5586
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 78.8101
cap "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" 0.539872
cap "7b_divider_magic_1/m1_4966_11762#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 6.3857
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/a_n441_n9366#" 218.575
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -1.48442
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/a_n441_n9366#" 228.668
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/a_n441_n9366#" 267.623
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/Q2" 0.109335
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/D" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 1.82057
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -1.33139
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" 2.62753
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" 0.0502104
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/D" -0.463541
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" -0.509578
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 2.52742
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/A" 0.00276849
cap "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_1/m1_4966_11762#" -2.19194
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VIN" 3.63086
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" "7b_divider_magic_1/m1_4966_11762#" -1.70352
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/OUT" 28.3282
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/A" "7b_divider_magic_1/m1_4966_11762#" -0.00494897
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 64.6523
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_1031_n2137#" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 148.792
cap "7b_divider_magic_1/m1_4966_11762#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 13.1476
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/m1_15759_n1035#" 0.539872
cap "7b_divider_magic_1/m1_4966_11762#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 12.7714
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 228.668
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 267.623
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.36429
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" 1.34967
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" -0.345272
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" 1.19558
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" 0.0651039
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" -0.300846
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/A" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" 1.12806
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/B" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" 50.9737
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/OUT" 64.6523
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/m1_2356_n117#" 13.5006
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/B" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 46.5586
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_1/m1_2356_n117#" 19.0973
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/OUT" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" 0.514807
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" -1.11022e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/m1_518_n423#" 3.55271e-15
cap "7b_divider_magic_1/LD" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 227.177
cap "D27G" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 2.38488
cap "7b_divider_magic_1/LD" "7b_divider_magic_1/m1_2706_n3555#" -20.5337
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 223.942
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" 0.361724
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/a_1073_377#" 1.335
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/D1" -0.366642
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -0.31525
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/a_1073_377#" -0.332527
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/D1" 0.457397
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 1.2057
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/D2_5" -0.032738
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/A" -0.00101884
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/B" 36.6818
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/OUT" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/B" 2.84217e-14
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VDD" 0.315712
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VOUT" 1.92659
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" 0.835415
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/OUT" 40.8007
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/B" 37.8349
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VDD" 0.322737
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/OUT" 0.39083
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_2356_n117#" 130.851
cap "D11" "D27G" -15.4043
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 3.29288
cap "D27G" "7b_divider_magic_1/m1_518_n423#" -7.10543e-15
cap "7b_divider_magic_1/LD" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 193.966
cap "D27G" "7b_divider_magic_1/LD" -1.47543
cap "D27G" "D11" -0.180144
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.209337
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/D1" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.39732
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 280.625
cap "D27G" "7b_divider_magic_1/m1_2706_n3555#" 0.185986
cap "D11" "7b_divider_magic_1/LD" -0.853709
cap "D27G" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 69.0185
cap "7b_divider_magic_1/LD" "7b_divider_magic_1/m1_2706_n3555#" -17.219
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 0.00670569
cap "D11" "7b_divider_magic_1/LD" -2.42824
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" 0.343351
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/LD" 9.18184
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/D2_7" -0.264358
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/D2_7" -0.0838335
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -0.0899315
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/LD" -0.433113
cap "D11" "7b_divider_magic_1/D2_7" 0.670302
cap "D11" "7b_divider_magic_1/D2_7" 0.368146
cap "D11" "7b_divider_magic_1/LD" -2.20195
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" 5.71198
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/D2_7" -0.145191
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" -2.21307
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/LD" 5.54691
cap "7b_divider_magic_1/LD" "D11" -2.31622
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_1/LD" 6.58104
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" -8.00843
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/AND2_magic_0/A" 0.00119903
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/AND2_magic_0/A" 0.000462853
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "D11" 20.6734
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/AND2_magic_0/A" 0.00550666
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" 6.39471
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/G-CLK" -8.00843
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/AND2_magic_0/A" 0.0021257
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/AND2_magic_0/A" 0.00288656
cap "D11" "7b_divider_magic_1/7b_counter_0/G-CLK" 20.6734
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/AND2_magic_0/A" 0.00111428
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/SEL" "D11" -2.29289
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" -2.36219
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/m1_2706_n3555#" -8.00843
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" 7.012
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/AND2_magic_0/A" 0.00381914
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/D2_5" 20.6734
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" 0.00147427
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" 5.53288
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" -5.91572
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" 15.2712
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" -2.2492
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/D2_5" 0.0202498
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" 0.00183427
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" 7.0668
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/SEL" 1.87085
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/m1_518_n423#" 17.1681
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_0/A" 0.000754279
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/CLK" 0.0318033
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 52.7507
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VIN" 0.875052
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" 0.134341
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_518_n423#" 52.7507
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VIN" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 1.94177
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" 0.769032
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 52.7507
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/A" 11.5593
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/m1_518_n423#" 6.70687
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/m1_2356_n117#" 3.56636
cap "7b_divider_magic_1/m1_2356_n117#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" 25.5243
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/A" 12.6925
cap "7b_divider_magic_1/m1_2356_n117#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" 25.5243
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VDD" 3.09015
cap "7b_divider_magic_1/m1_n210_n8981#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" 61.7194
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VOUT" 1.15909
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_2356_n117#" 159.07
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VDD" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 3.15891
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_n210_n8981#" 37.5137
cap "D11" "7b_divider_magic_1/a_n441_n9366#" -0.182799
cap "D11" "7b_divider_magic_1/m1_2706_n3555#" 1.09608
cap "D11" "D27G" -15.4043
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D27G" -0.155855
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D11" -103.498
cap "7b_divider_magic_1/m1_518_n423#" "D11" 0.114082
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 56.8339
cap "D27G" "D11" -0.180144
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 22.1231
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/LD" 2.21189
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" "D11" 0.100367
cap "7b_divider_magic_1/LD" "D11" 0.353007
cap "D11" "7b_divider_magic_1/D2_7" 0.670302
cap "D11" "7b_divider_magic_1/m1_2706_n3555#" 27.4531
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" 0.518214
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "D11" -66.3289
cap "D11" "7b_divider_magic_1/m1_518_n423#" 0.248226
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/LD" 5.79022
cap "D11" "7b_divider_magic_1/LD" 1.13305
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 66.7642
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 0.120302
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" 0.191967
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" 66.7642
cap "D11" "7b_divider_magic_1/LD" 0.295408
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" 5.71198
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 27.4531
cap "D11" "7b_divider_magic_1/D2_7" 0.392551
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" -65.9122
cap "7b_divider_magic_1/m1_518_n423#" "D11" 0.180319
cap "7b_divider_magic_1/LD" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" 5.51965
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" 66.7642
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "D11" -66.6188
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "D11" 20.6734
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_1/LD" 5.51965
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" 0.581481
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 27.4531
cap "D11" "7b_divider_magic_1/7b_counter_0/G-CLK" 20.6734
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/G-CLK" 0.581481
cap "D11" "7b_divider_magic_1/m1_2706_n3555#" 27.4531
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/SEL" 5.51965
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 66.7642
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "D11" -66.6188
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" 5.51965
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 66.7642
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/D2_5" -66.6188
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" 0.581481
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/D2_5" 27.4531
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" 20.6734
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_2706_n3555#" 24.5644
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" 0.100037
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" 15.2712
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_1/m1_2706_n3555#" 66.7642
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_518_n423#" 0.0549644
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" 5.51965
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" 0.462355
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" -66.4659
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_2356_n117#" 0.0159463
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.0161868
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VDD" "7b_divider_magic_1/D2_5" 0.032777
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" 5.51965
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_1/VDD" 0.0913871
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.0440871
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" -5.16893
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" 66.7642
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_2356_n117#" 0.0299187
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" 0.281156
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_518_n423#" 0.0735862
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_2706_n3555#" 4.65265
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.0293
cap "7b_divider_magic_1/m1_n210_n8981#" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 127.626
cap "7b_divider_magic_1/m1_2356_n117#" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.0104676
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/SEL" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 1.71109
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/CLK" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 0.0335535
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" 64.5305
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_n210_n8981#" 249.2
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_2706_n3555#" 62.4027
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 62.4027
cap "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_n210_n8981#" 249.2
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/m1_2706_n3555#" 51.5713
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/m1_n210_n8981#" 249.2
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" 46.7112
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_n210_n8981#" 249.2
cap "7b_divider_magic_1/m1_n210_n8981#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 249.2
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 54.8938
cap "7b_divider_magic_1/m1_2356_n117#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 0.0444197
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VIN" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 21.4245
cap "7b_divider_magic_1/m1_n210_n8981#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" 242.728
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_2356_n117#" 0.255752
cap "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/m1_n210_n8981#" 4.19442
merge "7b_divider_magic_1/7b_counter_0/Q5" "7b_divider_magic_1/Q5" -246.377 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28435 -1144 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/Q5" "Q25"
merge "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/C" "7b_divider_magic_2/Q3" -354.554 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36156 -1664 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/Q3" "Q03"
merge "7b_divider_magic_0/Q4" "7b_divider_magic_0/7b_counter_0/Q4" -635.384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -73944 -2948 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/Q4" "Q14"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" -275341 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -74697724 -935146 -208544 -2686 -238403 -5860 -28965904 -108192 -12025153 -43204
merge "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS"
merge "7b_divider_magic_1/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "m3_n2118_60500#"
merge "m3_n2118_60500#" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/VSS" "m3_n2076_50862#"
merge "m3_n2076_50862#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VSS" "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VSS"
merge "7b_divider_magic_1/p3_gen_magic_0/inverter_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/inverter_magic_0/VSS"
merge "7b_divider_magic_1/divide_by_2_1/tg_magic_2/inverter_magic_0/VSS" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS"
merge "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS"
merge "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "Tappered_Buffer_6/VSS"
merge "Tappered_Buffer_6/VSS" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#"
merge "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "7b_divider_magic_1/a_n441_n9366#"
merge "7b_divider_magic_1/a_n441_n9366#" "m1_n1982_22068#"
merge "m1_n1982_22068#" "cap_240p_0/VSUBS"
merge "cap_240p_0/VSUBS" "A_MUX_1/Tr_Gate_1/VSS"
merge "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_6/Tr_Gate_0/VSS"
merge "A_MUX_6/Tr_Gate_0/VSS" "A_MUX_3/Tr_Gate_1/VSS"
merge "A_MUX_3/Tr_Gate_1/VSS" "A_MUX_6/VSS"
merge "A_MUX_6/VSS" "A_MUX_1/VSS"
merge "A_MUX_1/VSS" "m1_20845_10224#"
merge "m1_20845_10224#" "Current_Mirror_Top_0/VSS"
merge "Current_Mirror_Top_0/VSS" "CP_1_0/VSS"
merge "CP_1_0/VSS" "A_MUX_4/Tr_Gate_1/VSS"
merge "A_MUX_4/Tr_Gate_1/VSS" "m1_28660_8589#"
merge "m1_28660_8589#" "m1_28305_8593#"
merge "m1_28305_8593#" "m1_27901_8593#"
merge "m1_27901_8593#" "m1_27648_8585#"
merge "m1_27648_8585#" "A_MUX_3/VSS"
merge "A_MUX_3/VSS" "PFD_T2_0/VSS"
merge "PFD_T2_0/VSS" "RES_74k_1/VSUBS"
merge "RES_74k_1/VSUBS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" "A_MUX_2/VSS"
merge "A_MUX_2/VSS" "Tappered_Buffer_7/VSS"
merge "Tappered_Buffer_7/VSS" "A_MUX_4/VSS"
merge "A_MUX_4/VSS" "Tappered_Buffer_2/VSS"
merge "Tappered_Buffer_2/VSS" "Tappered_Buffer_1/VSS"
merge "Tappered_Buffer_1/VSS" "A_MUX_0/Tr_Gate_1/VSS"
merge "A_MUX_0/Tr_Gate_1/VSS" "A_MUX_0/VSS"
merge "A_MUX_0/VSS" "VCO_DFF_C_0/VSS"
merge "VCO_DFF_C_0/VSS" "m1_40140_4953#"
merge "m1_40140_4953#" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS"
merge "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS" "VCO_DFF_C_0/DFF_3_mag_0/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VSS"
merge "VSS" "m1_27937_5086#"
merge "m1_27937_5086#" "m1_27452_5078#"
merge "m1_27452_5078#" "m1_26889_5053#"
merge "m1_26889_5053#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" "m1_44729_2789#"
merge "m1_44729_2789#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "Tappered_Buffer_8/VSS"
merge "Tappered_Buffer_8/VSS" "Tappered_Buffer_4/VSS"
merge "Tappered_Buffer_4/VSS" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "m1_47450_1456#"
merge "m1_47450_1456#" "Tappered_Buffer_0/VSS"
merge "Tappered_Buffer_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "VCO_DFF_C_0/VCO_C_0/VSS"
merge "VCO_DFF_C_0/VCO_C_0/VSS" "cap_11p_0/M"
merge "cap_11p_0/M" "m5_87362_n658#"
merge "m5_87362_n658#" "m1_89933_n570#"
merge "m1_89933_n570#" "cap_11p_0/VSUBS"
merge "cap_11p_0/VSUBS" "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#"
merge "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "VCO_DFF_C_0/VSUBS"
merge "VCO_DFF_C_0/VSUBS" "A_MUX_5/Tr_Gate_1/VSS"
merge "A_MUX_5/Tr_Gate_1/VSS" "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/NAND_magic_0/VSS" "A_MUX_5/Tr_Gate_0/VSS"
merge "A_MUX_5/Tr_Gate_0/VSS" "m1_16702_n1185#"
merge "m1_16702_n1185#" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "A_MUX_5/VSS"
merge "A_MUX_5/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/buffer_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/buffer_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/VSS" "7b_divider_magic_0/7b_counter_0/buffer_magic_1/VSS"
merge "7b_divider_magic_0/7b_counter_0/buffer_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "m3_68640_n5267#"
merge "m3_68640_n5267#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/AND2_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/buffer_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/buffer_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/VSS" "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/inverter_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/3_inp_NOR_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/VSS" "m1_n63_7228#"
merge "m1_n63_7228#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "m4_39445_n6852#"
merge "m4_39445_n6852#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_3/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" "Tappered_Buffer_5/VSS"
merge "Tappered_Buffer_5/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_3/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_0/divide_by_2_1/inverter_magic_3/VSS"
merge "7b_divider_magic_0/divide_by_2_1/inverter_magic_3/VSS" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS"
merge "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_2/divide_by_2_1/inverter_magic_3/VSS"
merge "7b_divider_magic_2/divide_by_2_1/inverter_magic_3/VSS" "7b_divider_magic_2/divide_by_2_1/tg_magic_2/inverter_magic_0/VSS"
merge "7b_divider_magic_2/divide_by_2_1/tg_magic_2/inverter_magic_0/VSS" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS"
merge "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS"
merge "7b_divider_magic_0/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS"
merge "7b_divider_magic_2/p2_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_3/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS"
merge "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/VSS" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS"
merge "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/inverter_magic_1/VSS" "7b_divider_magic_0/a_n441_n9366#"
merge "7b_divider_magic_0/a_n441_n9366#" "m1_47429_n914#"
merge "m1_47429_n914#" "7b_divider_magic_2/a_n441_n9366#"
merge "7b_divider_magic_2/a_n441_n9366#" "VSUBS"
merge "VSUBS" "m1_5638_n26332#"
merge "7b_divider_magic_1/m1_4966_11762#" "A_MUX_6/INV_2_0/VDD" -26892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5470573 -51707 -340744 -4234 -3788951 -26930 -2670514 -9084 0 0
merge "A_MUX_6/INV_2_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#"
merge "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/VDD"
merge "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/VDD"
merge "A_MUX_0/Tr_Gate_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_4966_11762#"
merge "7b_divider_magic_0/m1_4966_11762#" "m1_43759_5971#"
merge "m1_43759_5971#" "7b_divider_magic_2/m1_4966_11762#"
merge "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#"
merge "m4_n7940_n28288#" "RES_74k_1/VDD"
merge "RES_74k_1/VDD" "CP_1_0/VDD"
merge "CP_1_0/VDD" "PFD_T2_0/Buffer_V_2_1/VDD"
merge "PFD_T2_0/Buffer_V_2_1/VDD" "A_MUX_1/VDD"
merge "A_MUX_1/VDD" "A_MUX_6/VDD"
merge "A_MUX_6/VDD" "VDD"
merge "VDD" "A_MUX_3/VDD"
merge "A_MUX_3/VDD" "PFD_T2_0/INV_mag_1/VDD"
merge "PFD_T2_0/INV_mag_1/VDD" "A_MUX_2/VDD"
merge "A_MUX_2/VDD" "PFD_T2_0/Buffer_V_2_0/VDD"
merge "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/VDD"
merge "PFD_T2_0/VDD" "A_MUX_2/INV_2_0/VDD"
merge "A_MUX_2/INV_2_0/VDD" "A_MUX_4/VDD"
merge "A_MUX_4/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "A_MUX_5/Tr_Gate_1/VDD"
merge "A_MUX_5/Tr_Gate_1/VDD" "A_MUX_5/VDD"
merge "A_MUX_5/VDD" "m1_18080_n1660#"
merge "7b_divider_magic_1/m2_25807_2929#" "D10" -958.851 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -195114 -2586 -96250 -1250 -96250 -1250 0 0 0 0
merge "7b_divider_magic_2/Q1" "Q01" -187.368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -29700 -840 0 0 0 0 0 0 0 0
merge "A_MUX_0/OUT" "VCO_DFF_C_0/VCTRL" -7237.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -431796 -4846 -378008 -3956 -2285570 -22190 0 0 0 0
merge "VCO_DFF_C_0/VCTRL" "VCTRL_OBV"
merge "A_MUX_2/Tr_Gate_1/IN" "A_MUX_2/IN1" -21286.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -67137 -2084 -20233581 -82769 0 0 0 0 0 0
merge "A_MUX_2/IN1" "7b_divider_magic_2/OUT1"
merge "7b_divider_magic_2/OUT1" "OUT01"
merge "OUT01" "Tappered_Buffer_5/IN"
merge "Tappered_Buffer_5/IN" "m1_48405_n9663#"
merge "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_0/m1_2706_n3555#" -3668.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130443 -1844 -96748 -1258 -4894506 -47546 0 0 0 0
merge "7b_divider_magic_0/m1_2706_n3555#" "D12"
merge "7b_divider_magic_2/m2_18585_5865#" "D2" -1740.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28380 -509 0 0 -3740721 -31666 0 0 0 0
merge "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/m1_248_n2671#" -1329.55 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -147741 -1908 -404973 -3539 0 0 0 0 0 0
merge "Tappered_Buffer_6/m1_248_n2671#" "PRE_SCALAR"
merge "7b_divider_magic_1/Q6" "7b_divider_magic_1/7b_counter_0/Q6" -249.125 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25728 -1168 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/Q6" "Q26"
merge "7b_divider_magic_2/Q4" "Q04" -345.673 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -39104 -1608 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/Q5" "7b_divider_magic_0/7b_counter_0/Q5" -465.145 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -54708 -2156 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/Q5" "Q15"
merge "cap_11p_0/P" "A_MUX_6/IN1" -12271.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4083297 -14711 -3665721 -24300 0 0 0 0 0 0
merge "A_MUX_6/IN1" "RES_74k_1/P"
merge "RES_74k_1/P" "m1_47615_8150#"
merge "Current_Mirror_Top_0/G_sink_up" "G_sink_up" -94.0656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10105 -506 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/Q2" "7b_divider_magic_2/7b_counter_0/MDFF_5/Q" -175.881 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17249 -828 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/Q" "Q02"
merge "Tappered_Buffer_6/VDD" "Current_Mirror_Top_0/VDD" -50134.7 -1993240 -4074 0 0 -27650 -937 -107520 -2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1922660 -32582 -578832 -3578 -39851395 -142488 0 0 0 0
merge "Current_Mirror_Top_0/VDD" "Tappered_Buffer_7/VDD"
merge "Tappered_Buffer_7/VDD" "w_8561_11488#"
merge "w_8561_11488#" "m1_2167_13969#"
merge "m1_2167_13969#" "Tappered_Buffer_2/VDD"
merge "Tappered_Buffer_2/VDD" "Tappered_Buffer_1/VDD"
merge "Tappered_Buffer_1/VDD" "Tappered_Buffer_8/VDD"
merge "Tappered_Buffer_8/VDD" "Tappered_Buffer_4/VDD"
merge "Tappered_Buffer_4/VDD" "Tappered_Buffer_0/VDD"
merge "Tappered_Buffer_0/VDD" "Tappered_Buffer_5/VDD"
merge "Tappered_Buffer_5/VDD" "VDD_TEST"
merge "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_2/m1_2706_n3555#" -4016.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -3154366 -41959 0 0 0 0
merge "7b_divider_magic_2/m1_2706_n3555#" "D0"
merge "7b_divider_magic_0/m1_9843_8476#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" -7702.93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -59126 -1510 -47291 -984 -9958344 -69544 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/IN2" "D13"
merge "Current_Mirror_Top_0/ITAIL_SINK" "CP_1_0/ITAIL" -469.343 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18080 -726 -51259 -1550 0 0 0 0 0 0
merge "CP_1_0/ITAIL" "ITAIL_SINK"
merge "A_MUX_0/SEL" "S4" -162.331 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11110 -422 0 0 0 0 0 0 0 0
merge "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_0/CLK" -484.377 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -98817 -2472 0 0 0 0 0 0
merge "A_MUX_1/Tr_Gate_0/CLK" "S1"
merge "7b_divider_magic_1/Q7" "Q27" -115.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10443 -546 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/Q6" -417.48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44544 -1952 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/Q6" "Q16"
merge "7b_divider_magic_2/Q5" "7b_divider_magic_2/7b_counter_0/Q5" -211.609 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24035 -984 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/7b_counter_0/Q5" "Q05"
merge "7b_divider_magic_2/P2" "P02" -131.989 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12236 -624 0 0 0 0 0 0 0 0
merge "CP_1_0/UP" "A_MUX_4/Tr_Gate_0/OUT" -7807.55 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -944807 -13352 -1894559 -21917 0 0 0 0 0 0
merge "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/Tr_Gate_1/OUT"
merge "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_4/OUT"
merge "A_MUX_4/OUT" "Tappered_Buffer_8/IN"
merge "Tappered_Buffer_8/IN" "DN"
merge "Tappered_Buffer_1/OUT" "OUTB" -122.022 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6674 -330 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/m2_18585_5865#" "D14" -4338.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -131363 -1860 -96748 -1258 -7337127 -49568 0 0 0 0
merge "Tappered_Buffer_2/OUT" "A_MUX_5/IN1" -46149.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23154465 -105588 -361800 -2420 -3402366 -50753 0 0 0 0
merge "A_MUX_5/IN1" "7b_divider_magic_0/m3_29862_6993#"
merge "7b_divider_magic_0/m3_29862_6993#" "A1"
merge "A1" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/CLK"
merge "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_0/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_0/7b_counter_0/DFF_magic_0/CLK"
merge "7b_divider_magic_0/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK"
merge "7b_divider_magic_0/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_0/CLK"
merge "7b_divider_magic_0/CLK" "7b_divider_magic_0/7b_counter_0/G-CLK"
merge "7b_divider_magic_0/7b_counter_0/G-CLK" "m3_78405_n14665#"
merge "m3_78405_n14665#" "m1_77165_n14593#"
merge "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/FIN" -830.788 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17165 -676 -20103 -632 0 0 0 0 0 0
merge "PFD_T2_0/FIN" "A_MUX_1/OUT"
merge "A_MUX_1/OUT" "m1_22449_10942#"
merge "VCO_DFF_C_0/VCTRL2" "VCTRL2" -346.843 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10816 -416 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/LD" "LD0" -309.524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30832 -1406 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/Q7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_56_n112#" -289.542 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27509 -1318 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_2/OR_magic_0/pmos_3p3_V9Y6F7_0/a_56_n112#" "Q17"
merge "7b_divider_magic_2/Q6" "Q06" -207.037 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21024 -972 0 0 0 0 0 0 0 0
merge "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_0/CLK" -2360.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112350 -1798 -1048159 -14708 0 0 0 0 0 0
merge "A_MUX_3/Tr_Gate_0/CLK" "S2"
merge "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/down" -3248.06 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -89428 -3028 -953654 -10100 0 0 0 0 0 0
merge "CP_1_0/down" "A_MUX_3/OUT"
merge "A_MUX_3/OUT" "Tappered_Buffer_7/IN"
merge "Tappered_Buffer_7/IN" "UP"
merge "7b_divider_magic_2/m1_9843_3250#" "D5" -1909.85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -3429394 -27994 0 0 0 0
merge "Current_Mirror_Top_0/G_sink_dn" "G_sink_dn" -207.186 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22999 -932 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/m2_25807_2929#" "D15" -4549.75 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -126993 -1784 -96748 -1258 -4695355 -34572 0 0 0 0
merge "7b_divider_magic_2/Q7" "Q07" -161.949 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15456 -764 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/LD" "LD1" -439.182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51512 -2286 0 0 0 0 0 0 0 0
merge "A_MUX_4/SEL" "S3" -757.296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -47476 -1110 0 0 0 0 0 0
merge "A_MUX_0/IN2" "VCTRL_IN" -135.043 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9222 -386 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m2_1295_2802#" -5892.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136058 -1872 -96250 -1250 -4197214 -37306 0 0 0 0
merge "7b_divider_magic_1/m2_1295_2802#" "D11"
merge "7b_divider_magic_0/m2_1295_2802#" "D16" -13684.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80862 -1658 -59280 -1004 -18685575 -93640 0 0 0 0
merge "Current_Mirror_Top_0/SD2_1" "SD2_1" -162.103 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22568 -918 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/SEL" -146.229 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17061 -820 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/LD"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/LD" "LD2"
merge "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "m1_7285_41464#" -21758.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51051 -2104 -7275966 -34770 -17516880 -82161 0 0 0 0
merge "m1_7285_41464#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/G-CLK"
merge "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/m3_29862_6993#"
merge "7b_divider_magic_1/m3_29862_6993#" "A_MUX_1/IN2"
merge "A_MUX_1/IN2" "A_MUX_5/IN2"
merge "A_MUX_5/IN2" "F_IN"
merge "Current_Mirror_Top_0/G1_1" "G1_1" -103.898 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13216 -584 0 0 0 0 0 0
merge "A_MUX_6/SEL" "S5" -326.971 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -47665 -665 -41381 -997 0 0 0 0 0 0
merge "A_MUX_6/OUT" "CP_1_0/VCTRL" -5885.91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3085266 -27198 0 0 0 0 0 0
merge "CP_1_0/VCTRL" "A_MUX_0/IN1"
merge "A_MUX_0/IN1" "m2_34756_9620#"
merge "A_MUX_6/IN2" "A_MUX_6/Tr_Gate_0/IN" -536.511 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24551 -533 -104220 -2685 0 0 0 0 0 0
merge "A_MUX_6/Tr_Gate_0/IN" "LF_OFFCHIP"
merge "Tappered_Buffer_4/m1_248_n2671#" "OUT1" -329.743 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34868 -942 0 0 0 0 0 0
merge "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/OUT" -11193.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -79050 -3202 -18553 -564 -8370060 -64665 0 0 0 0
merge "A_MUX_5/OUT" "7b_divider_magic_2/m3_29862_6993#"
merge "7b_divider_magic_2/m3_29862_6993#" "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_2/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "m2_18271_n1063#"
merge "m2_18271_n1063#" "7b_divider_magic_2/CLK"
merge "7b_divider_magic_2/CLK" "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK"
merge "7b_divider_magic_2/7b_counter_0/MDFF_7/G-CLK" "m3_34855_n14685#"
merge "m3_34855_n14685#" "7b_divider_magic_2/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK"
merge "7b_divider_magic_2/p2_gen_magic_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_2/7b_counter_0/G-CLK"
merge "7b_divider_magic_2/7b_counter_0/G-CLK" "m1_25725_n14613#"
merge "A_MUX_3/IN1" "PFD_T2_0/UP" -864.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1961 -180 -174568 -4034 0 0 0 0 0 0
merge "PFD_T2_0/UP" "m2_26304_11491#"
merge "m2_26304_11491#" "UP1"
merge "cap_240p_0/P" "RES_74k_1/M" -2865.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13076 -556 -1261578 -12770 0 0 0 0 0 0
merge "RES_74k_1/M" "m1_41677_12061#"
merge "PFD_T2_0/DOWN" "DN1" -848.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3526 -250 -157868 -3660 0 0 0 0 0 0
merge "DN1" "A_MUX_4/Tr_Gate_1/IN"
merge "A_MUX_4/Tr_Gate_1/IN" "A_MUX_4/IN1"
merge "A_MUX_4/IN1" "m2_26250_8881#"
merge "Tappered_Buffer_6/IN" "7b_divider_magic_1/OUT1" -15560.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2986720 -18378 -1550274 -9771 -11164127 -46678 0 0 0 0
merge "7b_divider_magic_1/OUT1" "OUT21"
merge "OUT21" "A_MUX_1/IN1"
merge "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/IN"
merge "A_MUX_1/Tr_Gate_1/IN" "m1_20370_13811#"
merge "Current_Mirror_Top_0/G1_2" "G1_2" -77.0445 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9856 -464 0 0 0 0 0 0
merge "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/SEL" -558.295 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80294 -2088 0 0 0 0 0 0
merge "A_MUX_2/SEL" "S6"
merge "Current_Mirror_Top_0/SD0_1" "SD01" -126.972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17136 -724 0 0 0 0 0 0
merge "7b_divider_magic_2/D2_7" "D6" -1620.74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -1108128 -10425 0 0 0 0
merge "A_MUX_5/SEL" "S7" -2620.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -43934 -1209 -1247676 -13710 0 0 0 0 0 0
merge "Current_Mirror_Top_0/SD1_1" "SD0_1" -209.476 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -31136 -1224 0 0 0 0 0 0
merge "Tappered_Buffer_0/IN" "VCO_DFF_C_0/OUT" -1019.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -109524 -3788 0 0 0 0 0 0 0 0
merge "VCO_DFF_C_0/OUT" "m1_47943_864#"
merge "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_2/m1_9843_8476#" -2306.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -2341565 -26026 0 0 0 0
merge "7b_divider_magic_2/m1_9843_8476#" "D1"
merge "Tappered_Buffer_5/OUT" "DIV_OUT" -159.516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7597 -356 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/m2_18585_5865#" "D9" -1049.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224270 -2980 -96250 -1250 -301315 -4051 0 0 0 0
merge "A_MUX_4/IN2" "DN_INPUT" -4125.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -242053 -3464 -695195 -9850 -1753831 -15481 0 0 0 0
merge "DN_INPUT" "m1_30473_8717#"
merge "7b_divider_magic_1/D2_1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" -1547.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -152955 -8702 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/m1_2706_n3555#"
merge "7b_divider_magic_1/m1_2706_n3555#" "D7"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VOUT" "7b_divider_magic_1/Q1" -116.031 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15750 -530 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/Q1" "Q21"
merge "7b_divider_magic_1/D2_7" "D27G" -1904.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160940 -2000 -102860 -1296 -905804 -8657 0 0 0 0
merge "Tappered_Buffer_8/OUT" "DN_OUT" -84.5585 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6816 -334 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_2/IN" "Tappered_Buffer_1/IN" -6008.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1973210 -20148 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_1/IN" "VCO_DFF_C_0/OUTB"
merge "VCO_DFF_C_0/OUTB" "m1_48076_2220#"
merge "7b_divider_magic_0/Q1" "Q11" -417.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -74700 -1840 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/m1_9843_3250#" "D26G" -2171.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -139820 -1744 -102860 -1296 -1234358 -13807 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/D2_2" -1914.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -211542 -2808 -96250 -1250 -822213 -11008 0 0 0 0
merge "7b_divider_magic_1/D2_2" "7b_divider_magic_1/m1_9843_8476#"
merge "7b_divider_magic_1/m1_9843_8476#" "D8"
merge "7b_divider_magic_0/Q2" "7b_divider_magic_0/7b_counter_0/MDFF_5/Q" -321.225 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -33182 -1506 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/7b_counter_0/MDFF_5/Q" "Q12"
merge "Current_Mirror_Top_0/ITAIL_SRC" "CP_1_0/ITAIL1" -1429.01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11834 -438 -605013 -6413 0 0 0 0 0 0
merge "CP_1_0/ITAIL1" "ITAIL_SRC"
merge "7b_divider_magic_0/7b_counter_0/3_inp_NOR_0/C" "7b_divider_magic_0/Q3" -320.313 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32476 -1504 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/Q3" "Q13"
merge "7b_divider_magic_0/P2" "P12" -298.913 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30176 -1404 0 0 0 0 0 0 0 0
merge "Current_Mirror_Top_0/ITAIL" "ITAIL" -41.1759 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -644 -198 0 0 0 0 0 0 0 0
merge "A_MUX_2/OUT" "PFD_T2_0/FDIV" -1514.79 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51326 -1564 0 0 0 0 0 0 0 0
merge "PFD_T2_0/FDIV" "m1_19888_9897#"
merge "Current_Mirror_Top_0/G_source_up" "G_source_up" -64.6289 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6120 -314 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_7/OUT" "UP_OUT" -113.789 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6674 -330 0 0 0 0 0 0 0 0
merge "A_MUX_2/IN2" "DIV_OUT2" -203.646 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14700 -490 0 0 0 0 0 0 0 0
merge "A_MUX_3/IN2" "UP_INPUT" -1677.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -271376 -2914 -808574 -10948 0 0 0 0 0 0
merge "Current_Mirror_Top_0/A1" "A0" -147.944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20691 -840 0 0 0 0 0 0
merge "7b_divider_magic_2/m2_25807_2929#" "D3" -5001.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19516 -558 0 0 -7327138 -46545 0 0 0 0
merge "7b_divider_magic_2/m2_1295_2802#" "D4" -929.899 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -266444 -2782 0 0 0 0
merge "7b_divider_magic_1/Q4" "7b_divider_magic_1/7b_counter_0/Q4" -224.167 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24492 -1046 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/Q4" "Q24"
merge "Current_Mirror_Top_0/A2" "A3" -114.257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10904 -492 0 0 0 0 0 0
merge "Tappered_Buffer_4/IN" "7b_divider_magic_0/OUT1" -4611.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1083884 -8126 -1772300 -9950 0 0 0 0 0 0
merge "7b_divider_magic_0/OUT1" "m1_95080_2270#"
merge "m1_95080_2270#" "OUT11"
merge "Current_Mirror_Top_0/G2_1" "G2_1" -319.991 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -55180 -1418 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/Q2" "Q22" -261.928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28660 -1224 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/Q3" "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/C" -276.656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27784 -1300 0 0 0 0 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/3_inp_NOR_0/C" "Q23"
merge "Tappered_Buffer_0/OUT" "OUT" -98.2957 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8662 -386 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/m1_9843_3250#" "D16G" -1587.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -164483 -2436 -96748 -1258 -682762 -8005 0 0 0 0
merge "7b_divider_magic_0/D2_7" "D17G" -1948.91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -137458 -1966 -96748 -1258 -1012837 -9529 0 0 0 0
merge "Current_Mirror_Top_0/G_source_dn" "G_source_dn" -69.2461 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6059 -312 0 0 0 0 0 0 0 0
