#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 28 21:56:05 2018
# Process ID: 3332
# Current directory: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19668 C:\Users\hammi\OneDrive\Documenten\bitbucket\SchoolFPGA\ALU\ALU.xpr
# Log file: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/vivado.log
# Journal file: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A38758A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A38758A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38758A
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1572.469 ; gain = 68.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:16]
INFO: [Synth 8-638] synthesizing module 'OpCodeSelector' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/OpCodeSelector.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'OpCodeSelector' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/OpCodeSelector.vhd:14]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-638] synthesizing module 'binToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/BinToBCD.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'binToBCD' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/BinToBCD.vhd:16]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.098 ; gain = 105.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[3] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:53]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[2] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:53]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[1] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:53]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[0] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.098 ; gain = 105.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc]
WARNING: [Vivado 12-507] No nets matched 'Multiplexer/binOut_reg[1]_0'. [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1976.746 ; gain = 472.617
16 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1976.746 ; gain = 472.617
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1988.473 ; gain = 5.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-638] synthesizing module 'binToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/BinToBCD.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'binToBCD' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/BinToBCD.vhd:16]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.055 ; gain = 40.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[3] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[2] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[1] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[0] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.055 ; gain = 40.316
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[0] cannot be placed on W19 (IOB_X0Y17) because the pad is already occupied by terminal leds[0] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:64]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[1] cannot be placed on T18 (IOB_X0Y15) because the pad is already occupied by terminal leds[1] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:65]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[2] cannot be placed on T17 (IOB_X0Y16) because the pad is already occupied by terminal leds[2] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:66]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[3] cannot be placed on U17 (IOB_X0Y14) because the pad is already occupied by terminal leds[3] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'Multiplexer/binOut_reg[1]_0'. [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2035.707 ; gain = 52.969
update_compile_order -fileset sources_1
place_ports {btns[0]} L1
place_ports {btns[1]} P1
place_ports {btns[2]} N3
place_ports {btns[3]} P3
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 28 22:02:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 28 22:02:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2035.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-638] synthesizing module 'binToBCD' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/BinToBCD.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'binToBCD' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/BinToBCD.vhd:16]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MUX' (3#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/MUX.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ToSeg' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ToSeg' (4#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/ToSeg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2035.707 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[3] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[2] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[1] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
WARNING: [Synth 8-3295] tying undriven pin Multiplexer:BIN_3[0] to constant 0 [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/sources_1/new/main.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2035.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[0] cannot be placed on W19 (IOB_X0Y17) because the pad is already occupied by terminal leds[0] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:64]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[1] cannot be placed on T18 (IOB_X0Y15) because the pad is already occupied by terminal leds[1] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:65]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[2] cannot be placed on T17 (IOB_X0Y16) because the pad is already occupied by terminal leds[2] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:66]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[3] cannot be placed on U17 (IOB_X0Y14) because the pad is already occupied by terminal leds[3] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'Multiplexer/binOut_reg[1]_0'. [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[0] cannot be placed on L1 (IOB_X1Y87) because the pad is already occupied by terminal leds[0] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:79]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[1] cannot be placed on P1 (IOB_X1Y61) because the pad is already occupied by terminal leds[1] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:80]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[2] cannot be placed on N3 (IOB_X1Y76) because the pad is already occupied by terminal leds[2] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:81]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal btns[3] cannot be placed on P3 (IOB_X1Y75) because the pad is already occupied by terminal leds[3] possibly due to user constraint [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc:82]
Finished Parsing XDC File [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.srcs/constrs_1/imports/new/ALU.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2042.871 ; gain = 7.164
place_ports {btns[0]} W19
place_ports {btns[1]} T18
place_ports {btns[2]} T17
place_ports {btns[3]} U17
save_constraints
place_ports {leds[0]} L1
place_ports {leds[1]} P1
place_ports {leds[2]} N3
place_ports {leds[3]} P3
set_property IOSTANDARD LVCMOS33 [get_ports [list {inputB[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds[3]}]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 28 22:08:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 28 22:08:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 28 22:11:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 28 22:13:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 28 22:13:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 28 22:15:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 28 22:15:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/ALU.runs/impl_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: The document with name "I/O Ports in 'Schematic (2)' (38)" has been opened. Please specify a new name for this document. (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/vivado_pid3332.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: The document with name "I/O Ports in 'Schematic (2)' (38)" has been opened. Please specify a new name for this document. (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/ALU/vivado_pid3332.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 22:17:28 2018...
