1.0_LIBRARY_CHECK:
  checklist_item:
    - IMP-1-0-0-00: #Confirm the version of all the libraries used for this project are correct and match to addendum.
    - IMP-1-0-0-01: #List standard cell libraries used for implementation and signoff.
    - IMP-1-0-0-02: #List any forbidden cells (special request from foundry or customers).
    - IMP-1-0-0-03: #List all other libraries used for implementation and signoff (eg: IO/PLL/DCC/BUMP/PLL/NoiseGen/ProcessMoniter/etc).
    - IMP-1-0-0-04: #Confirm the versions of analog cells/macros are correct with AMS/Analog team.
  prompt_item:
2.0_TECHFILE_AND_RULE_DECK_CHECK:
  checklist_item:
    - IMP-2-0-0-00: #List Innovus Tech Lef name. eg:N16_Encounter_11M_2Xa1Xd3Xe2Y2R_UTRDL_9T_PODE_1.2a.tlef
    - IMP-2-0-0-01: #List Innovus gdsout map name. eg: PRTF_Innovus_N3P_gdsout_17M_1Xa_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_4Y_hvhv_2Yy2Yx2R_SHDMIM.10c.map
    - IMP-2-0-0-02: #Confirm latest DRC rule deck(s) was used? List DRC rule deck name in Comments. eg: PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014.11_2a.encrypt PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_054_PATCH.11_2a.encrypt
    - IMP-2-0-0-03: #Confirm DRC rule deck was not modified? If it was, explain in comments field.
    - IMP-2-0-0-04: #Confirm latest Antenna rule deck(s) was used? List DRC rule deck name in Comments. eg: PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014_ANT.11_2a.encrypt PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014_SHDMIM_ANT.11_2a.encrypt
    - IMP-2-0-0-05: #Confirm ANT rule deck was not modified? If it was, explain in comments field.
    - IMP-2-0-0-06: #Confirm latest LVS rule deck(s) was used? List LVS rule deck name in Comments. eg: DFM_LVS_RC_PEGASUS_N3P_1p17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_ALRDL.1.0a
    - IMP-2-0-0-07: #Confirm LVS rule deck was not modified? If it was, explain in comments field.
    - IMP-2-0-0-08: #Confirm latest BUMP rule deck(s) was used? List BUMP rule deck name in Comments. eg: PN3_CU_ROUND_BUMP_ON_PAD_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_003.10a
    - IMP-2-0-0-09: #Confirm BUMP rule deck was not modified? If it was, explain in comments field.
    - IMP-2-0-0-10: #List FEOL dummy rule deck name. eg: Dummy_FEOL_Pegasus_3nm_E_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014.11_1a
    - IMP-2-0-0-11: #List BEOL dummy rule deck name. eg: Dummy_BEOL_Pegasus_3nm_E_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014.11_1a
    - IMP-2-0-0-12: #List COD dummy rule deck name (fill N/A if no COD). eg: PLN16FFP_FINcut_AutoGen.11b.encrypt
    - IMP-2-0-0-13: #List Spice Model used for PGV generation. eg: tsmc3gp.a.4/models/spectre_v1d0_2p6/ir_em.scs
    - IMP-2-0-0-14: #List EM irxc rule deck name. eg: ICT_EM_v1d0p1a/cln3p_1p17m+ut-alrdl_1xa1xb1xc1xd1ya1yb4y2yy2yx2r_shdmim.ictem
    - IMP-2-0-0-15: #List QRC techfile name. eg: 17M1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_SHDMIM_UT/fs_v1d0p1a
  prompt_item:
3.0_TOOL_VERSION:
  checklist_item:
    - IMP-3-0-0-00: #List Innovus implementation tool version (eg. innovus/221/22.11-s119_1)
    - IMP-3-0-0-01: #List Quantus RC extration tool version (eg. quantus/231/23.11.000)
    - IMP-3-0-0-02: #List Conformal LEC tool version (eg. confrml/241/24.10.100)
    - IMP-3-0-0-03: #List Tempus timing signoff tool version (eg. ssv/231/23.12-s092_1)
    - IMP-3-0-0-04: #List Voltus power and EMIR signoff tool version (eg. quantus/231/23.11.000)
    - IMP-3-0-0-05: #List Pegasus physical signoff tool version (eg. pegasus/232/23.25.000)
  prompt_item:
4.0_CONSTRAINT_CHECK:
  checklist_item:
    - IMP-4-0-0-00: #Confirm clock constraints in the SDC match or exceed the specified requirements?
    - IMP-4-0-0-01: #Confirm clock duty cycle constraints were reviewed for each clock and match or exceed specified requirements?
    - IMP-4-0-0-02: #Confirm clock uncertainty constraints account for cycle-to-cycle jitter for all clocks?
    - IMP-4-0-0-03: #Confirm clock uncertainty constraints account for duty cycle distortion and duty cycle jitter for all clocks?
    - IMP-4-0-0-04: #Confirm minimum uncertainty guidelines from foundry were followed and included in constraints?
    - IMP-4-0-0-05: #Confirm clock uncertainties were reviewed for test modes (scan clocks coming from a different source, supported tester specs, etc.)?
    - IMP-4-0-0-06: #Confirm all I/O constraints meet specified requirements?
    - IMP-4-0-0-07: #Confirm all unconstrained paths and IOs have been peer reviewed and approved?
    - IMP-4-0-0-08: #Confirm all path exceptions (false paths, multicycle, max delay) have been peer reviewed and approved?
    - IMP-4-0-0-09: #Confirm SDC contains all necessary Functional, DFT and power modes (including voltage scaling mode/reduced voltage and/or performance)?
    - IMP-4-0-0-10: #Confrim proper clock and data transition limit values were set?
  prompt_item:
5.0_SYNTHESIS_CHECK:
  checklist_item:
    - IMP-5-0-0-00: #Confirm synthesis is using lib models for timing?
    - IMP-5-0-0-01: #Confirm synthesis is using lef data for PLE optimization?
    - IMP-5-0-0-02: #Confirm synthesis is using qrc tech file for RC data?
    - IMP-5-0-0-03: #Confirm target standard cell library corners are correct?
    - IMP-5-0-0-04: #Confirm Jasper RTL Lint Summary report has no Error?
    - IMP-5-0-0-05: #Confirm Unresolved References are none?
    - IMP-5-0-0-06: #Confirm Empty Modules are none or explained?
    - IMP-5-0-0-07: #Confirm SDC Read Failures clean?
    - IMP-5-0-0-08: #Confirm Multidriven Report clean?
    - IMP-5-0-0-09: #Confirm Latches Inferred documented?
    - IMP-5-0-0-10: #Confirm don't use cell list includes forbidden cells specified in IMP-1-0-0-02?
    - IMP-5-0-0-11: #Confirm synthesis log has been peer reviewed and all warnings are understood and annotated with an explanation?
    - IMP-5-0-0-12: #Confirm synthesis Quality Of Results (QOR) meets requirements (timing, area, power)?
    - IMP-5-0-0-13: #Confirm scan is successfully inserted and non-scannable flops have been peer reviewed and waived?
    - IMP-5-0-0-14: #Confirm that there are no other violations or errors (max cap, max transition etc)?
    - IMP-5-0-0-15: #Confirm all DFT checks pass?
    - IMP-5-0-0-16: #Confirm CPF/UPF file has passed Conformal LP quality checks against RTL prior to synthesis?
    - IMP-5-0-0-17: #Confirm CPF/UPF file has passed Conformal LP quality checks against post DFT insertion synthesis netlist?
    - IMP-5-0-0-18: #Document DFT Stuck-At % generated by the DFT flow and confirm this value meets or exceeds the DFT CoE expected value?
    - IMP-5-0-0-19: #Document DFT Transition % generated by the DFT flow and confirm this value meets or exceeds the DFT CoE expected value?
  prompt_item:
    - IMP-5-0-0-10-INFO01: #Problematic cells are waived
    - IMP-5-0-0-10-WARN01: #Waived cell not used
6.0_POST_SYNTHESIS_LEC_CHECK:
  checklist_item:
    - IMP-6-0-0-00: #Confirm conformal constraints have been peer reviewed and approved?
    - IMP-6-0-0-01: #Confirm conformal log file has been peer reviewed and all warnings have a waiver/explanation?
    - IMP-6-0-0-02: #Confirm all listed black boxes are intended?
    - IMP-6-0-0-03: #Confirm all user defined black boxes have port definitions declared? (.lib or verilog stub file)
    - IMP-6-0-0-04: #Confirm no aborted compare points exist in log files or reports?
    - IMP-6-0-0-05: #Confirm no non-equivalent points exist?
    - IMP-6-0-0-06: #Confirm all unmapped compare points have been peer reviewed and annotated with a waiver/explanation?
    - IMP-6-0-0-07: #Confirm "set flatten model -library_pin_verification" in LEC flow.
  prompt_item:
7.0_INNOVUS_DESIGN_IN_CHECK:
  checklist_item:
    - IMP-7-0-0-00: #Block name (e.g: cdn_hs_phy_data_slice)
    - IMP-7-0-0-01: #Confirm the netlist/constraint version is correct. For MIG program, list FEI release package name in comment.
    - IMP-7-0-0-02: #Confirm no ERROR message during read constraints.
    - IMP-7-0-0-03: #Confirm all Warning messages during read constraints can be waived.
    - IMP-7-0-0-04: #Confirm no issue for check_timing (all modes) in Innovus.
    - IMP-7-0-0-05: #Confirm no issue for check_design in Innovus.
    - IMP-7-0-0-06: #Confirm the preserve cell list of all modes(Func/DFT/etc) are added to don’t touch list if design have.
    - IMP-7-0-0-07: #Confirm UPF/CPF is delivered for Low Power Checks.(Fill N/A if no UPF is needed)
  prompt_item:
7.1_INNOVUS_DESIGN_IN_CHECK:
  checklist_item:
    - SRG-IMP-7-1-0-00: #Are the initial checks at block level of Functional and DFT modes are reviewed with respective stakeholders?
    - SRG-IMP-7-1-0-01: #Are the initial checks at flat level of Functional and DFT modes are reviewed with respective stakeholders?
  prompt_item:
8.0_PHYSICAL_IMPLEMENTATION_CHECK:
  checklist_item:
    - IMP-8-0-0-00: #Confirm block orientation matches to addendum(NS/EW).
    - IMP-8-0-0-01: #Confirm all ports are assigned on metal track.
    - IMP-8-0-0-02: #Confirm all ports status are Fixed.
    - IMP-8-0-0-03: #Confirm routing blockages are created around the block edges.
    - IMP-8-0-0-04: #Confirm buffers are attached for all ports and are set as fixed.
    - IMP-8-0-0-05: #Confirm the power switches connection is correct . (for non-PSO, please fill N/A)
    - IMP-8-0-0-06: #Confirm the switch power pin is not in lef . (for non-PSO, please fill N/A)
    - IMP-8-0-0-07: #Confirm no Frontend(base layer) DRC violations.
    - IMP-8-0-0-08: #Confirm max routing layer is correct. Provide max routing layer value in comment field.
    - IMP-8-0-0-09: #Confirm we take care of the dynamic power optimization in the whole innovs flow(Check the Note)
    - IMP-8-0-0-10: #Confirm you placed the discrete synchronizer flops close to each other (distance <= 10um) for process without dedicated 2/3 stage synchronizer library cell like TSMC. Make sure “no buffering on the Q->D path between sync flops” for the sync_regs falling under same hierarchy. Please fine tune clock tree for hold fixing. Please don't change the VT of synchronizer flops. (Check the Note. Fill N/A for library has 2/3 stages dedicated library cell)
    - IMP-8-0-0-11: #Confirm the design didn't use any don’t use cell of foundry and don’t_use cell list includes forbidden cells from IMP-1-0-0-02.
    - IMP-8-0-0-12: #Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
    - IMP-8-0-0-13: #Confirm proper clock tree buffer/inverter types are used. Provide a list in comment field.
    - IMP-8-0-0-14: #Confirm no VT mixing on clock tree for all modes. For some instances has clock attribute but used as data, please list that into Waiver list.
    - IMP-8-0-0-15: #Confirm clock tree VT requirements were met.
    - IMP-8-0-0-16: #Confirm clock tree transitions meet requirement.
    - IMP-8-0-0-17: #Confirm clock tree latency requirements were met across all corners. Provide values in comments field.
    - IMP-8-0-0-18: #Confirm clock tree skew requirements are met.
    - IMP-8-0-0-19: #Confirm all multiflop synchronizer registers are the intended celltype and VT type upon which MTBF was calculated.
    - IMP-8-0-0-20: #Confirm that all the multiflop synchronizer registers are placed close together and their clock pin connected to the same leaf buffer/inverter of the clock tree?
    - IMP-8-0-0-21: #If required, antenna diodes were added at the block/IP inputs.
    - IMP-8-0-0-22: #Confirm buffers were added close to each I/O and macro port.
    - IMP-8-0-0-23: #confirm no unplaced cells in design.
    - IMP-8-0-0-24: #Confirm no assign in release netlist.
    - IMP-8-0-1-00: #Confirm the BUMP DRC rule deck setting is correct.
    - IMP-8-0-1-01: #Confirm no BUMP rule violation or can be waived by the client or internal package team.
    - IMP-8-0-1-02: #Confirm no RDL DRC violation.
    - IMP-8-0-1-03: #Confirm TCD(FETCD/BETCD) cells are inserted based on foundry requirement.
    - IMP-8-0-1-04: #Confirm refer to Fab recommendation and requirement to insert ESD cell for core violtage .
    - IMP-8-0-1-05: #Confirm ESD cell power pins are connected to always on power net. In general, it's not allowed to add ESD clamps to VDDG power gated domain. If customer request that, please review that with ESD experts about the wake-up time requirement etc for this special case and request approval from PD/AMS top management.
    - IMP-8-0-1-06: #Confirm that set "don't touch" is applied to all high voltage nets inside core power domain which can't be buffered with core cells (ex: VDD*GONE net in DDR PHY)
    - IMP-8-0-1-07: #Confirm that proper NDR rule is applied to all high voltage nets inside core power domain to avoid HV spacing DRC violations (ex: VDD*GONE net in DDR PHY)
    - IMP-8-0-1-08: #Confirm set "don't touch" is applied to all Analog Test Bus (ATB*) and any other analog signals which can't be buffered.
  prompt_item:
8.1_PHYSICAL_IMPLEMENTATION_CHECK:
  checklist_item:
    - MIG-IMP-8-1-0-00: #Confirm followed the general slice top metal and top routing layer spec. (check the Note)
    - MIG-IMP-8-1-0-01: #Confirm all bit slice ports which connect to IO are assigned at the same side close to IO.
    - MIG-IMP-8-1-0-02: #Confirm the delay element and read entry flops are ULVT type for DDR5/LPDDR5 whose date rate is 4400Mbps and above.(check the Note)
    - MIG-IMP-8-1-0-03: #Confirm max D4 loading can be drove by DA cell and place loading instance close to DA cell(check the Note)
    - MIG-IMP-8-1-0-04: #Confirm there are no gaps for delay element placement for both NS and EW orientation. Best practice is to place delay element by vertical direction for EW slies. Building PG into EW delay element is another choice to avoid gaps between delay elements. Pay attention to try our best to keep same driven strenght along the READ/WRITE/LPBK path during the DCD fixing (post DQ clock divider).
    - MIG-IMP-8-1-0-05: #Confirm place the cells from delayElement0 to DL of each delay line closely and don't touch the net/cell on these paths.
    - MIG-IMP-8-1-0-06: #Confirm NO analog module (such as DA) is put in the middle of manual added inverter pairs in DCD path improvement activities.
    - MIG-IMP-8-1-0-07: #Confirm placed the mimic delay cell related paths (from delay line output to DL IE/IL pins) carefully. (check the Note)
    - MIG-IMP-8-1-0-08: #Confirm you use the same VT and cell type(clock cell) as that on read DQS path to balance read DQ/DQS skew. Treat DQ read path as clock path.
    - MIG-IMP-8-1-0-09: #Confirm the delay element design name and sub-module name are uniquified. Make sure there is not same module name for difference slices. For example, add "_ACS" and "_ACM" postfix to delay element design name and sub-module name for ACS and ACM block.
    - MIG-IMP-8-1-0-10: #Confirm followed the custom and Regulator cell integration guide in custom cell delivery package. Please review the regulator physical design with AMS team.Please place the write path DA cell close to IO port and don't insert the buffers/inverter between DCC loop and data out mux select pin. (Check the Note)
    - MIG-IMP-8-1-0-11: #Confirm the XTC crosstalk connection is correct for the DDRIO has *XTC ports. (Check the Note)
    - MIG-IMP-8-1-0-12: #Confirm there is no buffers/inverters inserted on the VDDR_OBS/VDDR_1UI_OBS/VDDR_6UI_OBS/ATB0_REG_OBS/ATB1_REG_OBS nets from regulator to feedback IO. And make sure the net resistance less than 500ohms. For 1UI+6UI case, if the 1UI or 6UI connected to two FBIOs, make sure the path from the regulator to the near FBIO resistance less than 500ohms. For regulator to the far FBIO path, the resistance can be relaxed. Check with AMS team if you have further questions.
    - MIG-IMP-8-1-0-13: #Confirm "is_macro_cell : true ;" is specified for regulator cells in regulator lib file and the regulator pin connection is correct.(NSLEEP_IN and other input pins are not tied to 0. Fille N/A if there is no Regulator in your design)
    - MIG-IMP-8-1-0-14: #Confirm clock latency (EFG paths) meet requirement for timing budget. Put the delay from DESKEW PLL to slice register CK(E) and pad_mem* (F+G) to comment collomn (target SS corner delay < 800ps).
    - MIG-IMP-8-1-0-15: #Confirm reorder VDD*GONE connection based on IO sequence unless it's took care by custom layout.
    - MIG-IMP-8-1-0-16: #Confirm all the 3 NAND cells of clock mux in both PHY_TOP and Slice level are placed closely (distance <= 10um) and there is NO buffer/inverters inserted between the nand0/nand1 and nand2.
    - MIG-IMP-8-1-0-17: #Confirm there is no dummy metal/via added inside DDRIO. For furture programs, DDRIO will include the dummy metal/via EXCL layers inside IO so PD don't need to do anything. For currrent ongoing project, please check whether there are EXCL layers in DDRIO and create dummy EXCL on IO area if IO cells don't have EXCL layers in gds.
    - MIG-IMP-8-1-1-00: #Please confirm the below items one by one (check the Note)， 1. Confirm VDD/VDDQ/VDDQX additional Dcap value meet the performance requirement. 2. For LPDDR5 and LP5 combo, place RST/CKE pads to VDDQX domain. 3. For CS pad, if CS/CKE swap logic is implemented (only for LP5/4X combo, CS type will be se_txrx), the CS pad should be placed in VDDQ domain. If CS/CKE swap logic is not implemented (LP5 mode,cs type will be se_cs_txrx), the CS pad should be placed in VDDQX domain. 4. ATB pad can be put into VDDQX domain in general for LP5 and LP5 combo case. Please check with AMS team. 5. Please connect the CKE/RST/CS region vddq decap to VDDQX power net. For VDD decap, please add that to VDD_ISO instead of VDD for LPDDR5 project using ddr800 Gen3IO. 6. For LP4X, place CKE/RESET into VDDQX IO domain.
    - MIG-IMP-8-1-1-01: #Confirm meet a resistance less than 0.5Ω(not exceed 0.8Ω) and a capacitance less than 350fF from pad opening to signal bump. (check the Note)
    - MIG-IMP-8-1-1-02: #Confirm NO special VDDCK bump for PAD memory clock domain IO,should share the VDD bump from other core logic.
    - MIG-IMP-8-1-1-03: #Confirm with IO designer whether the IO is Gen1 IO or Gen2 IO or Gen3 IO.(check the Note)
    - MIG-IMP-8-1-1-04: #Confirm the VDDQX bumps are assigned correctly. Exactly follow the "Memory Type" collum information. (check the Note)
    - MIG-IMP-8-1-1-05: #Confirm assign VDDQ_AO for CKE/RST IO region if data retention "CKE/RST always on enabled" is specified in addendum. And place the CKE/RST domain IOs correctly. For DDR5 application,CS pad will be used to replace CKE and should be put into VDDQ_AO IO domain too. (check the Note)
    - MIG-IMP-8-1-1-06: #Make sure take care the PERC concern during the VDDQ and VDDQ_CK bump assignment and PG integration for LPDDR5 as VDDQ and VDDQ_CK are core voltage and the P2P resistance requirement is 0.1ohm which is tight.
    - MIG-IMP-8-1-1-07: #Confirm use cdns_ddr_vddq_ck_v/h (with double clamp and If exist in current DDRIO library) instead of cdns_ddr_vddq_v/h in memclk region for better ESD protection of VDDQ_CK domain. (Fill N/A if this cell doesn’t exist)
    - MIG-IMP-8-1-1-08: #Confirm follow the "Gen* I/O VREF and ESD Insertion Rule" in implementation guide AND DDRIO datasheet for IO planning. Please sent the IO order to AMS team to review if you are not that sure. (check the Note)
    - MIG-IMP-8-1-1-09: #confirm place the DESKEW PLL to the slice notch between two adjacent dataslices for LPDDR5 design with 32 or more bits to make the path delay from deskew pll to DQ/DQS write path smaller (better system budget).
    - MIG-IMP-8-1-1-10: #Confirm the IO order and IO orientation are same as that in the IO order excel table which was reviewed by AMS team or specified by Customer (Like Renesas FIRM PHY project). If you changed the IO order or IO orientation due to DRC or design closure, please make sure review and confirm that with AMS or customer again.
    - MIG-IMP-8-1-1-11: #Confirm the bump assignment is sync with and agreed with the client or internal package team. And make sure the bump map sent to customer is same as that in final database.
    - MIG-IMP-8-1-1-12: #Confirm reset_n_pad (cdns_ddr_se_r_txrx_h) IO VDD_AO pin must be connected to always-on VDD.
    - MIG-IMP-8-1-1-13: #Confirm you have build the shortest clock tree to SOC level SRAM interface clock ports for Dragonfly LP/DDR5 PHY and build shortest tree to phy_pclk_out for Dragonfly DDR5 PHY. (Fill N/A for HPPHY) -For Dragonfly Automotive LPPHY , build shortest clock tree from phy_pclk input port to phy_uc_IRam0CLK and phy_uc_DRam00CLK output ports. -For Dragonfly DDR5, build shortest clock tree from clk_ctlr_sync input port to phy_pclk_div_out output port. -For Dragonfly DDR5, as controller will use phy_pclk_out as clock source, please build shortest tree from clk_ctlr_sync input port to phy_pclk_out output port. To achieve this, you need to place the top DESKEW PLL close to DFI boundary. As current DFPHY bump plan is handled by AMS team, please pay attention to the top DESKEW PLL bump location which needs to be assigned near to DFI boundary. Also, please optimize the SRAM interface data path(in2reg/reg2out related to phy_uc* ports) with tighter interface constraint and well balanced clock tree for these SRAM related registers to reserve more margin on SRAM path delay on SOC side.
    - MIG-IMP-8-1-1-14: #Confirm you created VDD_AO power pin for data retention function of Dragonfly PHY. At the same time, create PHY VDD pin close to PHY VDD_AO pin using same layer and output the PHY VDD and PHY VDD_AO pins to LEF. (Fill N/A if you confirmed with customer that they will not turn off the PHY VDD and this PHY will not be reused for other projects which may turn off the PHY VDD externally)
    - MIG-IMP-8-1-1-15: #Confirm you follow the below implementation guidance related to data_retention and VDDA_AO for GDDR6/GDDR7. -For GDDR6 Gen1 (old architecture), connect the data_retention pin to CMN CORE_VDDGONE directly with shortest distance (please review the transition with AMS team) and don't insert any buffer on data_retention path as there is no VDD always supply in core area. GDDR6 gen1 will not have VDDA_AO supply and VDDA on HM will be always on in data_retention mode. -For GDDR6 new architecture or GDDR7, there will be VDDA_AO bump (please double check with AMS team if there is no VDDA_AO bump), PD need to add data_retention buffers(insert data_retention buffer to PHY boundary also) powered by VDDA_AO.
    - MIG-IMP-8-1-1-16: #For DDR5/DDR4 MCI 80bit PHY implementaton (Check the Note), For HPPHY: group DS0~3 together with DS8-ECC and group DS4~7 together with DS9-ECC, put DS8/DS9 close to CA. For Dragonfly DDR5 PHY: DS4 is used for Channel A ECC data while DS9 is used for the Channel B ECC data. There is no special rule requirement as HPPHY and please place them in order based on each channel.
    - MIG-IMP-8-1-1-17: #Confirm the PG connection of Deskew PLL is correct and the PG resistance meet the integration guide. (check the Note)
    - MIG-IMP-8-1-1-18: #Confirm the correct bump naming rule VDDAPLL_* for high voltage pin VDDA of dual rail Deskew PLL (check the Note)
    - MIG-IMP-8-1-1-19: #Confirm use the clock inverters and set NDR routing to the paths from PLL TESTOUT and OBS out. For HPPHY: the paths are from DESKEW PLL to pll_testout pad input pins or pll_testout DFI interface pins. For Dragonfly LPPHY: the paths are from PLL_clk_obs_out(DS/AS HM)-> phy_obs_pll_clk(phy_top) and PLL_refclk_obs_out(DS/AS HM)->phy_obs_pll_refclk(phy_top) For Dragonfly DDR5 PHY: the paths are : from top deskew PLL(phy_top)->pll_refclk_testout_top_pll/pll_testout_top_pll(phy_top) : from PLL_clk_obs_out(DS HM)->pll_testout_ds*_pll(phy_top), PLL_refclk_obs_out(DS HM)->pll_refclk_testout_ds*_pll(phy_top) : from PLL_clk_obs_out(cmn_cas)->pll_testout_cmn_pll(phy_top),PLL_refclk_obs_out(cmn_cas)->pll_refclk_testout_cmn_pll(phy_top) : from CMN_clk_obs_out(cmnhm)-> CMN_clk_obs_out(phy_top) For tv_chip level: Do similar things to paths which are for FRACN-PLL/DESKEW-PLL clock testing or observing.
    - MIG-IMP-8-1-1-20: #Confirm the Deskew PLL CKFB connecte to FOUTP directly without buffers. (check the Note)
    - MIG-IMP-8-1-1-21: #Confirm dfi interface registers are placed close to DFI interface pins and make the DFI interface input/output clock/datapath shortest with minumum skew (If the project is dragonfly DDR5 and controller will use PHY phy_pclk_out, please don't build shortest clock tree for DFI interface register clocks. You can balance DFI interface clock tree with internal clock tree or a little larger than internal clock tree). Build separate clock tree to DFI regsiters. One is for input registers, the other is for output registers. And the input clock tree need to be balanced with output clock tree.(check the Note)
    - MIG-IMP-8-1-1-22: #Confirm place the cdn_hs_phy/inst_scan_dly module close to PHY interface pins and create separate clock tree to these retime scan registers if your design is based on HSPHY 2022Q1 or later branch and need to support ETM timing signoff. Objective is to make the scan related interface data/clock paths simpler and reduce the slack difference between flatten and ETM model. For DFPHY,current design has not sperated inst_scan_dly module, so please place the seperate “*scan_dly*” registers that belong to a in2reg/reg2out path close to PHY ports similarly. (Fill N/A if design has not this module)
    - MIG-IMP-8-1-1-23: #Confirm add at least 2 ESD clamps cells for each power domain. For example: VDDPLL*/VDD_AO. Follow the guidance in AMS integration guide specified in Notes. (for Intel process, need more clamps, please double check with ESD experts)
    - MIG-IMP-8-1-1-24: #Confirm Deskew/FRAC PLL(All power domains) Dcap meet the system requirement. (e.g: 100pf per deskew/fracN pll each power domain for 6400Mbps, Please check the Notes for decap number for each PLL power domain based on data rate). Follow the guidance in AMS integration guide specified in Notes.
    - MIG-IMP-8-1-1-25: #Confirm follow the datasheet and implementation guide of IP blocks(DDRIO/PLL/Noisegen/GPIO etc). (check the Note)
    - MIG-IMP-8-1-1-26: #Confirm assigned VDD_AO bump or create VDD_AO dedicated power supply from SOC side to VDD_AO pin of internal data_retention pad depends on the communication with customer side if "Does customer intend to shutoff VDD externally" is yes in pre2post checklist and "power gating" is no in addendum. (check the Note) Pay attention to assign dedicated ESD cells to VDD_AO supply to make sure there is no ESD issue if VDD_AO bump is assigned. Make sure the data_retention signal path from SOC side is always on ( not powered by PHY VDD as that can be shut off externally) Make sure the related_power_pin of data_retention signal in lib files should be VDD_AO.
    - MIG-IMP-8-1-1-27: #Confirm meet the decap requirement in die model checklist. (Check the Notes)
    - MIG-IMP-8-1-1-28: #Confirm the scan pins are assigned to be interleaved for PHY_TOP delivery. (check the Note)
    - MIG-IMP-8-1-1-29: #For test chip, pay attention to the digital process moniter implementation guide. (Check the guide in Notes)
    - MIG-IMP-8-1-1-30: #Confrim add VDDQ/VDD decaps for DDRIO in test chip tv_chip level(Follow same decap insertion guidance in PHY implementation guide).
    - MIG-IMP-8-1-1-31: #Confirm data retention IO VDD_AO pin must be connected to always-on VDD (mark N/A only when data_retention pad doesn't exist)”
    - MIG-IMP-8-1-1-32: #Confirm I/O voltage signal "DR_VALUE_HV/DR_EN_HV/VDDGONE*_HV/TIE*_HV/ATB*_HV" does not connect to VDD voltage device.
    - MIG-IMP-8-1-2-00: #[BRCM special] Confirm use pin blockage def for pin assignment for BRCM projects (for non-BRCM projects, please fill N/A) The pin def information is in /projects/workbench/versions/BRCM/pin_blockage_def/BRCM_Pin_Placement_DEF_release_notes.pdf
    - MIG-IMP-8-1-2-01: #[BRCM special] Confirm the BRCM don’t_use cell list is correct. Pay attention that the BRCM don’t use list is keeping change. Please check whether you follow the latest one.(The BRCM don’t use file in workbench is based on old program and you need to overwrite or update that per project.) Latest BRCM dont_use cell list can be found in below path: N7: /process/tsmcN7/data/stdcell/tsmc/n7gp/BRCM/MISC_n7gp/docs/dont_use.info.latest N5: /process/tsmcN5/data/stdcell/n5/BRCM/MISC_BRCM_n5/docs/dont_use.info.latest
    - MIG-IMP-8-1-2-02: #[BRCM special] Confirm no issue for the BRCM speical ARC rule check related to AP PAD enclosure (double check the setting in Note). Also check with PM about the latest rule deck version. Below paths are just for your reference. /process/tsmcN5/data/g_brcm/CALIBRE/DRC/23Mar2023/3stars_DRC_BRCM_5nm_AP_PAD_ENCLOSURE/sourceme /process/tsmcN7/data/gp/CALIBRE/DRC/28Mar2023/3stars_DRC_BRCM_7nm_AP_PAD_ENCLOSURE/sourceme
    - MIG-IMP-8-1-3-00: #[MIG-WB-Tracking] Confirm the workbench flow you are using. (Current latest one: /projects/workbench/versions/workbench_v0.8) Put the workbench flow dir in Comment and specify the reason why you don’t use the central workbench flow. The reason maybe as belows, -This process is new and not covered by the central workbench flow. -ECO based on old programs.
    - MIG-IMP-8-1-3-01: #[MIG-WB-Tracking] Confirm compared the difference between the workbench you used and the central workbench flow. You can use "diff -r $your_workbench_dir /projects/workbench/versions/workbench_v0.8 > workbench_difference" Please put the below message in Comment collumn, -put the workbench_difference file location -Reason for the difference if has the difference -Suggestion for central workbench flow
  prompt_item:
8.2_PHYSICAL_IMPLEMENTATION_CHECK:
  checklist_item:
    - HPP-IMP-8-2-0-00: #Confirm floorplan has been peer reviewed and agreed?
    - HPP-IMP-8-2-0-01: #Confirm area and density targets were met?
    - HPP-IMP-8-2-0-02: #Confirm power goals are met in all modes (Functional & DFT) and corners using an activity file representative of each mode generated by Gate Level Simulation (GLS) on post PNR netlist?
    - HPP-IMP-8-2-0-03: #Were approved buffer and delay cells used for hold fixing? Provide buffer list used for hold fixing in comments field.
    - HPP-IMP-8-2-0-04: #Confirm spare cells or GA fill cells were added and placed evenly across the layout?
  prompt_item:
8.3_PHYSICAL_IMPLEMENTATION_CHECK:
  checklist_item:
    - SRG-IMP-8-3-0-00: #Are we adding a prefix to the Timing ECOs for tracking purpose?
    - SRG-IMP-8-3-0-01: #Are we adding metal ECO filler cells in the design?
    - SRG-IMP-8-3-0-00: #Are the ECOs being implemented using only Metal ECO cells?
    - SRG-IMP-8-3-0-01: #Is the base XOR is clean?
    - SRG-IMP-8-3-0-00: #Are we running RTO DRC (if tsmc and <28nm project)?
    - SRG-IMP-8-3-0-00: #If shielding is required, is it done as per the customer/IP document inputs?
  prompt_item:
9.0_RC_EXTRACTION_CHECK:
  checklist_item:
    - IMP-9-0-0-00: #Confirm SPEF extaction includes dummy metal gds.
    - IMP-9-0-0-01: #Confirm QRC layer mapping and qrcTechFiles used are correct.
    - IMP-9-0-0-02: #Confirm SPEF extraction includes NDR rule lef file.
    - IMP-9-0-0-03: #Confirm no ERROR message in the QRC log files.
    - IMP-9-0-0-04: #Confirm no physically open nets in QRC imcomplete net report.
    - IMP-9-0-0-05: #Confirm proper Quantus version is used for RC extraction(match to or mature than Foundry recommended Quantus version)
    - IMP-9-0-0-06: #Confirm the reuse block spef generation QRC version is same as your top level QRC version. If there is qrcTech file version update with new tool version after slices were built and released, block level spef may need to be regenerated. You can get the slice QRC version in BE checklist or RELEASE_NOTES.
    - IMP-9-0-0-07: #Confirm all Warning message in QRC log files can be waived.
  prompt_item:
10.0_STA_DCD_CHECK:
  checklist_item:
    - IMP-10-0-0-00: #Confirm the netlist/spef version is correct.
    - IMP-10-0-0-01: #Confirm there is no unresolved reference.
    - IMP-10-0-0-02: #Confirm the clock uncertainty setting is correct.
    - IMP-10-0-0-03: #Confirm the units in library match the units in the SDC.
    - IMP-10-0-0-04: #Confirm the SDC has no ideal clock networks.
    - IMP-10-0-0-05: #Confirm all clocks propegated during STA.
    - IMP-10-0-0-06: #Confirm the SI setting is correct.
    - IMP-10-0-0-07: #Confirm the OCV setting is correct (matches to latest foundary recommendation or addendum).
    - IMP-10-0-0-08: #Confirm set the correct clock transition and data transition.
    - IMP-10-0-0-09: #Confirm no SPEF annotation issue in STA.
    - IMP-10-0-0-10: #Confirm check full path group timing reports (in2out/in2reg/reg2out/reg2reg/default/cgdefault).
    - IMP-10-0-0-11: #Confirm the timing of all path groups is clean.
    - IMP-10-0-0-12: #Confirm the max_transition check result is clean.
    - IMP-10-0-0-13: #Confirm the max_capacitance check result is clean.
    - IMP-10-0-0-14: #Confirm the noise/glitch check result is clean.
    - IMP-10-0-0-15: #Confirm the double_clock check result is clean.
    - IMP-10-0-0-16: #Confirm clock signal full swing result is clean if foundry timing signoff criteria has full swing requirement.
    - IMP-10-0-0-17: #Confirm the min-pulse check result is clean.
    - IMP-10-0-0-18: #Confirm the min_period check result is clean if library has min_period check.
    - IMP-10-0-0-19: #Confirm meet IP special DELAY/SKEW requirement if it have.
    - IMP-10-0-0-20: #Confirm no ERROR message in the STA log files or the ERROR messages can be waived.
    - IMP-10-0-0-21: #Confirm all Warning message in the STA log files can be waived.
    - IMP-10-0-0-22: #Confirm timing/skew/drv/mpw/noise/ect results and log files are checked based on all signoff modes and all signoff corners.
    - IMP-10-0-0-23: #Confirm the DCD check is clean if the design request DCD check on some special circuits.
    - IMP-10-0-0-24: #Any special timing requirement from the specifications that cannot be covered by SDC constraints are reported and reviewed? For example: DDR DQ/DQS skew check
    - IMP-10-0-0-25: #Confirm check_timing report has no issue.
    - IMP-10-0-0-26: #Confirm check_design report has no issue.
    - IMP-10-0-0-27: #Confirm final timing review was held and all open items closed (capture the review and waiver in JIRA ticket).
  prompt_item:
10.1_STA_DCD_CHECK:
  checklist_item:
    - MIG-IMP-10-1-0-00: #Confirm the the cel list specified in library_setup/set_instance_voltage.tcl in STA environment matches to the real physical implemention for projects with regulator. Please do local update for VDDR domain cell list in the file when needed.
    - MIG-IMP-10-1-0-01: #Confirm there are no unintentional cells in VDDR domain and all cells in VDDR domain are updated to latest STA environment.
    - MIG-IMP-10-1-0-02: #Confirm have provided DCD analysis team the DCD path to set DCD analysis environment in stable stage and provide final DCD paths 2 weeks before final delivery.
    - MIG-IMP-10-1-0-03: #Confirm the library version is correct. STA signoff environment may not use the correct library paths. Please do local update when needed.
    - MIG-IMP-10-1-0-04: #Confirm have provided verification team post-simulation related files to set post-sim environment. (TT corner,Timing violations within uncertainty, skew no impact post-sim) in stable stage and close to final version (SS/TT/FF corners,Timing violations within uncertainty, skew violations less than 10ps) post-simulation related files 2 weeks for slices (4 weeks for phy_top) before final delivery.
    - MIG-IMP-10-1-1-00: #[DCD check] Confirm the spice used for DCD run is lpe based spice netlist with RC information. Otherwise the DCD results are not accurate. (Check the Notes)
    - MIG-IMP-10-1-1-01: #[DCD check] Confirm with Balbeer the DCD flow and results are valid.
    - MIG-IMP-10-1-1-02: #[DCD check] Confirm with Kato-san if DCD results is not meet the target.
    - MIG-IMP-10-1-2-00: #[ETMQA check] Confirm this program will support ETM based timing signoff on customer side. (Fill N/A if it doesn't support ETM based timing signoff on customer side, check with design team or PM about the details)
    - MIG-IMP-10-1-2-01: #[ETMQA check] Confirm there is no issue for ETMQA flow. You can refer to /projects/workbench/versions/workbench_v0.8/workbench/kits/wrapper/etmQA_review_guide about how to check the results. Please contact ipg_mig_arch_pd if you run into any issue for the flow. （Fill N/A if customer will not run ETM based STA)
    - MIG-IMP-10-1-2-02: #[ETMQA check] Please provide the ETMQA run dir in comment. （Fill N/A if customer will not run ETM based STA)
  prompt_item:
10.2_STA_DCD_CHECK:
  checklist_item:
    - HBM-IMP-10-2-0-00: #Conditions used to verify max clock frequency (e.g. wireload model, etc.). SPEF + 5% of clock period as setup uncertainty
    - HBM-IMP-10-2-0-01: #Setup uncertainty, OCV Parameters. Static IR 15mV based deltaV + 10C deltaT
    - HBM-IMP-10-2-0-02: #Hold uncertainty, OCV parameters Static IR 15mV based deltaV + 10C deltaT
    - HBM-IMP-10-2-0-03: #Were appropriate lifetime deratings defined for use in STA/HSTA analysis? (frequency or uncertainty deratings) describe in Comments section
  prompt_item:
10.3_STA_DCD_CHECK:
  checklist_item:
    - SRG-IMP-10-3-0-00: #Is the design free of false paths in the same clock domain? If not, then check with SDC/FE owner
    - SRG-IMP-10-3-0-01: #Are the clock-crossing reports verified with the customer?
    - SRG-IMP-10-3-0-00: #There should not be any data cells in the clock path
    - SRG-IMP-10-3-0-00: #There should not be any clock cells in the data path
    - SRG-IMP-10-3-0-01: #All the clock definitions should be defined on the clock sources only
  prompt_item:
11.0_POWER_EMIR_CHECK:
  checklist_item:
    - IMP-11-0-0-00: #Confirm input database(netlist/def/lef/spef/lib/pgv/etc) are loaded correctly.
    - IMP-11-0-0-01: #Confirm the design has no power open/short and all instances are physically connected.
    - IMP-11-0-0-02: #Confirm EMIR signoff criteria follows addendum or SOW, otherwise follow internal spec (design rule with IP specific margin)
    - IMP-11-0-0-03: #Confirm activity file was used? If not, provide default switching activity values in comments field.
    - IMP-11-0-0-04: #Confirm proper rc/PVT corners were used for IR drop and EM analysis. List rc/PVT corners used in comments field.
    - IMP-11-0-0-05: #Confirm generate all the power library with detail view correctly.
    - IMP-11-0-0-06: #Confirm use the proper spice model and spice netlist to generate the PGV views.(check the Note)
    - IMP-11-0-0-07: #Confirm all the PGV views are present in the EMIR scripts.
    - IMP-11-0-0-08: #Confirm full PG connection information are included in def to run PA.
    - IMP-11-0-0-09: #Confirm Power pad locations correctly defined. Note: voltage sources need to be defined on the input side (VDDG) of power switches to all tool to calculate IR drop through power switch.
    - IMP-11-0-0-10: #Confirm static power analysis results matches the requirement.
    - IMP-11-0-0-11: #Confirm the power number can meet the power target in addendum if addendum has the power spec.
    - IMP-11-0-0-12: #Confirm the power number between EW and NS is similiar if this program has both NS and EW orientations.(< 10% at least. fill N/A in case only one orientation)
    - IMP-11-0-0-13: #Confirm dynamic power results matches the requirement.
    - IMP-11-0-0-14: #List default continous operation years in design rule. (eg: 10 years)
    - IMP-11-0-0-15: #List default EM temperature in design rule. (eg. 105C/110C)
    - IMP-11-0-0-16: #List continous operation years in your check.
    - IMP-11-0-0-17: #List EM temperature in your check.
    - IMP-11-0-0-18: #Confirm signalEM analysis results matches the requirement.
    - IMP-11-0-0-19: #Confirm you are aware of and follow the customers' requirement about wake-up/rush-current if they have.(For non-PSO, please fill N/A)
    - IMP-11-0-0-20: #Confirm wake-up time meet customer's requirement. (For non-PSO, please fill N/A)
    - IMP-11-0-0-21: #Confirm rush-current meet the requirement. (For non-PSO, please fill N/A)
    - IMP-11-0-0-22: #Confirm no ERROR message in power analysis log files.
    - IMP-11-0-0-23: #Confirm all Warning message in power analysis log files can be waived.
    - IMP-11-0-0-24: #Confirm the VT ratio calculation excludes physical cells(Filler/DCAP/Tap etc).
    - IMP-11-0-0-25: #Confirm use TSO to run power opt including leakage opt
    - IMP-11-0-0-26: #List the VT ratio (without physical cells): EG: TSMCN7/N6:SVT(50%)/LVT(40%)/ULVT(10%) TSMCN5/N4/N3/N2:SVT(50%)/LVTLL(20%)/LVT(20%)/ULVTLL(5%)/ULVT(5%)/ELVT(0%) SEC:RVT(50%)/LVT(40%)/SLVT(10%) INTl_I3/18A:ad(HVT 30%)/ac(SVT 20%)/ab(LVT 30%)/aa(ULVT 20%)
    - IMP-11-0-0-27: #Confirm adequate decaps were added to meet design requirements?
  prompt_item:
11.1_POWER_EMIR_CHECK:
  checklist_item:
    - MIG-IMP-11-1-0-00: #Confirm enable the full delay line to check the PG weak points related to delay line in EMIR analysis.
    - MIG-IMP-11-1-0-01: #Confrim the MIMCAP PGV view is provided by AMS team for die model correctness. (for non-MIMCAP case, please fill N/A)
    - MIG-IMP-11-1-0-02: #Confirm run VDDR domain EMIR for projects with Regulator and double confirm the VDDR domain total capacitance with AMS team. (For non Regulator case,please fill N/A)
    - MIG-IMP-11-1-1-00: #[VCD based Power Evaluation] Confirm all Warning message in power evaluation log files can be waived.
    - MIG-IMP-11-1-1-01: #[VCD-based Power Evaluation] Confirm no ERROR message in power evaluation log files.
    - MIG-IMP-11-1-1-02: #[VCD-based Power Evaluation] Confirm final power evaluation checklist (DDR_PHY_IP_Performance_Analysis_Template_V1p2) and reports have been reviewed by Reviewer.
  prompt_item:
11.2_POWER_EMIR_CHECK:
  checklist_item:
    - HBM-IMP-11-2-0-00: #Was the final typical and worst case power computed using a simulation based VCD dump and provided to the design teams?
  prompt_item:
11.3_POWER_EMIR_CHECK:
  checklist_item:
    - SRG-IMP-11-3-0-00: #Is SDC/TWF coverage more than 95% ?
    - SRG-IMP-11-3-0-01: #Is SPEF coverage 100% ?If not, mention reason in comments
    - SRG-IMP-11-3-0-02: #Is QRC tech file with proper corner and metal stack mentioned in comments?
    - SRG-IMP-11-3-0-03: #Is the missing via check is clean
    - SRG-IMP-11-3-0-04: #Is simulation time mentioned in the comments?
    - SRG-IMP-11-3-0-05: #Is resolution during dynamic simulation mentioned in comments ?
    - SRG-IMP-11-3-0-06: #Is VCD tag mentioned in the comments?
  prompt_item:
12.0_PHYSICAL_VERIFICATION_CHECK:
  checklist_item:
    - IMP-12-0-0-00: #Confirm the GDS includes dummy METAL/OD/PO/COD.
    - IMP-12-0-0-01: #Confirm mock tapeout GDS includes dummy METAL/OD/PO/COD.
    - IMP-12-0-0-02: #Confirm the GDS was generated properly and physical verification has been run on final block GDS.
    - IMP-12-0-0-03: #Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
    - IMP-12-0-0-04: #Confirm the "#define CHECK_FLOATING_GATE_BY_PRIMARY_TEXT" DRC option in DRC rule deck is open to check PO.R.19 (input floating issue) in IP level.
    - IMP-12-0-0-05: #Confirm open the IP_TIGHTEN_DENSITY switch in DRC rule deck.
    - IMP-12-0-0-06: #Confirm the MIM related check setting is correct. (Fill N/A if no MIMCAP inserted or no MIM related layers)
    - IMP-12-0-0-07: #Confirm the ANT rule deck setting is correct.
    - IMP-12-0-0-08: #Confirm the MIM_ANT rule deck setting is correct. (For MIG,please check with AMS team about the MIM cell type (MIM or SHDMIM) because the MIM_ANT rule will be different).
    - IMP-12-0-0-09: #Confirm the LVS rule deck setting is correct.
    - IMP-12-0-0-10: #Confirm turn-off the VIRTUAL_CONNECT in LVS setting.
    - IMP-12-0-0-11: #Confirm the DRC check result is clean. (fill the confidence level of not touching floorplan again in comment if fill no, for example, 90%~100%)
    - IMP-12-0-0-12: #Confirm the MIM related check is clean. (Need to check and Fill N/A if no MIMCAP inserted or no MIM related layers in PHY or SOC level) - If PHY needs to insert MIMCAP. 1. Need to pay attention to the MIMCAP KOZ rule during MIMCAP insertion after check with customer about the SOC die size, substrate layer number and PHY placement/location in SOC level. 2. Pay attention to the option setting related to MIM DRC check like KOZ_High_subst_layer, SHDMIM_KOZ_AP_SPACE_5um(on/off will impact the checking rule) etc in TSMC rule deck(need to align these settings with customer). -If PHY doesn't insert MIMCAP but SOC level inserts MIMCAP. 1. Need to open SHDMIM switching in DRC rule deck. 2. Need to check with customer whether PHY need to meet SHDMIM_KOZ_AP_SPACE_5um rule (if SOC level this DRC switching setting is ON) in PHY area which falls into SOC KOZ area for TSMC process. 3. May need to insert MIM dummy in PHY level to meet SOC level MIM dummy density rule (you can sync with customer whether PHY MIM dummy is needed and the KOZ information on PHY to make sure there is no dummy added in KOZ area on PHY by adding MIM EXCL layer).
    - IMP-12-0-0-13: #Confirm the ANT check result is clean.
    - IMP-12-0-0-14: #Confirm the MIM_ANT check result is clean. (Fill N/a if no MIMCAP inserted or no MIM related layers)
    - IMP-12-0-0-15: #Confirm the LVS check result is match.
    - IMP-12-0-0-16: #Confrim there is no issue for lvs.rep and extra pins in lvs.rep.cls even the results shows MATCH(check the Note)
    - IMP-12-0-0-17: #Confirm no soft-connect issue.
    - IMP-12-0-0-18: #Confirm the ERC check result is clean.
    - IMP-12-0-0-19: #Confirm Analog power/gnd labels are correct.
    - IMP-12-0-0-20: #Confirm no unknown black boxes are reported.
    - IMP-12-0-0-21: #Confirm no ERROR message in PV log files.
    - IMP-12-0-0-22: #Confirm all Warning message in PV log files can be waived.
    - IMP-12-0-0-23: #Confirm set proper LVS bump text files (e.g: not include VDDG/VREF internal pin).
    - IMP-12-0-0-24: #Confirm add the chipBoundary layer to check boundary DRC for test chip.
    - IMP-12-0-0-25: #Confirm the BUMP DRC rule deck setting is correct.
    - IMP-12-0-0-26: #Confirm BUMP rule DRC result is clean.
    - IMP-12-0-0-27: #Confirm Package to Chip comparison passes (bump excel vs bump location in gds/oas)?
    - IMP-12-0-0-28: #Confirm ARC check result is clean. (For BRCM project only, for others fill N/A)
    - IMP-12-0-0-29: #Confirm all Warning message in ARC log files can be waived. (For BRCM project only, for others fill N/A)
    - IMP-12-0-0-30: #Confirm DFM check result is clean. (for SEC process, for others fill N/A)
    - IMP-12-0-0-31: #Confirm FLT check result is clean. (for SEC process, for others fill N/A)
    - IMP-12-0-0-32: #Confirm no ERROR message in DFM/FLT log files. (for SEC process, for others fill N/A)
    - IMP-12-0-0-33: #Confirm all Warning message in DFM/FLT log files can be waived. (for SEC process, for others fill N/A)
    - IMP-12-0-0-34: #Confirm RTO DRC result is clean for post-mask ECO if foundry has RTO DRC check requirement. (fill N/A is no RTO DRC check)
    - IMP-12-0-0-34: #Confirm all Warning message in RTO DRC log files can be waived. (for SEC process, for others fill N/A)
  prompt_item:
13.0_POST_PD_EQUIVALENCE_CHECK:
  checklist_item:
    - IMP-13-0-0-00: #Confirm conformal constraints have been peer reviewed and approved?
    - IMP-13-0-0-01: #Confirm conformal log file has been peer reviewed and all warnings have a waiver/explanation?
    - IMP-13-0-0-02: #Confirm all listed black boxes are intended?
    - IMP-13-0-0-03: #Confirm all user defined black boxes have port definitions declared? (.lib or verilog stub file)
    - IMP-13-0-0-04: #Confirm no aborted compare points exist in log files or reports?
    - IMP-13-0-0-05: #Confirm no non-equivalent points exist?
    - IMP-13-0-0-06: #Confirm all unmapped compare points have been peer reviewed and annotated with a waiver/explanation?
    - IMP-13-0-0-07: #Confirm "set flatten model -library_pin_verification" in LEC flow.
  prompt_item:
14.0_CLP_CHECK:
  checklist_item:
    - IMP-14-0-0-00: #Confirm set the correct golden netlist.
    - IMP-14-0-0-01: #Confirm pass the formal check for final release netlist.
    - IMP-14-0-0-02: #Confirm connect the PSO chain correctly. (Fill N/A if no PSO)
    - IMP-14-0-0-03: #Confirm the CLP check result is clean.
    - IMP-14-0-0-04: #Confirm no ERROR message in CLP log files.
    - IMP-14-0-0-05: #Confirm all Warning message in CLP log files can be waived.
    - IMP-14-0-0-06: #Confirm you have run CLP without issue if the design has VDD_AO domain or other low power features like power gating, retention etc.
  prompt_item:
15.0_ESD_PERC_CHECK:
  checklist_item:
    - IMP-15-0-0-00: #Confirm whether ESD PERC check is needed.
    - IMP-15-0-0-01: #Confirm whether CNOD check is needed. For example, we need to check CNOD for TSMCN5 process.
    - IMP-15-0-0-02: #Confirm the PERC voltage setting is correct.(check the Note)
    - IMP-15-0-0-03: #Confirm there is no issue about ESD PERC check if PERC check is needed.
    - IMP-15-0-0-04: #Confirm there is no issue about CNOD check if CNOD check is needed.
    - IMP-15-0-0-05: #Confirm the RDL and PG structure of final database match to your PERC run pass version. If you made some changes on the RDL and PG structure for DRC/EMIR after you passed PERC run, either you can submit another free run within PERC run cycle or run XOR between PERC pass run gds and your final gds and provide justifications like signal RDL layers and PG layers to IO/ESD/PLL are same betwen the two versions.
  prompt_item:
16.0_IPTAG_CHECK:
  checklist_item:
    - IMP-16-0-0-00: #Confirm the IPTAG content and format are correct.(check the Note)
    - IMP-16-0-0-01: #Confirm add TAG information to PHY.(TC/Controller don't need IPTAG)
    - IMP-16-0-0-02: #Confirm PHY has the IPTAG for Hard PHY delivery and Slices have the IPTAG for FIRM PHY delivery. (Can skip slice level IPTAG for Hard PHY delivery)
    - IMP-16-0-0-03: #Confirm use IP Type code for PHY - "P" in the slices IPTAG for FIRM PHY delivery.
    - IMP-16-0-0-04: #Confirm update the IPTAG if FIRM PHY slices are reused as FIRM PHY delivery for another project.
    - IMP-16-0-0-05: #Confirm remove the FIRM PHY slices IPTAG if FIRM PHY slices are reused in Hard PHY project.
    - IMP-16-0-0-06: #Confirm you followed the below document about IPTAG creation. If you have further question, please check with Tobing. HSPHY/HPPHY/DFPHY/GDDR/HBM: https://cadence.sharepoint.com/:w:/r/sites/IPGroup/DesignIP/Quality/_layouts/15/Doc.aspx?sourcedoc=%7B26DAB946-483A-415F-AC0C-C195C0838506%7D&file=IP%20Number%20Format%20-%20DDR%20PHY.docx&wdLOR=cF5835961-1465-461D-BAFD-3F0590F6A7F9&action=default&mobileredirect=true SERDES: https://cadence.sharepoint.com/:w:/r/sites/IPGroup/DesignIP/Quality/IP_Numbers/IP%20Number%20Format%20-%20SerDes.docx?d=wf015c37bca9b4d3d951589cf616333fe&csf=1&web=1
    - IMP-16-0-0-07: #Confirm the Final GDS have the IPTAG information?
  prompt_item:
17.0_FINAL_DATA:
  checklist_item:
    - IMP-17-0-0-00: #Confirm data has been copied to final release area? Provide a directory location in the comments field.
    - IMP-17-0-0-01: #Is the ‘latest’ updated to point to the final release area?
    - IMP-17-0-0-02: #Does the area contain all relevant and required information? Netlist/gds/db/lef/libs/spef etc
    - IMP-17-0-0-03: #Have all irrelevant release areas been deleted?
    - IMP-17-0-0-04: #Have checks been run on release data (checkIt etc)?
  prompt_item:
17.1_FINAL_DATA:
  checklist_item:
    - HPP-IMP-17-1-0-00: #If IP under DR3 review implements a register containing the revision/version of the IP, please confirm that this register contains the correct revision/version of the IP w.r.t this DR3 Review?
  prompt_item:
17.2_FINAL_DATA:
  checklist_item:
    - HBM-IMP-17-2-0-00: #Has the complete set of rule decks, LVS/DRC settings, and other setup requirements used to generate and signoff the final delivery been archived in case the runs must be replicated in the future?
    - HBM-IMP-17-2-0-01: #Recommend performing a flush of the delivery flow with the customer to ensure all necessary files are delivered and the required database formats used. Has this been done?
  prompt_item:
17.3_FINAL_DATA:
  checklist_item:
    - SRG-IMP-17-3-0-00: #Is the Delivery Package contains layer map file
    - SRG-IMP-17-3-0-01: #Is the Delivery Package contains Device List
    - SRG-IMP-17-3-0-02: #Is the Delivery Package contains IP vendor check list form
    - SRG-IMP-17-3-0-03: #Is the Delivery Package contains Test Chip Description doc
    - SRG-IMP-17-3-0-04: #Is the Delivery Package contains all the PV report files
    - SRG-IMP-17-3-0-05: #Is the Delivery Package contains all the PV run sets (Only settings)
  prompt_item:
