
led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b14  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007c9c  08007c9c  00017c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cb8  08007cb8  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007cb8  08007cb8  00017cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cc0  08007cc0  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cc0  08007cc0  00017cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cc4  08007cc4  00017cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007cc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000808  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000898  20000898  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000157fc  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036ed  00000000  00000000  000358bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001110  00000000  00000000  00038fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fa0  00000000  00000000  0003a0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023699  00000000  00000000  0003b060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016e89  00000000  00000000  0005e6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb517  00000000  00000000  00075582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00140a99  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048c0  00000000  00000000  00140aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c84 	.word	0x08007c84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007c84 	.word	0x08007c84

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d0:	f000 fc0a 	bl	8000ce8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d4:	f000 f828 	bl	8000528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d8:	f000 f924 	bl	8000724 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004dc:	f000 f88e 	bl	80005fc <MX_I2C1_Init>
  MX_I2S3_Init();
 80004e0:	f000 f8ba 	bl	8000658 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004e4:	f000 f8e8 	bl	80006b8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004e8:	f006 ff84 	bl	80073f4 <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004ec:	f006 ffa8 	bl	8007440 <MX_USB_HOST_Process>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);

    HAL_Delay(1000);
    */
    /* using toggle */
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80004f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004f4:	480b      	ldr	r0, [pc, #44]	; (8000524 <main+0x58>)
 80004f6:	f000 ff54 	bl	80013a2 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80004fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004fe:	4809      	ldr	r0, [pc, #36]	; (8000524 <main+0x58>)
 8000500:	f000 ff4f 	bl	80013a2 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000504:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000508:	4806      	ldr	r0, [pc, #24]	; (8000524 <main+0x58>)
 800050a:	f000 ff4a 	bl	80013a2 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800050e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000512:	4804      	ldr	r0, [pc, #16]	; (8000524 <main+0x58>)
 8000514:	f000 ff45 	bl	80013a2 <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 8000518:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800051c:	f000 fc56 	bl	8000dcc <HAL_Delay>
    MX_USB_HOST_Process();
 8000520:	e7e4      	b.n	80004ec <main+0x20>
 8000522:	bf00      	nop
 8000524:	40020c00 	.word	0x40020c00

08000528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b094      	sub	sp, #80	; 0x50
 800052c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052e:	f107 0320 	add.w	r3, r7, #32
 8000532:	2230      	movs	r2, #48	; 0x30
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f007 fa9e 	bl	8007a78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053c:	f107 030c 	add.w	r3, r7, #12
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800054c:	2300      	movs	r3, #0
 800054e:	60bb      	str	r3, [r7, #8]
 8000550:	4b28      	ldr	r3, [pc, #160]	; (80005f4 <SystemClock_Config+0xcc>)
 8000552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000554:	4a27      	ldr	r2, [pc, #156]	; (80005f4 <SystemClock_Config+0xcc>)
 8000556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800055a:	6413      	str	r3, [r2, #64]	; 0x40
 800055c:	4b25      	ldr	r3, [pc, #148]	; (80005f4 <SystemClock_Config+0xcc>)
 800055e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000564:	60bb      	str	r3, [r7, #8]
 8000566:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000568:	2300      	movs	r3, #0
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	4b22      	ldr	r3, [pc, #136]	; (80005f8 <SystemClock_Config+0xd0>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a21      	ldr	r2, [pc, #132]	; (80005f8 <SystemClock_Config+0xd0>)
 8000572:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000576:	6013      	str	r3, [r2, #0]
 8000578:	4b1f      	ldr	r3, [pc, #124]	; (80005f8 <SystemClock_Config+0xd0>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000584:	2301      	movs	r3, #1
 8000586:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000588:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800058c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800058e:	2302      	movs	r3, #2
 8000590:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000592:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000596:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000598:	2308      	movs	r3, #8
 800059a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800059c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005a2:	2302      	movs	r3, #2
 80005a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005a6:	2307      	movs	r3, #7
 80005a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005aa:	f107 0320 	add.w	r3, r7, #32
 80005ae:	4618      	mov	r0, r3
 80005b0:	f003 f900 	bl	80037b4 <HAL_RCC_OscConfig>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005ba:	f000 f9b1 	bl	8000920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005be:	230f      	movs	r3, #15
 80005c0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c2:	2302      	movs	r3, #2
 80005c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c6:	2300      	movs	r3, #0
 80005c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005d6:	f107 030c 	add.w	r3, r7, #12
 80005da:	2105      	movs	r1, #5
 80005dc:	4618      	mov	r0, r3
 80005de:	f003 fb61 	bl	8003ca4 <HAL_RCC_ClockConfig>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005e8:	f000 f99a 	bl	8000920 <Error_Handler>
  }
}
 80005ec:	bf00      	nop
 80005ee:	3750      	adds	r7, #80	; 0x50
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40023800 	.word	0x40023800
 80005f8:	40007000 	.word	0x40007000

080005fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <MX_I2C1_Init+0x50>)
 8000602:	4a13      	ldr	r2, [pc, #76]	; (8000650 <MX_I2C1_Init+0x54>)
 8000604:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000606:	4b11      	ldr	r3, [pc, #68]	; (800064c <MX_I2C1_Init+0x50>)
 8000608:	4a12      	ldr	r2, [pc, #72]	; (8000654 <MX_I2C1_Init+0x58>)
 800060a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800060c:	4b0f      	ldr	r3, [pc, #60]	; (800064c <MX_I2C1_Init+0x50>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000612:	4b0e      	ldr	r3, [pc, #56]	; (800064c <MX_I2C1_Init+0x50>)
 8000614:	2200      	movs	r2, #0
 8000616:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <MX_I2C1_Init+0x50>)
 800061a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800061e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000620:	4b0a      	ldr	r3, [pc, #40]	; (800064c <MX_I2C1_Init+0x50>)
 8000622:	2200      	movs	r2, #0
 8000624:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <MX_I2C1_Init+0x50>)
 8000628:	2200      	movs	r2, #0
 800062a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800062c:	4b07      	ldr	r3, [pc, #28]	; (800064c <MX_I2C1_Init+0x50>)
 800062e:	2200      	movs	r2, #0
 8000630:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <MX_I2C1_Init+0x50>)
 8000634:	2200      	movs	r2, #0
 8000636:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000638:	4804      	ldr	r0, [pc, #16]	; (800064c <MX_I2C1_Init+0x50>)
 800063a:	f002 fad7 	bl	8002bec <HAL_I2C_Init>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000644:	f000 f96c 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	200000ac 	.word	0x200000ac
 8000650:	40005400 	.word	0x40005400
 8000654:	000186a0 	.word	0x000186a0

08000658 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800065c:	4b13      	ldr	r3, [pc, #76]	; (80006ac <MX_I2S3_Init+0x54>)
 800065e:	4a14      	ldr	r2, [pc, #80]	; (80006b0 <MX_I2S3_Init+0x58>)
 8000660:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000662:	4b12      	ldr	r3, [pc, #72]	; (80006ac <MX_I2S3_Init+0x54>)
 8000664:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000668:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800066a:	4b10      	ldr	r3, [pc, #64]	; (80006ac <MX_I2S3_Init+0x54>)
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000670:	4b0e      	ldr	r3, [pc, #56]	; (80006ac <MX_I2S3_Init+0x54>)
 8000672:	2200      	movs	r2, #0
 8000674:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000676:	4b0d      	ldr	r3, [pc, #52]	; (80006ac <MX_I2S3_Init+0x54>)
 8000678:	f44f 7200 	mov.w	r2, #512	; 0x200
 800067c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800067e:	4b0b      	ldr	r3, [pc, #44]	; (80006ac <MX_I2S3_Init+0x54>)
 8000680:	4a0c      	ldr	r2, [pc, #48]	; (80006b4 <MX_I2S3_Init+0x5c>)
 8000682:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000684:	4b09      	ldr	r3, [pc, #36]	; (80006ac <MX_I2S3_Init+0x54>)
 8000686:	2200      	movs	r2, #0
 8000688:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800068a:	4b08      	ldr	r3, [pc, #32]	; (80006ac <MX_I2S3_Init+0x54>)
 800068c:	2200      	movs	r2, #0
 800068e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <MX_I2S3_Init+0x54>)
 8000692:	2200      	movs	r2, #0
 8000694:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000696:	4805      	ldr	r0, [pc, #20]	; (80006ac <MX_I2S3_Init+0x54>)
 8000698:	f002 fbec 	bl	8002e74 <HAL_I2S_Init>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006a2:	f000 f93d 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000100 	.word	0x20000100
 80006b0:	40003c00 	.word	0x40003c00
 80006b4:	00017700 	.word	0x00017700

080006b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006bc:	4b17      	ldr	r3, [pc, #92]	; (800071c <MX_SPI1_Init+0x64>)
 80006be:	4a18      	ldr	r2, [pc, #96]	; (8000720 <MX_SPI1_Init+0x68>)
 80006c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006c2:	4b16      	ldr	r3, [pc, #88]	; (800071c <MX_SPI1_Init+0x64>)
 80006c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ca:	4b14      	ldr	r3, [pc, #80]	; (800071c <MX_SPI1_Init+0x64>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006d0:	4b12      	ldr	r3, [pc, #72]	; (800071c <MX_SPI1_Init+0x64>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006d6:	4b11      	ldr	r3, [pc, #68]	; (800071c <MX_SPI1_Init+0x64>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006dc:	4b0f      	ldr	r3, [pc, #60]	; (800071c <MX_SPI1_Init+0x64>)
 80006de:	2200      	movs	r2, #0
 80006e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e2:	4b0e      	ldr	r3, [pc, #56]	; (800071c <MX_SPI1_Init+0x64>)
 80006e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006ea:	4b0c      	ldr	r3, [pc, #48]	; (800071c <MX_SPI1_Init+0x64>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f0:	4b0a      	ldr	r3, [pc, #40]	; (800071c <MX_SPI1_Init+0x64>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <MX_SPI1_Init+0x64>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006fc:	4b07      	ldr	r3, [pc, #28]	; (800071c <MX_SPI1_Init+0x64>)
 80006fe:	2200      	movs	r2, #0
 8000700:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000702:	4b06      	ldr	r3, [pc, #24]	; (800071c <MX_SPI1_Init+0x64>)
 8000704:	220a      	movs	r2, #10
 8000706:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000708:	4804      	ldr	r0, [pc, #16]	; (800071c <MX_SPI1_Init+0x64>)
 800070a:	f003 fe17 	bl	800433c <HAL_SPI_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000714:	f000 f904 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000148 	.word	0x20000148
 8000720:	40013000 	.word	0x40013000

08000724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08c      	sub	sp, #48	; 0x30
 8000728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072a:	f107 031c 	add.w	r3, r7, #28
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
 8000738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	61bb      	str	r3, [r7, #24]
 800073e:	4b72      	ldr	r3, [pc, #456]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a71      	ldr	r2, [pc, #452]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000744:	f043 0310 	orr.w	r3, r3, #16
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b6f      	ldr	r3, [pc, #444]	; (8000908 <MX_GPIO_Init+0x1e4>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0310 	and.w	r3, r3, #16
 8000752:	61bb      	str	r3, [r7, #24]
 8000754:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
 800075a:	4b6b      	ldr	r3, [pc, #428]	; (8000908 <MX_GPIO_Init+0x1e4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a6a      	ldr	r2, [pc, #424]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000760:	f043 0304 	orr.w	r3, r3, #4
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b68      	ldr	r3, [pc, #416]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0304 	and.w	r3, r3, #4
 800076e:	617b      	str	r3, [r7, #20]
 8000770:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
 8000776:	4b64      	ldr	r3, [pc, #400]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a63      	ldr	r2, [pc, #396]	; (8000908 <MX_GPIO_Init+0x1e4>)
 800077c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b61      	ldr	r3, [pc, #388]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078a:	613b      	str	r3, [r7, #16]
 800078c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	4b5d      	ldr	r3, [pc, #372]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a5c      	ldr	r2, [pc, #368]	; (8000908 <MX_GPIO_Init+0x1e4>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b5a      	ldr	r3, [pc, #360]	; (8000908 <MX_GPIO_Init+0x1e4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	4b56      	ldr	r3, [pc, #344]	; (8000908 <MX_GPIO_Init+0x1e4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a55      	ldr	r2, [pc, #340]	; (8000908 <MX_GPIO_Init+0x1e4>)
 80007b4:	f043 0302 	orr.w	r3, r3, #2
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b53      	ldr	r3, [pc, #332]	; (8000908 <MX_GPIO_Init+0x1e4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b4f      	ldr	r3, [pc, #316]	; (8000908 <MX_GPIO_Init+0x1e4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a4e      	ldr	r2, [pc, #312]	; (8000908 <MX_GPIO_Init+0x1e4>)
 80007d0:	f043 0308 	orr.w	r3, r3, #8
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b4c      	ldr	r3, [pc, #304]	; (8000908 <MX_GPIO_Init+0x1e4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0308 	and.w	r3, r3, #8
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2108      	movs	r1, #8
 80007e6:	4849      	ldr	r0, [pc, #292]	; (800090c <MX_GPIO_Init+0x1e8>)
 80007e8:	f000 fdc2 	bl	8001370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007ec:	2201      	movs	r2, #1
 80007ee:	2101      	movs	r1, #1
 80007f0:	4847      	ldr	r0, [pc, #284]	; (8000910 <MX_GPIO_Init+0x1ec>)
 80007f2:	f000 fdbd 	bl	8001370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007f6:	2200      	movs	r2, #0
 80007f8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007fc:	4845      	ldr	r0, [pc, #276]	; (8000914 <MX_GPIO_Init+0x1f0>)
 80007fe:	f000 fdb7 	bl	8001370 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000802:	2308      	movs	r3, #8
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	2301      	movs	r3, #1
 8000808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000812:	f107 031c 	add.w	r3, r7, #28
 8000816:	4619      	mov	r1, r3
 8000818:	483c      	ldr	r0, [pc, #240]	; (800090c <MX_GPIO_Init+0x1e8>)
 800081a:	f000 fc0d 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800081e:	2301      	movs	r3, #1
 8000820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000822:	2301      	movs	r3, #1
 8000824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082a:	2300      	movs	r3, #0
 800082c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	4619      	mov	r1, r3
 8000834:	4836      	ldr	r0, [pc, #216]	; (8000910 <MX_GPIO_Init+0x1ec>)
 8000836:	f000 fbff 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800083a:	2308      	movs	r3, #8
 800083c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083e:	2302      	movs	r3, #2
 8000840:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800084a:	2305      	movs	r3, #5
 800084c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 031c 	add.w	r3, r7, #28
 8000852:	4619      	mov	r1, r3
 8000854:	482e      	ldr	r0, [pc, #184]	; (8000910 <MX_GPIO_Init+0x1ec>)
 8000856:	f000 fbef 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800085a:	2301      	movs	r3, #1
 800085c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800085e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000868:	f107 031c 	add.w	r3, r7, #28
 800086c:	4619      	mov	r1, r3
 800086e:	482a      	ldr	r0, [pc, #168]	; (8000918 <MX_GPIO_Init+0x1f4>)
 8000870:	f000 fbe2 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000874:	2304      	movs	r3, #4
 8000876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000878:	2300      	movs	r3, #0
 800087a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	4825      	ldr	r0, [pc, #148]	; (800091c <MX_GPIO_Init+0x1f8>)
 8000888:	f000 fbd6 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800088c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000892:	2302      	movs	r3, #2
 8000894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800089e:	2305      	movs	r3, #5
 80008a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	4619      	mov	r1, r3
 80008a8:	481c      	ldr	r0, [pc, #112]	; (800091c <MX_GPIO_Init+0x1f8>)
 80008aa:	f000 fbc5 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008ae:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008b2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	4619      	mov	r1, r3
 80008c6:	4813      	ldr	r0, [pc, #76]	; (8000914 <MX_GPIO_Init+0x1f0>)
 80008c8:	f000 fbb6 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008cc:	2320      	movs	r3, #32
 80008ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d0:	2300      	movs	r3, #0
 80008d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	480d      	ldr	r0, [pc, #52]	; (8000914 <MX_GPIO_Init+0x1f0>)
 80008e0:	f000 fbaa 	bl	8001038 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008e4:	2302      	movs	r3, #2
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008e8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	4804      	ldr	r0, [pc, #16]	; (800090c <MX_GPIO_Init+0x1e8>)
 80008fa:	f000 fb9d 	bl	8001038 <HAL_GPIO_Init>

}
 80008fe:	bf00      	nop
 8000900:	3730      	adds	r7, #48	; 0x30
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40023800 	.word	0x40023800
 800090c:	40021000 	.word	0x40021000
 8000910:	40020800 	.word	0x40020800
 8000914:	40020c00 	.word	0x40020c00
 8000918:	40020000 	.word	0x40020000
 800091c:	40020400 	.word	0x40020400

08000920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
}
 8000926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000928:	e7fe      	b.n	8000928 <Error_Handler+0x8>
	...

0800092c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	4b10      	ldr	r3, [pc, #64]	; (8000978 <HAL_MspInit+0x4c>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093a:	4a0f      	ldr	r2, [pc, #60]	; (8000978 <HAL_MspInit+0x4c>)
 800093c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000940:	6453      	str	r3, [r2, #68]	; 0x44
 8000942:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <HAL_MspInit+0x4c>)
 8000944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	603b      	str	r3, [r7, #0]
 8000952:	4b09      	ldr	r3, [pc, #36]	; (8000978 <HAL_MspInit+0x4c>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	4a08      	ldr	r2, [pc, #32]	; (8000978 <HAL_MspInit+0x4c>)
 8000958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800095c:	6413      	str	r3, [r2, #64]	; 0x40
 800095e:	4b06      	ldr	r3, [pc, #24]	; (8000978 <HAL_MspInit+0x4c>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800096a:	2007      	movs	r0, #7
 800096c:	f000 fb22 	bl	8000fb4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800

0800097c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	; 0x28
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a19      	ldr	r2, [pc, #100]	; (8000a00 <HAL_I2C_MspInit+0x84>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d12c      	bne.n	80009f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	613b      	str	r3, [r7, #16]
 80009a2:	4b18      	ldr	r3, [pc, #96]	; (8000a04 <HAL_I2C_MspInit+0x88>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	4a17      	ldr	r2, [pc, #92]	; (8000a04 <HAL_I2C_MspInit+0x88>)
 80009a8:	f043 0302 	orr.w	r3, r3, #2
 80009ac:	6313      	str	r3, [r2, #48]	; 0x30
 80009ae:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <HAL_I2C_MspInit+0x88>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	613b      	str	r3, [r7, #16]
 80009b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009ba:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009c0:	2312      	movs	r3, #18
 80009c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c8:	2300      	movs	r3, #0
 80009ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009cc:	2304      	movs	r3, #4
 80009ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4619      	mov	r1, r3
 80009d6:	480c      	ldr	r0, [pc, #48]	; (8000a08 <HAL_I2C_MspInit+0x8c>)
 80009d8:	f000 fb2e 	bl	8001038 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <HAL_I2C_MspInit+0x88>)
 80009e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e4:	4a07      	ldr	r2, [pc, #28]	; (8000a04 <HAL_I2C_MspInit+0x88>)
 80009e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009ea:	6413      	str	r3, [r2, #64]	; 0x40
 80009ec:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <HAL_I2C_MspInit+0x88>)
 80009ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009f8:	bf00      	nop
 80009fa:	3728      	adds	r7, #40	; 0x28
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40005400 	.word	0x40005400
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020400 	.word	0x40020400

08000a0c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08e      	sub	sp, #56	; 0x38
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a24:	f107 0314 	add.w	r3, r7, #20
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a31      	ldr	r2, [pc, #196]	; (8000afc <HAL_I2S_MspInit+0xf0>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d15a      	bne.n	8000af2 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a40:	23c0      	movs	r3, #192	; 0xc0
 8000a42:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a44:	2302      	movs	r3, #2
 8000a46:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a48:	f107 0314 	add.w	r3, r7, #20
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f003 fb35 	bl	80040bc <HAL_RCCEx_PeriphCLKConfig>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000a58:	f7ff ff62 	bl	8000920 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	4b27      	ldr	r3, [pc, #156]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a64:	4a26      	ldr	r2, [pc, #152]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a6a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6c:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	4b20      	ldr	r3, [pc, #128]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a80:	4a1f      	ldr	r2, [pc, #124]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a82:	f043 0301 	orr.w	r3, r3, #1
 8000a86:	6313      	str	r3, [r2, #48]	; 0x30
 8000a88:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8c:	f003 0301 	and.w	r3, r3, #1
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a94:	2300      	movs	r3, #0
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9c:	4a18      	ldr	r2, [pc, #96]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000a9e:	f043 0304 	orr.w	r3, r3, #4
 8000aa2:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <HAL_I2S_MspInit+0xf4>)
 8000aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa8:	f003 0304 	and.w	r3, r3, #4
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abc:	2300      	movs	r3, #0
 8000abe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ac0:	2306      	movs	r3, #6
 8000ac2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac8:	4619      	mov	r1, r3
 8000aca:	480e      	ldr	r0, [pc, #56]	; (8000b04 <HAL_I2S_MspInit+0xf8>)
 8000acc:	f000 fab4 	bl	8001038 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000ad0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ae2:	2306      	movs	r3, #6
 8000ae4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aea:	4619      	mov	r1, r3
 8000aec:	4806      	ldr	r0, [pc, #24]	; (8000b08 <HAL_I2S_MspInit+0xfc>)
 8000aee:	f000 faa3 	bl	8001038 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000af2:	bf00      	nop
 8000af4:	3738      	adds	r7, #56	; 0x38
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40003c00 	.word	0x40003c00
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020000 	.word	0x40020000
 8000b08:	40020800 	.word	0x40020800

08000b0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08a      	sub	sp, #40	; 0x28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a19      	ldr	r2, [pc, #100]	; (8000b90 <HAL_SPI_MspInit+0x84>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d12b      	bne.n	8000b86 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <HAL_SPI_MspInit+0x88>)
 8000b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b36:	4a17      	ldr	r2, [pc, #92]	; (8000b94 <HAL_SPI_MspInit+0x88>)
 8000b38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b3e:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <HAL_SPI_MspInit+0x88>)
 8000b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	4b11      	ldr	r3, [pc, #68]	; (8000b94 <HAL_SPI_MspInit+0x88>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b52:	4a10      	ldr	r2, [pc, #64]	; (8000b94 <HAL_SPI_MspInit+0x88>)
 8000b54:	f043 0301 	orr.w	r3, r3, #1
 8000b58:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <HAL_SPI_MspInit+0x88>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b66:	23e0      	movs	r3, #224	; 0xe0
 8000b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b76:	2305      	movs	r3, #5
 8000b78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4805      	ldr	r0, [pc, #20]	; (8000b98 <HAL_SPI_MspInit+0x8c>)
 8000b82:	f000 fa59 	bl	8001038 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b86:	bf00      	nop
 8000b88:	3728      	adds	r7, #40	; 0x28
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40013000 	.word	0x40013000
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40020000 	.word	0x40020000

08000b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <NMI_Handler+0x4>

08000ba2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba6:	e7fe      	b.n	8000ba6 <HardFault_Handler+0x4>

08000ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <MemManage_Handler+0x4>

08000bae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb2:	e7fe      	b.n	8000bb2 <BusFault_Handler+0x4>

08000bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb8:	e7fe      	b.n	8000bb8 <UsageFault_Handler+0x4>

08000bba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be8:	f000 f8d0 	bl	8000d8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000bf4:	4802      	ldr	r0, [pc, #8]	; (8000c00 <OTG_FS_IRQHandler+0x10>)
 8000bf6:	f000 fe59 	bl	80018ac <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000584 	.word	0x20000584

08000c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c0c:	4a14      	ldr	r2, [pc, #80]	; (8000c60 <_sbrk+0x5c>)
 8000c0e:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <_sbrk+0x60>)
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c18:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c20:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <_sbrk+0x64>)
 8000c22:	4a12      	ldr	r2, [pc, #72]	; (8000c6c <_sbrk+0x68>)
 8000c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d207      	bcs.n	8000c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c34:	f006 fee6 	bl	8007a04 <__errno>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c42:	e009      	b.n	8000c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4a:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	4a05      	ldr	r2, [pc, #20]	; (8000c68 <_sbrk+0x64>)
 8000c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c56:	68fb      	ldr	r3, [r7, #12]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3718      	adds	r7, #24
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20020000 	.word	0x20020000
 8000c64:	00000400 	.word	0x00000400
 8000c68:	200001a0 	.word	0x200001a0
 8000c6c:	20000898 	.word	0x20000898

08000c70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <SystemInit+0x20>)
 8000c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c7a:	4a05      	ldr	r2, [pc, #20]	; (8000c90 <SystemInit+0x20>)
 8000c7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ccc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c98:	480d      	ldr	r0, [pc, #52]	; (8000cd0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c9a:	490e      	ldr	r1, [pc, #56]	; (8000cd4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c9c:	4a0e      	ldr	r2, [pc, #56]	; (8000cd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cb0:	4c0b      	ldr	r4, [pc, #44]	; (8000ce0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cbe:	f7ff ffd7 	bl	8000c70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cc2:	f006 fea5 	bl	8007a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cc6:	f7ff fc01 	bl	80004cc <main>
  bx  lr    
 8000cca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ccc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd4:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000cd8:	08007cc8 	.word	0x08007cc8
  ldr r2, =_sbss
 8000cdc:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000ce0:	20000898 	.word	0x20000898

08000ce4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce4:	e7fe      	b.n	8000ce4 <ADC_IRQHandler>
	...

08000ce8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cec:	4b0e      	ldr	r3, [pc, #56]	; (8000d28 <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a0d      	ldr	r2, [pc, #52]	; (8000d28 <HAL_Init+0x40>)
 8000cf2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cf8:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <HAL_Init+0x40>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a0a      	ldr	r2, [pc, #40]	; (8000d28 <HAL_Init+0x40>)
 8000cfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d04:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <HAL_Init+0x40>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a07      	ldr	r2, [pc, #28]	; (8000d28 <HAL_Init+0x40>)
 8000d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d10:	2003      	movs	r0, #3
 8000d12:	f000 f94f 	bl	8000fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d16:	2000      	movs	r0, #0
 8000d18:	f000 f808 	bl	8000d2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d1c:	f7ff fe06 	bl	800092c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40023c00 	.word	0x40023c00

08000d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d34:	4b12      	ldr	r3, [pc, #72]	; (8000d80 <HAL_InitTick+0x54>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <HAL_InitTick+0x58>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f967 	bl	800101e <HAL_SYSTICK_Config>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e00e      	b.n	8000d78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2b0f      	cmp	r3, #15
 8000d5e:	d80a      	bhi.n	8000d76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d60:	2200      	movs	r2, #0
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d68:	f000 f92f 	bl	8000fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d6c:	4a06      	ldr	r2, [pc, #24]	; (8000d88 <HAL_InitTick+0x5c>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	e000      	b.n	8000d78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000000 	.word	0x20000000
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000004 	.word	0x20000004

08000d8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_IncTick+0x20>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	461a      	mov	r2, r3
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_IncTick+0x24>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	4a04      	ldr	r2, [pc, #16]	; (8000db0 <HAL_IncTick+0x24>)
 8000d9e:	6013      	str	r3, [r2, #0]
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	20000008 	.word	0x20000008
 8000db0:	200001a4 	.word	0x200001a4

08000db4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  return uwTick;
 8000db8:	4b03      	ldr	r3, [pc, #12]	; (8000dc8 <HAL_GetTick+0x14>)
 8000dba:	681b      	ldr	r3, [r3, #0]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	200001a4 	.word	0x200001a4

08000dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dd4:	f7ff ffee 	bl	8000db4 <HAL_GetTick>
 8000dd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000de4:	d005      	beq.n	8000df2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000de6:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <HAL_Delay+0x44>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	461a      	mov	r2, r3
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	4413      	add	r3, r2
 8000df0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000df2:	bf00      	nop
 8000df4:	f7ff ffde 	bl	8000db4 <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	68fa      	ldr	r2, [r7, #12]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d8f7      	bhi.n	8000df4 <HAL_Delay+0x28>
  {
  }
}
 8000e04:	bf00      	nop
 8000e06:	bf00      	nop
 8000e08:	3710      	adds	r7, #16
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000008 	.word	0x20000008

08000e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e24:	4b0c      	ldr	r3, [pc, #48]	; (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e30:	4013      	ands	r3, r2
 8000e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e46:	4a04      	ldr	r2, [pc, #16]	; (8000e58 <__NVIC_SetPriorityGrouping+0x44>)
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	60d3      	str	r3, [r2, #12]
}
 8000e4c:	bf00      	nop
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e60:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <__NVIC_GetPriorityGrouping+0x18>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	0a1b      	lsrs	r3, r3, #8
 8000e66:	f003 0307 	and.w	r3, r3, #7
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	db0b      	blt.n	8000ea2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	f003 021f 	and.w	r2, r3, #31
 8000e90:	4907      	ldr	r1, [pc, #28]	; (8000eb0 <__NVIC_EnableIRQ+0x38>)
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	095b      	lsrs	r3, r3, #5
 8000e98:	2001      	movs	r0, #1
 8000e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	e000e100 	.word	0xe000e100

08000eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	db0a      	blt.n	8000ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	490c      	ldr	r1, [pc, #48]	; (8000f00 <__NVIC_SetPriority+0x4c>)
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	0112      	lsls	r2, r2, #4
 8000ed4:	b2d2      	uxtb	r2, r2
 8000ed6:	440b      	add	r3, r1
 8000ed8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000edc:	e00a      	b.n	8000ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4908      	ldr	r1, [pc, #32]	; (8000f04 <__NVIC_SetPriority+0x50>)
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	f003 030f 	and.w	r3, r3, #15
 8000eea:	3b04      	subs	r3, #4
 8000eec:	0112      	lsls	r2, r2, #4
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	440b      	add	r3, r1
 8000ef2:	761a      	strb	r2, [r3, #24]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000e100 	.word	0xe000e100
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b089      	sub	sp, #36	; 0x24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	f1c3 0307 	rsb	r3, r3, #7
 8000f22:	2b04      	cmp	r3, #4
 8000f24:	bf28      	it	cs
 8000f26:	2304      	movcs	r3, #4
 8000f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	2b06      	cmp	r3, #6
 8000f30:	d902      	bls.n	8000f38 <NVIC_EncodePriority+0x30>
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	3b03      	subs	r3, #3
 8000f36:	e000      	b.n	8000f3a <NVIC_EncodePriority+0x32>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	43da      	mvns	r2, r3
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5a:	43d9      	mvns	r1, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	4313      	orrs	r3, r2
         );
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3724      	adds	r7, #36	; 0x24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
	...

08000f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f80:	d301      	bcc.n	8000f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00f      	b.n	8000fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f86:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <SysTick_Config+0x40>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f8e:	210f      	movs	r1, #15
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f94:	f7ff ff8e 	bl	8000eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <SysTick_Config+0x40>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f9e:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <SysTick_Config+0x40>)
 8000fa0:	2207      	movs	r2, #7
 8000fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	e000e010 	.word	0xe000e010

08000fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff ff29 	bl	8000e14 <__NVIC_SetPriorityGrouping>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fdc:	f7ff ff3e 	bl	8000e5c <__NVIC_GetPriorityGrouping>
 8000fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	68b9      	ldr	r1, [r7, #8]
 8000fe6:	6978      	ldr	r0, [r7, #20]
 8000fe8:	f7ff ff8e 	bl	8000f08 <NVIC_EncodePriority>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff5d 	bl	8000eb4 <__NVIC_SetPriority>
}
 8000ffa:	bf00      	nop
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	4603      	mov	r3, r0
 800100a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800100c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff31 	bl	8000e78 <__NVIC_EnableIRQ>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ffa2 	bl	8000f70 <SysTick_Config>
 800102c:	4603      	mov	r3, r0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001038:	b480      	push	{r7}
 800103a:	b089      	sub	sp, #36	; 0x24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
 8001052:	e16b      	b.n	800132c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001054:	2201      	movs	r2, #1
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	429a      	cmp	r2, r3
 800106e:	f040 815a 	bne.w	8001326 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f003 0303 	and.w	r3, r3, #3
 800107a:	2b01      	cmp	r3, #1
 800107c:	d005      	beq.n	800108a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001086:	2b02      	cmp	r3, #2
 8001088:	d130      	bne.n	80010ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	2203      	movs	r2, #3
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	68da      	ldr	r2, [r3, #12]
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010c0:	2201      	movs	r2, #1
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	f003 0201 	and.w	r2, r3, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0303 	and.w	r3, r3, #3
 80010f4:	2b03      	cmp	r3, #3
 80010f6:	d017      	beq.n	8001128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	2203      	movs	r2, #3
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4013      	ands	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	689a      	ldr	r2, [r3, #8]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d123      	bne.n	800117c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	08da      	lsrs	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3208      	adds	r2, #8
 800113c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	f003 0307 	and.w	r3, r3, #7
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	220f      	movs	r2, #15
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0307 	and.w	r3, r3, #7
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	08da      	lsrs	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3208      	adds	r2, #8
 8001176:	69b9      	ldr	r1, [r7, #24]
 8001178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0203 	and.w	r2, r3, #3
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 80b4 	beq.w	8001326 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	4b60      	ldr	r3, [pc, #384]	; (8001344 <HAL_GPIO_Init+0x30c>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	4a5f      	ldr	r2, [pc, #380]	; (8001344 <HAL_GPIO_Init+0x30c>)
 80011c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011cc:	6453      	str	r3, [r2, #68]	; 0x44
 80011ce:	4b5d      	ldr	r3, [pc, #372]	; (8001344 <HAL_GPIO_Init+0x30c>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011da:	4a5b      	ldr	r2, [pc, #364]	; (8001348 <HAL_GPIO_Init+0x310>)
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	3302      	adds	r3, #2
 80011e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	220f      	movs	r2, #15
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	43db      	mvns	r3, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4013      	ands	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a52      	ldr	r2, [pc, #328]	; (800134c <HAL_GPIO_Init+0x314>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d02b      	beq.n	800125e <HAL_GPIO_Init+0x226>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a51      	ldr	r2, [pc, #324]	; (8001350 <HAL_GPIO_Init+0x318>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d025      	beq.n	800125a <HAL_GPIO_Init+0x222>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a50      	ldr	r2, [pc, #320]	; (8001354 <HAL_GPIO_Init+0x31c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d01f      	beq.n	8001256 <HAL_GPIO_Init+0x21e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a4f      	ldr	r2, [pc, #316]	; (8001358 <HAL_GPIO_Init+0x320>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d019      	beq.n	8001252 <HAL_GPIO_Init+0x21a>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a4e      	ldr	r2, [pc, #312]	; (800135c <HAL_GPIO_Init+0x324>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d013      	beq.n	800124e <HAL_GPIO_Init+0x216>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a4d      	ldr	r2, [pc, #308]	; (8001360 <HAL_GPIO_Init+0x328>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d00d      	beq.n	800124a <HAL_GPIO_Init+0x212>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a4c      	ldr	r2, [pc, #304]	; (8001364 <HAL_GPIO_Init+0x32c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d007      	beq.n	8001246 <HAL_GPIO_Init+0x20e>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a4b      	ldr	r2, [pc, #300]	; (8001368 <HAL_GPIO_Init+0x330>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d101      	bne.n	8001242 <HAL_GPIO_Init+0x20a>
 800123e:	2307      	movs	r3, #7
 8001240:	e00e      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001242:	2308      	movs	r3, #8
 8001244:	e00c      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001246:	2306      	movs	r3, #6
 8001248:	e00a      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800124a:	2305      	movs	r3, #5
 800124c:	e008      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800124e:	2304      	movs	r3, #4
 8001250:	e006      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001252:	2303      	movs	r3, #3
 8001254:	e004      	b.n	8001260 <HAL_GPIO_Init+0x228>
 8001256:	2302      	movs	r3, #2
 8001258:	e002      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800125a:	2301      	movs	r3, #1
 800125c:	e000      	b.n	8001260 <HAL_GPIO_Init+0x228>
 800125e:	2300      	movs	r3, #0
 8001260:	69fa      	ldr	r2, [r7, #28]
 8001262:	f002 0203 	and.w	r2, r2, #3
 8001266:	0092      	lsls	r2, r2, #2
 8001268:	4093      	lsls	r3, r2
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4313      	orrs	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001270:	4935      	ldr	r1, [pc, #212]	; (8001348 <HAL_GPIO_Init+0x310>)
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	089b      	lsrs	r3, r3, #2
 8001276:	3302      	adds	r3, #2
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800127e:	4b3b      	ldr	r3, [pc, #236]	; (800136c <HAL_GPIO_Init+0x334>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012a2:	4a32      	ldr	r2, [pc, #200]	; (800136c <HAL_GPIO_Init+0x334>)
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012a8:	4b30      	ldr	r3, [pc, #192]	; (800136c <HAL_GPIO_Init+0x334>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012cc:	4a27      	ldr	r2, [pc, #156]	; (800136c <HAL_GPIO_Init+0x334>)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <HAL_GPIO_Init+0x334>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012f6:	4a1d      	ldr	r2, [pc, #116]	; (800136c <HAL_GPIO_Init+0x334>)
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012fc:	4b1b      	ldr	r3, [pc, #108]	; (800136c <HAL_GPIO_Init+0x334>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d003      	beq.n	8001320 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001320:	4a12      	ldr	r2, [pc, #72]	; (800136c <HAL_GPIO_Init+0x334>)
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	3301      	adds	r3, #1
 800132a:	61fb      	str	r3, [r7, #28]
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	2b0f      	cmp	r3, #15
 8001330:	f67f ae90 	bls.w	8001054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001334:	bf00      	nop
 8001336:	bf00      	nop
 8001338:	3724      	adds	r7, #36	; 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800
 8001348:	40013800 	.word	0x40013800
 800134c:	40020000 	.word	0x40020000
 8001350:	40020400 	.word	0x40020400
 8001354:	40020800 	.word	0x40020800
 8001358:	40020c00 	.word	0x40020c00
 800135c:	40021000 	.word	0x40021000
 8001360:	40021400 	.word	0x40021400
 8001364:	40021800 	.word	0x40021800
 8001368:	40021c00 	.word	0x40021c00
 800136c:	40013c00 	.word	0x40013c00

08001370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	807b      	strh	r3, [r7, #2]
 800137c:	4613      	mov	r3, r2
 800137e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001380:	787b      	ldrb	r3, [r7, #1]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001386:	887a      	ldrh	r2, [r7, #2]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800138c:	e003      	b.n	8001396 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800138e:	887b      	ldrh	r3, [r7, #2]
 8001390:	041a      	lsls	r2, r3, #16
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	619a      	str	r2, [r3, #24]
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b085      	sub	sp, #20
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	695b      	ldr	r3, [r3, #20]
 80013b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013b4:	887a      	ldrh	r2, [r7, #2]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4013      	ands	r3, r2
 80013ba:	041a      	lsls	r2, r3, #16
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	43d9      	mvns	r1, r3
 80013c0:	887b      	ldrh	r3, [r7, #2]
 80013c2:	400b      	ands	r3, r1
 80013c4:	431a      	orrs	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	619a      	str	r2, [r3, #24]
}
 80013ca:	bf00      	nop
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80013d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d8:	b08f      	sub	sp, #60	; 0x3c
 80013da:	af0a      	add	r7, sp, #40	; 0x28
 80013dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d101      	bne.n	80013e8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e054      	b.n	8001492 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d106      	bne.n	8001408 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2200      	movs	r2, #0
 80013fe:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f006 f854 	bl	80074b0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2203      	movs	r2, #3
 800140c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001418:	2b00      	cmp	r3, #0
 800141a:	d102      	bne.n	8001422 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4618      	mov	r0, r3
 8001428:	f003 f883 	bl	8004532 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	687e      	ldr	r6, [r7, #4]
 8001434:	466d      	mov	r5, sp
 8001436:	f106 0410 	add.w	r4, r6, #16
 800143a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800143c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800143e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001440:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001442:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001446:	e885 0003 	stmia.w	r5, {r0, r1}
 800144a:	1d33      	adds	r3, r6, #4
 800144c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800144e:	6838      	ldr	r0, [r7, #0]
 8001450:	f002 fffd 	bl	800444e <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2101      	movs	r1, #1
 800145a:	4618      	mov	r0, r3
 800145c:	f003 f87a 	bl	8004554 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	603b      	str	r3, [r7, #0]
 8001466:	687e      	ldr	r6, [r7, #4]
 8001468:	466d      	mov	r5, sp
 800146a:	f106 0410 	add.w	r4, r6, #16
 800146e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001470:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001472:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001474:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001476:	e894 0003 	ldmia.w	r4, {r0, r1}
 800147a:	e885 0003 	stmia.w	r5, {r0, r1}
 800147e:	1d33      	adds	r3, r6, #4
 8001480:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001482:	6838      	ldr	r0, [r7, #0]
 8001484:	f003 fa02 	bl	800488c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001490:	2300      	movs	r3, #0
}
 8001492:	4618      	mov	r0, r3
 8001494:	3714      	adds	r7, #20
 8001496:	46bd      	mov	sp, r7
 8001498:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800149a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800149a:	b590      	push	{r4, r7, lr}
 800149c:	b089      	sub	sp, #36	; 0x24
 800149e:	af04      	add	r7, sp, #16
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	4608      	mov	r0, r1
 80014a4:	4611      	mov	r1, r2
 80014a6:	461a      	mov	r2, r3
 80014a8:	4603      	mov	r3, r0
 80014aa:	70fb      	strb	r3, [r7, #3]
 80014ac:	460b      	mov	r3, r1
 80014ae:	70bb      	strb	r3, [r7, #2]
 80014b0:	4613      	mov	r3, r2
 80014b2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d101      	bne.n	80014c2 <HAL_HCD_HC_Init+0x28>
 80014be:	2302      	movs	r3, #2
 80014c0:	e076      	b.n	80015b0 <HAL_HCD_HC_Init+0x116>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2201      	movs	r2, #1
 80014c6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80014ca:	78fb      	ldrb	r3, [r7, #3]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	212c      	movs	r1, #44	; 0x2c
 80014d0:	fb01 f303 	mul.w	r3, r1, r3
 80014d4:	4413      	add	r3, r2
 80014d6:	333d      	adds	r3, #61	; 0x3d
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80014dc:	78fb      	ldrb	r3, [r7, #3]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	212c      	movs	r1, #44	; 0x2c
 80014e2:	fb01 f303 	mul.w	r3, r1, r3
 80014e6:	4413      	add	r3, r2
 80014e8:	3338      	adds	r3, #56	; 0x38
 80014ea:	787a      	ldrb	r2, [r7, #1]
 80014ec:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80014ee:	78fb      	ldrb	r3, [r7, #3]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	212c      	movs	r1, #44	; 0x2c
 80014f4:	fb01 f303 	mul.w	r3, r1, r3
 80014f8:	4413      	add	r3, r2
 80014fa:	3340      	adds	r3, #64	; 0x40
 80014fc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80014fe:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	212c      	movs	r1, #44	; 0x2c
 8001506:	fb01 f303 	mul.w	r3, r1, r3
 800150a:	4413      	add	r3, r2
 800150c:	3339      	adds	r3, #57	; 0x39
 800150e:	78fa      	ldrb	r2, [r7, #3]
 8001510:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	212c      	movs	r1, #44	; 0x2c
 8001518:	fb01 f303 	mul.w	r3, r1, r3
 800151c:	4413      	add	r3, r2
 800151e:	333f      	adds	r3, #63	; 0x3f
 8001520:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001524:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001526:	78fb      	ldrb	r3, [r7, #3]
 8001528:	78ba      	ldrb	r2, [r7, #2]
 800152a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800152e:	b2d0      	uxtb	r0, r2
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	212c      	movs	r1, #44	; 0x2c
 8001534:	fb01 f303 	mul.w	r3, r1, r3
 8001538:	4413      	add	r3, r2
 800153a:	333a      	adds	r3, #58	; 0x3a
 800153c:	4602      	mov	r2, r0
 800153e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001540:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001544:	2b00      	cmp	r3, #0
 8001546:	da09      	bge.n	800155c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001548:	78fb      	ldrb	r3, [r7, #3]
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	212c      	movs	r1, #44	; 0x2c
 800154e:	fb01 f303 	mul.w	r3, r1, r3
 8001552:	4413      	add	r3, r2
 8001554:	333b      	adds	r3, #59	; 0x3b
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
 800155a:	e008      	b.n	800156e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800155c:	78fb      	ldrb	r3, [r7, #3]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	212c      	movs	r1, #44	; 0x2c
 8001562:	fb01 f303 	mul.w	r3, r1, r3
 8001566:	4413      	add	r3, r2
 8001568:	333b      	adds	r3, #59	; 0x3b
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800156e:	78fb      	ldrb	r3, [r7, #3]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	212c      	movs	r1, #44	; 0x2c
 8001574:	fb01 f303 	mul.w	r3, r1, r3
 8001578:	4413      	add	r3, r2
 800157a:	333c      	adds	r3, #60	; 0x3c
 800157c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001580:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6818      	ldr	r0, [r3, #0]
 8001586:	787c      	ldrb	r4, [r7, #1]
 8001588:	78ba      	ldrb	r2, [r7, #2]
 800158a:	78f9      	ldrb	r1, [r7, #3]
 800158c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800158e:	9302      	str	r3, [sp, #8]
 8001590:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001594:	9301      	str	r3, [sp, #4]
 8001596:	f897 3020 	ldrb.w	r3, [r7, #32]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	4623      	mov	r3, r4
 800159e:	f003 fafb 	bl	8004b98 <USB_HC_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd90      	pop	{r4, r7, pc}

080015b8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80015c4:	2300      	movs	r3, #0
 80015c6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d101      	bne.n	80015d6 <HAL_HCD_HC_Halt+0x1e>
 80015d2:	2302      	movs	r3, #2
 80015d4:	e00f      	b.n	80015f6 <HAL_HCD_HC_Halt+0x3e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	78fa      	ldrb	r2, [r7, #3]
 80015e4:	4611      	mov	r1, r2
 80015e6:	4618      	mov	r0, r3
 80015e8:	f003 fd4b 	bl	8005082 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	4608      	mov	r0, r1
 800160a:	4611      	mov	r1, r2
 800160c:	461a      	mov	r2, r3
 800160e:	4603      	mov	r3, r0
 8001610:	70fb      	strb	r3, [r7, #3]
 8001612:	460b      	mov	r3, r1
 8001614:	70bb      	strb	r3, [r7, #2]
 8001616:	4613      	mov	r3, r2
 8001618:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800161a:	78fb      	ldrb	r3, [r7, #3]
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	212c      	movs	r1, #44	; 0x2c
 8001620:	fb01 f303 	mul.w	r3, r1, r3
 8001624:	4413      	add	r3, r2
 8001626:	333b      	adds	r3, #59	; 0x3b
 8001628:	78ba      	ldrb	r2, [r7, #2]
 800162a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800162c:	78fb      	ldrb	r3, [r7, #3]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	212c      	movs	r1, #44	; 0x2c
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	4413      	add	r3, r2
 8001638:	333f      	adds	r3, #63	; 0x3f
 800163a:	787a      	ldrb	r2, [r7, #1]
 800163c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800163e:	7c3b      	ldrb	r3, [r7, #16]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d112      	bne.n	800166a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001644:	78fb      	ldrb	r3, [r7, #3]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	212c      	movs	r1, #44	; 0x2c
 800164a:	fb01 f303 	mul.w	r3, r1, r3
 800164e:	4413      	add	r3, r2
 8001650:	3342      	adds	r3, #66	; 0x42
 8001652:	2203      	movs	r2, #3
 8001654:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001656:	78fb      	ldrb	r3, [r7, #3]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	212c      	movs	r1, #44	; 0x2c
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	4413      	add	r3, r2
 8001662:	333d      	adds	r3, #61	; 0x3d
 8001664:	7f3a      	ldrb	r2, [r7, #28]
 8001666:	701a      	strb	r2, [r3, #0]
 8001668:	e008      	b.n	800167c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800166a:	78fb      	ldrb	r3, [r7, #3]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	212c      	movs	r1, #44	; 0x2c
 8001670:	fb01 f303 	mul.w	r3, r1, r3
 8001674:	4413      	add	r3, r2
 8001676:	3342      	adds	r3, #66	; 0x42
 8001678:	2202      	movs	r2, #2
 800167a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800167c:	787b      	ldrb	r3, [r7, #1]
 800167e:	2b03      	cmp	r3, #3
 8001680:	f200 80c6 	bhi.w	8001810 <HAL_HCD_HC_SubmitRequest+0x210>
 8001684:	a201      	add	r2, pc, #4	; (adr r2, 800168c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168a:	bf00      	nop
 800168c:	0800169d 	.word	0x0800169d
 8001690:	080017fd 	.word	0x080017fd
 8001694:	08001701 	.word	0x08001701
 8001698:	0800177f 	.word	0x0800177f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800169c:	7c3b      	ldrb	r3, [r7, #16]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	f040 80b8 	bne.w	8001814 <HAL_HCD_HC_SubmitRequest+0x214>
 80016a4:	78bb      	ldrb	r3, [r7, #2]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f040 80b4 	bne.w	8001814 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80016ac:	8b3b      	ldrh	r3, [r7, #24]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d108      	bne.n	80016c4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	212c      	movs	r1, #44	; 0x2c
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	4413      	add	r3, r2
 80016be:	3355      	adds	r3, #85	; 0x55
 80016c0:	2201      	movs	r2, #1
 80016c2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016c4:	78fb      	ldrb	r3, [r7, #3]
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	212c      	movs	r1, #44	; 0x2c
 80016ca:	fb01 f303 	mul.w	r3, r1, r3
 80016ce:	4413      	add	r3, r2
 80016d0:	3355      	adds	r3, #85	; 0x55
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d109      	bne.n	80016ec <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016d8:	78fb      	ldrb	r3, [r7, #3]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	212c      	movs	r1, #44	; 0x2c
 80016de:	fb01 f303 	mul.w	r3, r1, r3
 80016e2:	4413      	add	r3, r2
 80016e4:	3342      	adds	r3, #66	; 0x42
 80016e6:	2200      	movs	r2, #0
 80016e8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80016ea:	e093      	b.n	8001814 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	212c      	movs	r1, #44	; 0x2c
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	4413      	add	r3, r2
 80016f8:	3342      	adds	r3, #66	; 0x42
 80016fa:	2202      	movs	r2, #2
 80016fc:	701a      	strb	r2, [r3, #0]
      break;
 80016fe:	e089      	b.n	8001814 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001700:	78bb      	ldrb	r3, [r7, #2]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d11d      	bne.n	8001742 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001706:	78fb      	ldrb	r3, [r7, #3]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	212c      	movs	r1, #44	; 0x2c
 800170c:	fb01 f303 	mul.w	r3, r1, r3
 8001710:	4413      	add	r3, r2
 8001712:	3355      	adds	r3, #85	; 0x55
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d109      	bne.n	800172e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800171a:	78fb      	ldrb	r3, [r7, #3]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	212c      	movs	r1, #44	; 0x2c
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	4413      	add	r3, r2
 8001726:	3342      	adds	r3, #66	; 0x42
 8001728:	2200      	movs	r2, #0
 800172a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800172c:	e073      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800172e:	78fb      	ldrb	r3, [r7, #3]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	212c      	movs	r1, #44	; 0x2c
 8001734:	fb01 f303 	mul.w	r3, r1, r3
 8001738:	4413      	add	r3, r2
 800173a:	3342      	adds	r3, #66	; 0x42
 800173c:	2202      	movs	r2, #2
 800173e:	701a      	strb	r2, [r3, #0]
      break;
 8001740:	e069      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001742:	78fb      	ldrb	r3, [r7, #3]
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	212c      	movs	r1, #44	; 0x2c
 8001748:	fb01 f303 	mul.w	r3, r1, r3
 800174c:	4413      	add	r3, r2
 800174e:	3354      	adds	r3, #84	; 0x54
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d109      	bne.n	800176a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001756:	78fb      	ldrb	r3, [r7, #3]
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	212c      	movs	r1, #44	; 0x2c
 800175c:	fb01 f303 	mul.w	r3, r1, r3
 8001760:	4413      	add	r3, r2
 8001762:	3342      	adds	r3, #66	; 0x42
 8001764:	2200      	movs	r2, #0
 8001766:	701a      	strb	r2, [r3, #0]
      break;
 8001768:	e055      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	212c      	movs	r1, #44	; 0x2c
 8001770:	fb01 f303 	mul.w	r3, r1, r3
 8001774:	4413      	add	r3, r2
 8001776:	3342      	adds	r3, #66	; 0x42
 8001778:	2202      	movs	r2, #2
 800177a:	701a      	strb	r2, [r3, #0]
      break;
 800177c:	e04b      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800177e:	78bb      	ldrb	r3, [r7, #2]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d11d      	bne.n	80017c0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	212c      	movs	r1, #44	; 0x2c
 800178a:	fb01 f303 	mul.w	r3, r1, r3
 800178e:	4413      	add	r3, r2
 8001790:	3355      	adds	r3, #85	; 0x55
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d109      	bne.n	80017ac <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001798:	78fb      	ldrb	r3, [r7, #3]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	212c      	movs	r1, #44	; 0x2c
 800179e:	fb01 f303 	mul.w	r3, r1, r3
 80017a2:	4413      	add	r3, r2
 80017a4:	3342      	adds	r3, #66	; 0x42
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80017aa:	e034      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017ac:	78fb      	ldrb	r3, [r7, #3]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	212c      	movs	r1, #44	; 0x2c
 80017b2:	fb01 f303 	mul.w	r3, r1, r3
 80017b6:	4413      	add	r3, r2
 80017b8:	3342      	adds	r3, #66	; 0x42
 80017ba:	2202      	movs	r2, #2
 80017bc:	701a      	strb	r2, [r3, #0]
      break;
 80017be:	e02a      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80017c0:	78fb      	ldrb	r3, [r7, #3]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	212c      	movs	r1, #44	; 0x2c
 80017c6:	fb01 f303 	mul.w	r3, r1, r3
 80017ca:	4413      	add	r3, r2
 80017cc:	3354      	adds	r3, #84	; 0x54
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d109      	bne.n	80017e8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	212c      	movs	r1, #44	; 0x2c
 80017da:	fb01 f303 	mul.w	r3, r1, r3
 80017de:	4413      	add	r3, r2
 80017e0:	3342      	adds	r3, #66	; 0x42
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
      break;
 80017e6:	e016      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017e8:	78fb      	ldrb	r3, [r7, #3]
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	212c      	movs	r1, #44	; 0x2c
 80017ee:	fb01 f303 	mul.w	r3, r1, r3
 80017f2:	4413      	add	r3, r2
 80017f4:	3342      	adds	r3, #66	; 0x42
 80017f6:	2202      	movs	r2, #2
 80017f8:	701a      	strb	r2, [r3, #0]
      break;
 80017fa:	e00c      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017fc:	78fb      	ldrb	r3, [r7, #3]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	212c      	movs	r1, #44	; 0x2c
 8001802:	fb01 f303 	mul.w	r3, r1, r3
 8001806:	4413      	add	r3, r2
 8001808:	3342      	adds	r3, #66	; 0x42
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
      break;
 800180e:	e002      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001810:	bf00      	nop
 8001812:	e000      	b.n	8001816 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001814:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	212c      	movs	r1, #44	; 0x2c
 800181c:	fb01 f303 	mul.w	r3, r1, r3
 8001820:	4413      	add	r3, r2
 8001822:	3344      	adds	r3, #68	; 0x44
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	8b3a      	ldrh	r2, [r7, #24]
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	202c      	movs	r0, #44	; 0x2c
 8001830:	fb00 f303 	mul.w	r3, r0, r3
 8001834:	440b      	add	r3, r1
 8001836:	334c      	adds	r3, #76	; 0x4c
 8001838:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800183a:	78fb      	ldrb	r3, [r7, #3]
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	212c      	movs	r1, #44	; 0x2c
 8001840:	fb01 f303 	mul.w	r3, r1, r3
 8001844:	4413      	add	r3, r2
 8001846:	3360      	adds	r3, #96	; 0x60
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800184c:	78fb      	ldrb	r3, [r7, #3]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	212c      	movs	r1, #44	; 0x2c
 8001852:	fb01 f303 	mul.w	r3, r1, r3
 8001856:	4413      	add	r3, r2
 8001858:	3350      	adds	r3, #80	; 0x50
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800185e:	78fb      	ldrb	r3, [r7, #3]
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	212c      	movs	r1, #44	; 0x2c
 8001864:	fb01 f303 	mul.w	r3, r1, r3
 8001868:	4413      	add	r3, r2
 800186a:	3339      	adds	r3, #57	; 0x39
 800186c:	78fa      	ldrb	r2, [r7, #3]
 800186e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	212c      	movs	r1, #44	; 0x2c
 8001876:	fb01 f303 	mul.w	r3, r1, r3
 800187a:	4413      	add	r3, r2
 800187c:	3361      	adds	r3, #97	; 0x61
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6818      	ldr	r0, [r3, #0]
 8001886:	78fb      	ldrb	r3, [r7, #3]
 8001888:	222c      	movs	r2, #44	; 0x2c
 800188a:	fb02 f303 	mul.w	r3, r2, r3
 800188e:	3338      	adds	r3, #56	; 0x38
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	18d1      	adds	r1, r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	691b      	ldr	r3, [r3, #16]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	461a      	mov	r2, r3
 800189c:	f003 fa9e 	bl	8004ddc <USB_HC_StartXfer>
 80018a0:	4603      	mov	r3, r0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop

080018ac <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f002 ff9f 	bl	8004806 <USB_GetMode>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	f040 80f6 	bne.w	8001abc <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f002 ff83 	bl	80047e0 <USB_ReadInterrupts>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	f000 80ec 	beq.w	8001aba <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f002 ff7a 	bl	80047e0 <USB_ReadInterrupts>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80018f6:	d104      	bne.n	8001902 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001900:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f002 ff6a 	bl	80047e0 <USB_ReadInterrupts>
 800190c:	4603      	mov	r3, r0
 800190e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001912:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001916:	d104      	bne.n	8001922 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001920:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f002 ff5a 	bl	80047e0 <USB_ReadInterrupts>
 800192c:	4603      	mov	r3, r0
 800192e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001932:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001936:	d104      	bne.n	8001942 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001940:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f002 ff4a 	bl	80047e0 <USB_ReadInterrupts>
 800194c:	4603      	mov	r3, r0
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b02      	cmp	r3, #2
 8001954:	d103      	bne.n	800195e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2202      	movs	r2, #2
 800195c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f002 ff3c 	bl	80047e0 <USB_ReadInterrupts>
 8001968:	4603      	mov	r3, r0
 800196a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800196e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001972:	d11c      	bne.n	80019ae <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800197c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10f      	bne.n	80019ae <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800198e:	2110      	movs	r1, #16
 8001990:	6938      	ldr	r0, [r7, #16]
 8001992:	f002 fe2b 	bl	80045ec <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001996:	6938      	ldr	r0, [r7, #16]
 8001998:	f002 fe5c 	bl	8004654 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2101      	movs	r1, #1
 80019a2:	4618      	mov	r0, r3
 80019a4:	f003 f832 	bl	8004a0c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f005 fdff 	bl	80075ac <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 ff14 	bl	80047e0 <USB_ReadInterrupts>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019c2:	d102      	bne.n	80019ca <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f001 f89e 	bl	8002b06 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f002 ff06 	bl	80047e0 <USB_ReadInterrupts>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	2b08      	cmp	r3, #8
 80019dc:	d106      	bne.n	80019ec <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f005 fdc8 	bl	8007574 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2208      	movs	r2, #8
 80019ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f002 fef5 	bl	80047e0 <USB_ReadInterrupts>
 80019f6:	4603      	mov	r3, r0
 80019f8:	f003 0310 	and.w	r3, r3, #16
 80019fc:	2b10      	cmp	r3, #16
 80019fe:	d101      	bne.n	8001a04 <HAL_HCD_IRQHandler+0x158>
 8001a00:	2301      	movs	r3, #1
 8001a02:	e000      	b.n	8001a06 <HAL_HCD_IRQHandler+0x15a>
 8001a04:	2300      	movs	r3, #0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d012      	beq.n	8001a30 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	699a      	ldr	r2, [r3, #24]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f022 0210 	bic.w	r2, r2, #16
 8001a18:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 ffa1 	bl	8002962 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	699a      	ldr	r2, [r3, #24]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 0210 	orr.w	r2, r2, #16
 8001a2e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f002 fed3 	bl	80047e0 <USB_ReadInterrupts>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a44:	d13a      	bne.n	8001abc <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f003 fb08 	bl	8005060 <USB_HC_ReadInterrupt>
 8001a50:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e025      	b.n	8001aa4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	f003 030f 	and.w	r3, r3, #15
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	fa22 f303 	lsr.w	r3, r2, r3
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d018      	beq.n	8001a9e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	015a      	lsls	r2, r3, #5
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	4413      	add	r3, r2
 8001a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a82:	d106      	bne.n	8001a92 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	4619      	mov	r1, r3
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 f8ab 	bl	8001be6 <HCD_HC_IN_IRQHandler>
 8001a90:	e005      	b.n	8001a9e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	4619      	mov	r1, r3
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f000 fbf9 	bl	8002290 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d3d4      	bcc.n	8001a58 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ab6:	615a      	str	r2, [r3, #20]
 8001ab8:	e000      	b.n	8001abc <HAL_HCD_IRQHandler+0x210>
      return;
 8001aba:	bf00      	nop
    }
  }
}
 8001abc:	3718      	adds	r7, #24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d101      	bne.n	8001ad8 <HAL_HCD_Start+0x16>
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	e013      	b.n	8001b00 <HAL_HCD_Start+0x3e>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f002 fff4 	bl	8004ad4 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f002 fd0d 	bl	8004510 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d101      	bne.n	8001b1e <HAL_HCD_Stop+0x16>
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	e00d      	b.n	8001b3a <HAL_HCD_Stop+0x32>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f003 fbe2 	bl	80052f4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f002 ff96 	bl	8004a80 <USB_ResetPort>
 8001b54:	4603      	mov	r3, r0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	460b      	mov	r3, r1
 8001b68:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001b6a:	78fb      	ldrb	r3, [r7, #3]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	212c      	movs	r1, #44	; 0x2c
 8001b70:	fb01 f303 	mul.w	r3, r1, r3
 8001b74:	4413      	add	r3, r2
 8001b76:	3360      	adds	r3, #96	; 0x60
 8001b78:	781b      	ldrb	r3, [r3, #0]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b083      	sub	sp, #12
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	460b      	mov	r3, r1
 8001b90:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001b92:	78fb      	ldrb	r3, [r7, #3]
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	212c      	movs	r1, #44	; 0x2c
 8001b98:	fb01 f303 	mul.w	r3, r1, r3
 8001b9c:	4413      	add	r3, r2
 8001b9e:	3350      	adds	r3, #80	; 0x50
 8001ba0:	681b      	ldr	r3, [r3, #0]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f002 ffda 	bl	8004b74 <USB_GetCurrentFrame>
 8001bc0:	4603      	mov	r3, r0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f002 ffb5 	bl	8004b46 <USB_GetHostSpeed>
 8001bdc:	4603      	mov	r3, r0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b086      	sub	sp, #24
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
 8001bee:	460b      	mov	r3, r1
 8001bf0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001bfc:	78fb      	ldrb	r3, [r7, #3]
 8001bfe:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	015a      	lsls	r2, r3, #5
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	4413      	add	r3, r2
 8001c08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f003 0304 	and.w	r3, r3, #4
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d11a      	bne.n	8001c4c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	015a      	lsls	r2, r3, #5
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c22:	461a      	mov	r2, r3
 8001c24:	2304      	movs	r3, #4
 8001c26:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	212c      	movs	r1, #44	; 0x2c
 8001c2e:	fb01 f303 	mul.w	r3, r1, r3
 8001c32:	4413      	add	r3, r2
 8001c34:	3361      	adds	r3, #97	; 0x61
 8001c36:	2206      	movs	r2, #6
 8001c38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f003 fa1c 	bl	8005082 <USB_HC_Halt>
 8001c4a:	e0af      	b.n	8001dac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	015a      	lsls	r2, r3, #5
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	4413      	add	r3, r2
 8001c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c62:	d11b      	bne.n	8001c9c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	015a      	lsls	r2, r3, #5
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c70:	461a      	mov	r2, r3
 8001c72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c76:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	212c      	movs	r1, #44	; 0x2c
 8001c7e:	fb01 f303 	mul.w	r3, r1, r3
 8001c82:	4413      	add	r3, r2
 8001c84:	3361      	adds	r3, #97	; 0x61
 8001c86:	2207      	movs	r2, #7
 8001c88:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f003 f9f4 	bl	8005082 <USB_HC_Halt>
 8001c9a:	e087      	b.n	8001dac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	015a      	lsls	r2, r3, #5
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 0320 	and.w	r3, r3, #32
 8001cae:	2b20      	cmp	r3, #32
 8001cb0:	d109      	bne.n	8001cc6 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	015a      	lsls	r2, r3, #5
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	4413      	add	r3, r2
 8001cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	2320      	movs	r3, #32
 8001cc2:	6093      	str	r3, [r2, #8]
 8001cc4:	e072      	b.n	8001dac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	015a      	lsls	r2, r3, #5
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	4413      	add	r3, r2
 8001cce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d11a      	bne.n	8001d12 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	015a      	lsls	r2, r3, #5
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce8:	461a      	mov	r2, r3
 8001cea:	2308      	movs	r3, #8
 8001cec:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	212c      	movs	r1, #44	; 0x2c
 8001cf4:	fb01 f303 	mul.w	r3, r1, r3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3361      	adds	r3, #97	; 0x61
 8001cfc:	2205      	movs	r2, #5
 8001cfe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f003 f9b9 	bl	8005082 <USB_HC_Halt>
 8001d10:	e04c      	b.n	8001dac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	015a      	lsls	r2, r3, #5
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4413      	add	r3, r2
 8001d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d28:	d11b      	bne.n	8001d62 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	015a      	lsls	r2, r3, #5
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4413      	add	r3, r2
 8001d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d36:	461a      	mov	r2, r3
 8001d38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	212c      	movs	r1, #44	; 0x2c
 8001d44:	fb01 f303 	mul.w	r3, r1, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	3361      	adds	r3, #97	; 0x61
 8001d4c:	2208      	movs	r2, #8
 8001d4e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f003 f991 	bl	8005082 <USB_HC_Halt>
 8001d60:	e024      	b.n	8001dac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	015a      	lsls	r2, r3, #5
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d74:	2b80      	cmp	r3, #128	; 0x80
 8001d76:	d119      	bne.n	8001dac <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	015a      	lsls	r2, r3, #5
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	4413      	add	r3, r2
 8001d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d84:	461a      	mov	r2, r3
 8001d86:	2380      	movs	r3, #128	; 0x80
 8001d88:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	212c      	movs	r1, #44	; 0x2c
 8001d90:	fb01 f303 	mul.w	r3, r1, r3
 8001d94:	4413      	add	r3, r2
 8001d96:	3361      	adds	r3, #97	; 0x61
 8001d98:	2206      	movs	r2, #6
 8001d9a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	4611      	mov	r1, r2
 8001da6:	4618      	mov	r0, r3
 8001da8:	f003 f96b 	bl	8005082 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	015a      	lsls	r2, r3, #5
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	4413      	add	r3, r2
 8001db4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dc2:	d112      	bne.n	8001dea <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	4611      	mov	r1, r2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f003 f957 	bl	8005082 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	015a      	lsls	r2, r3, #5
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	4413      	add	r3, r2
 8001ddc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de0:	461a      	mov	r2, r3
 8001de2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001de6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001de8:	e24e      	b.n	8002288 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	015a      	lsls	r2, r3, #5
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	4413      	add	r3, r2
 8001df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	f040 80df 	bne.w	8001fc0 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d019      	beq.n	8001e3e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	212c      	movs	r1, #44	; 0x2c
 8001e10:	fb01 f303 	mul.w	r3, r1, r3
 8001e14:	4413      	add	r3, r2
 8001e16:	3348      	adds	r3, #72	; 0x48
 8001e18:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	0159      	lsls	r1, r3, #5
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	440b      	add	r3, r1
 8001e22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e2c:	1ad2      	subs	r2, r2, r3
 8001e2e:	6879      	ldr	r1, [r7, #4]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	202c      	movs	r0, #44	; 0x2c
 8001e34:	fb00 f303 	mul.w	r3, r0, r3
 8001e38:	440b      	add	r3, r1
 8001e3a:	3350      	adds	r3, #80	; 0x50
 8001e3c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	212c      	movs	r1, #44	; 0x2c
 8001e44:	fb01 f303 	mul.w	r3, r1, r3
 8001e48:	4413      	add	r3, r2
 8001e4a:	3361      	adds	r3, #97	; 0x61
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	212c      	movs	r1, #44	; 0x2c
 8001e56:	fb01 f303 	mul.w	r3, r1, r3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	335c      	adds	r3, #92	; 0x5c
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	015a      	lsls	r2, r3, #5
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	4413      	add	r3, r2
 8001e6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e6e:	461a      	mov	r2, r3
 8001e70:	2301      	movs	r3, #1
 8001e72:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	212c      	movs	r1, #44	; 0x2c
 8001e7a:	fb01 f303 	mul.w	r3, r1, r3
 8001e7e:	4413      	add	r3, r2
 8001e80:	333f      	adds	r3, #63	; 0x3f
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d009      	beq.n	8001e9c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	212c      	movs	r1, #44	; 0x2c
 8001e8e:	fb01 f303 	mul.w	r3, r1, r3
 8001e92:	4413      	add	r3, r2
 8001e94:	333f      	adds	r3, #63	; 0x3f
 8001e96:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d111      	bne.n	8001ec0 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f003 f8eb 	bl	8005082 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	015a      	lsls	r2, r3, #5
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eb8:	461a      	mov	r2, r3
 8001eba:	2310      	movs	r3, #16
 8001ebc:	6093      	str	r3, [r2, #8]
 8001ebe:	e03a      	b.n	8001f36 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	212c      	movs	r1, #44	; 0x2c
 8001ec6:	fb01 f303 	mul.w	r3, r1, r3
 8001eca:	4413      	add	r3, r2
 8001ecc:	333f      	adds	r3, #63	; 0x3f
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	d009      	beq.n	8001ee8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	212c      	movs	r1, #44	; 0x2c
 8001eda:	fb01 f303 	mul.w	r3, r1, r3
 8001ede:	4413      	add	r3, r2
 8001ee0:	333f      	adds	r3, #63	; 0x3f
 8001ee2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d126      	bne.n	8001f36 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	015a      	lsls	r2, r3, #5
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4413      	add	r3, r2
 8001ef0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	0151      	lsls	r1, r2, #5
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	440a      	add	r2, r1
 8001efe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f02:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f06:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	212c      	movs	r1, #44	; 0x2c
 8001f0e:	fb01 f303 	mul.w	r3, r1, r3
 8001f12:	4413      	add	r3, r2
 8001f14:	3360      	adds	r3, #96	; 0x60
 8001f16:	2201      	movs	r2, #1
 8001f18:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	b2d9      	uxtb	r1, r3
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	202c      	movs	r0, #44	; 0x2c
 8001f24:	fb00 f303 	mul.w	r3, r0, r3
 8001f28:	4413      	add	r3, r2
 8001f2a:	3360      	adds	r3, #96	; 0x60
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f005 fb49 	bl	80075c8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d12b      	bne.n	8001f96 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	212c      	movs	r1, #44	; 0x2c
 8001f44:	fb01 f303 	mul.w	r3, r1, r3
 8001f48:	4413      	add	r3, r2
 8001f4a:	3348      	adds	r3, #72	; 0x48
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	202c      	movs	r0, #44	; 0x2c
 8001f54:	fb00 f202 	mul.w	r2, r0, r2
 8001f58:	440a      	add	r2, r1
 8001f5a:	3240      	adds	r2, #64	; 0x40
 8001f5c:	8812      	ldrh	r2, [r2, #0]
 8001f5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f000 818e 	beq.w	8002288 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	212c      	movs	r1, #44	; 0x2c
 8001f72:	fb01 f303 	mul.w	r3, r1, r3
 8001f76:	4413      	add	r3, r2
 8001f78:	3354      	adds	r3, #84	; 0x54
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	f083 0301 	eor.w	r3, r3, #1
 8001f80:	b2d8      	uxtb	r0, r3
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	212c      	movs	r1, #44	; 0x2c
 8001f88:	fb01 f303 	mul.w	r3, r1, r3
 8001f8c:	4413      	add	r3, r2
 8001f8e:	3354      	adds	r3, #84	; 0x54
 8001f90:	4602      	mov	r2, r0
 8001f92:	701a      	strb	r2, [r3, #0]
}
 8001f94:	e178      	b.n	8002288 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	212c      	movs	r1, #44	; 0x2c
 8001f9c:	fb01 f303 	mul.w	r3, r1, r3
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3354      	adds	r3, #84	; 0x54
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	f083 0301 	eor.w	r3, r3, #1
 8001faa:	b2d8      	uxtb	r0, r3
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	212c      	movs	r1, #44	; 0x2c
 8001fb2:	fb01 f303 	mul.w	r3, r1, r3
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3354      	adds	r3, #84	; 0x54
 8001fba:	4602      	mov	r2, r0
 8001fbc:	701a      	strb	r2, [r3, #0]
}
 8001fbe:	e163      	b.n	8002288 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	015a      	lsls	r2, r3, #5
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	f040 80f6 	bne.w	80021c4 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	212c      	movs	r1, #44	; 0x2c
 8001fde:	fb01 f303 	mul.w	r3, r1, r3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	3361      	adds	r3, #97	; 0x61
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d109      	bne.n	8002000 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	212c      	movs	r1, #44	; 0x2c
 8001ff2:	fb01 f303 	mul.w	r3, r1, r3
 8001ff6:	4413      	add	r3, r2
 8001ff8:	3360      	adds	r3, #96	; 0x60
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	701a      	strb	r2, [r3, #0]
 8001ffe:	e0c9      	b.n	8002194 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	212c      	movs	r1, #44	; 0x2c
 8002006:	fb01 f303 	mul.w	r3, r1, r3
 800200a:	4413      	add	r3, r2
 800200c:	3361      	adds	r3, #97	; 0x61
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b05      	cmp	r3, #5
 8002012:	d109      	bne.n	8002028 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	212c      	movs	r1, #44	; 0x2c
 800201a:	fb01 f303 	mul.w	r3, r1, r3
 800201e:	4413      	add	r3, r2
 8002020:	3360      	adds	r3, #96	; 0x60
 8002022:	2205      	movs	r2, #5
 8002024:	701a      	strb	r2, [r3, #0]
 8002026:	e0b5      	b.n	8002194 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	212c      	movs	r1, #44	; 0x2c
 800202e:	fb01 f303 	mul.w	r3, r1, r3
 8002032:	4413      	add	r3, r2
 8002034:	3361      	adds	r3, #97	; 0x61
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	2b06      	cmp	r3, #6
 800203a:	d009      	beq.n	8002050 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	212c      	movs	r1, #44	; 0x2c
 8002042:	fb01 f303 	mul.w	r3, r1, r3
 8002046:	4413      	add	r3, r2
 8002048:	3361      	adds	r3, #97	; 0x61
 800204a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800204c:	2b08      	cmp	r3, #8
 800204e:	d150      	bne.n	80020f2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	212c      	movs	r1, #44	; 0x2c
 8002056:	fb01 f303 	mul.w	r3, r1, r3
 800205a:	4413      	add	r3, r2
 800205c:	335c      	adds	r3, #92	; 0x5c
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	202c      	movs	r0, #44	; 0x2c
 8002068:	fb00 f303 	mul.w	r3, r0, r3
 800206c:	440b      	add	r3, r1
 800206e:	335c      	adds	r3, #92	; 0x5c
 8002070:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	212c      	movs	r1, #44	; 0x2c
 8002078:	fb01 f303 	mul.w	r3, r1, r3
 800207c:	4413      	add	r3, r2
 800207e:	335c      	adds	r3, #92	; 0x5c
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2b02      	cmp	r3, #2
 8002084:	d912      	bls.n	80020ac <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	212c      	movs	r1, #44	; 0x2c
 800208c:	fb01 f303 	mul.w	r3, r1, r3
 8002090:	4413      	add	r3, r2
 8002092:	335c      	adds	r3, #92	; 0x5c
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	212c      	movs	r1, #44	; 0x2c
 800209e:	fb01 f303 	mul.w	r3, r1, r3
 80020a2:	4413      	add	r3, r2
 80020a4:	3360      	adds	r3, #96	; 0x60
 80020a6:	2204      	movs	r2, #4
 80020a8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80020aa:	e073      	b.n	8002194 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	212c      	movs	r1, #44	; 0x2c
 80020b2:	fb01 f303 	mul.w	r3, r1, r3
 80020b6:	4413      	add	r3, r2
 80020b8:	3360      	adds	r3, #96	; 0x60
 80020ba:	2202      	movs	r2, #2
 80020bc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	015a      	lsls	r2, r3, #5
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4413      	add	r3, r2
 80020c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80020d4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80020dc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	015a      	lsls	r2, r3, #5
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	4413      	add	r3, r2
 80020e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ea:	461a      	mov	r2, r3
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80020f0:	e050      	b.n	8002194 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	212c      	movs	r1, #44	; 0x2c
 80020f8:	fb01 f303 	mul.w	r3, r1, r3
 80020fc:	4413      	add	r3, r2
 80020fe:	3361      	adds	r3, #97	; 0x61
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b03      	cmp	r3, #3
 8002104:	d122      	bne.n	800214c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	212c      	movs	r1, #44	; 0x2c
 800210c:	fb01 f303 	mul.w	r3, r1, r3
 8002110:	4413      	add	r3, r2
 8002112:	3360      	adds	r3, #96	; 0x60
 8002114:	2202      	movs	r2, #2
 8002116:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	015a      	lsls	r2, r3, #5
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	4413      	add	r3, r2
 8002120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800212e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002136:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	015a      	lsls	r2, r3, #5
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4413      	add	r3, r2
 8002140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002144:	461a      	mov	r2, r3
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	6013      	str	r3, [r2, #0]
 800214a:	e023      	b.n	8002194 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	212c      	movs	r1, #44	; 0x2c
 8002152:	fb01 f303 	mul.w	r3, r1, r3
 8002156:	4413      	add	r3, r2
 8002158:	3361      	adds	r3, #97	; 0x61
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b07      	cmp	r3, #7
 800215e:	d119      	bne.n	8002194 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	212c      	movs	r1, #44	; 0x2c
 8002166:	fb01 f303 	mul.w	r3, r1, r3
 800216a:	4413      	add	r3, r2
 800216c:	335c      	adds	r3, #92	; 0x5c
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	1c5a      	adds	r2, r3, #1
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	202c      	movs	r0, #44	; 0x2c
 8002178:	fb00 f303 	mul.w	r3, r0, r3
 800217c:	440b      	add	r3, r1
 800217e:	335c      	adds	r3, #92	; 0x5c
 8002180:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	212c      	movs	r1, #44	; 0x2c
 8002188:	fb01 f303 	mul.w	r3, r1, r3
 800218c:	4413      	add	r3, r2
 800218e:	3360      	adds	r3, #96	; 0x60
 8002190:	2204      	movs	r2, #4
 8002192:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	015a      	lsls	r2, r3, #5
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	4413      	add	r3, r2
 800219c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021a0:	461a      	mov	r2, r3
 80021a2:	2302      	movs	r3, #2
 80021a4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	b2d9      	uxtb	r1, r3
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	202c      	movs	r0, #44	; 0x2c
 80021b0:	fb00 f303 	mul.w	r3, r0, r3
 80021b4:	4413      	add	r3, r2
 80021b6:	3360      	adds	r3, #96	; 0x60
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	461a      	mov	r2, r3
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f005 fa03 	bl	80075c8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80021c2:	e061      	b.n	8002288 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	015a      	lsls	r2, r3, #5
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	4413      	add	r3, r2
 80021cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 0310 	and.w	r3, r3, #16
 80021d6:	2b10      	cmp	r3, #16
 80021d8:	d156      	bne.n	8002288 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	212c      	movs	r1, #44	; 0x2c
 80021e0:	fb01 f303 	mul.w	r3, r1, r3
 80021e4:	4413      	add	r3, r2
 80021e6:	333f      	adds	r3, #63	; 0x3f
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	d111      	bne.n	8002212 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	212c      	movs	r1, #44	; 0x2c
 80021f4:	fb01 f303 	mul.w	r3, r1, r3
 80021f8:	4413      	add	r3, r2
 80021fa:	335c      	adds	r3, #92	; 0x5c
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68fa      	ldr	r2, [r7, #12]
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f002 ff39 	bl	8005082 <USB_HC_Halt>
 8002210:	e031      	b.n	8002276 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	212c      	movs	r1, #44	; 0x2c
 8002218:	fb01 f303 	mul.w	r3, r1, r3
 800221c:	4413      	add	r3, r2
 800221e:	333f      	adds	r3, #63	; 0x3f
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d009      	beq.n	800223a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	212c      	movs	r1, #44	; 0x2c
 800222c:	fb01 f303 	mul.w	r3, r1, r3
 8002230:	4413      	add	r3, r2
 8002232:	333f      	adds	r3, #63	; 0x3f
 8002234:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002236:	2b02      	cmp	r3, #2
 8002238:	d11d      	bne.n	8002276 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	212c      	movs	r1, #44	; 0x2c
 8002240:	fb01 f303 	mul.w	r3, r1, r3
 8002244:	4413      	add	r3, r2
 8002246:	335c      	adds	r3, #92	; 0x5c
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d110      	bne.n	8002276 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	212c      	movs	r1, #44	; 0x2c
 800225a:	fb01 f303 	mul.w	r3, r1, r3
 800225e:	4413      	add	r3, r2
 8002260:	3361      	adds	r3, #97	; 0x61
 8002262:	2203      	movs	r2, #3
 8002264:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68fa      	ldr	r2, [r7, #12]
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	4611      	mov	r1, r2
 8002270:	4618      	mov	r0, r3
 8002272:	f002 ff06 	bl	8005082 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	015a      	lsls	r2, r3, #5
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	4413      	add	r3, r2
 800227e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002282:	461a      	mov	r2, r3
 8002284:	2310      	movs	r3, #16
 8002286:	6093      	str	r3, [r2, #8]
}
 8002288:	bf00      	nop
 800228a:	3718      	adds	r7, #24
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b088      	sub	sp, #32
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80022a6:	78fb      	ldrb	r3, [r7, #3]
 80022a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	015a      	lsls	r2, r3, #5
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	4413      	add	r3, r2
 80022b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 0304 	and.w	r3, r3, #4
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d11a      	bne.n	80022f6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	015a      	lsls	r2, r3, #5
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	4413      	add	r3, r2
 80022c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022cc:	461a      	mov	r2, r3
 80022ce:	2304      	movs	r3, #4
 80022d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	212c      	movs	r1, #44	; 0x2c
 80022d8:	fb01 f303 	mul.w	r3, r1, r3
 80022dc:	4413      	add	r3, r2
 80022de:	3361      	adds	r3, #97	; 0x61
 80022e0:	2206      	movs	r2, #6
 80022e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	4611      	mov	r1, r2
 80022ee:	4618      	mov	r0, r3
 80022f0:	f002 fec7 	bl	8005082 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80022f4:	e331      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	015a      	lsls	r2, r3, #5
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	4413      	add	r3, r2
 80022fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 0320 	and.w	r3, r3, #32
 8002308:	2b20      	cmp	r3, #32
 800230a:	d12e      	bne.n	800236a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	015a      	lsls	r2, r3, #5
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	4413      	add	r3, r2
 8002314:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002318:	461a      	mov	r2, r3
 800231a:	2320      	movs	r3, #32
 800231c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	212c      	movs	r1, #44	; 0x2c
 8002324:	fb01 f303 	mul.w	r3, r1, r3
 8002328:	4413      	add	r3, r2
 800232a:	333d      	adds	r3, #61	; 0x3d
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b01      	cmp	r3, #1
 8002330:	f040 8313 	bne.w	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	212c      	movs	r1, #44	; 0x2c
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	4413      	add	r3, r2
 8002340:	333d      	adds	r3, #61	; 0x3d
 8002342:	2200      	movs	r2, #0
 8002344:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	212c      	movs	r1, #44	; 0x2c
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	4413      	add	r3, r2
 8002352:	3360      	adds	r3, #96	; 0x60
 8002354:	2202      	movs	r2, #2
 8002356:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	697a      	ldr	r2, [r7, #20]
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	4611      	mov	r1, r2
 8002362:	4618      	mov	r0, r3
 8002364:	f002 fe8d 	bl	8005082 <USB_HC_Halt>
}
 8002368:	e2f7      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	015a      	lsls	r2, r3, #5
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	4413      	add	r3, r2
 8002372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800237c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002380:	d112      	bne.n	80023a8 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	015a      	lsls	r2, r3, #5
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	4413      	add	r3, r2
 800238a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800238e:	461a      	mov	r2, r3
 8002390:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002394:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	b2d2      	uxtb	r2, r2
 800239e:	4611      	mov	r1, r2
 80023a0:	4618      	mov	r0, r3
 80023a2:	f002 fe6e 	bl	8005082 <USB_HC_Halt>
}
 80023a6:	e2d8      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	015a      	lsls	r2, r3, #5
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	4413      	add	r3, r2
 80023b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d140      	bne.n	8002440 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	212c      	movs	r1, #44	; 0x2c
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	4413      	add	r3, r2
 80023ca:	335c      	adds	r3, #92	; 0x5c
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	015a      	lsls	r2, r3, #5
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	4413      	add	r3, r2
 80023d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e2:	2b40      	cmp	r3, #64	; 0x40
 80023e4:	d111      	bne.n	800240a <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	212c      	movs	r1, #44	; 0x2c
 80023ec:	fb01 f303 	mul.w	r3, r1, r3
 80023f0:	4413      	add	r3, r2
 80023f2:	333d      	adds	r3, #61	; 0x3d
 80023f4:	2201      	movs	r2, #1
 80023f6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	015a      	lsls	r2, r3, #5
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	4413      	add	r3, r2
 8002400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002404:	461a      	mov	r2, r3
 8002406:	2340      	movs	r3, #64	; 0x40
 8002408:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	015a      	lsls	r2, r3, #5
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	4413      	add	r3, r2
 8002412:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002416:	461a      	mov	r2, r3
 8002418:	2301      	movs	r3, #1
 800241a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	212c      	movs	r1, #44	; 0x2c
 8002422:	fb01 f303 	mul.w	r3, r1, r3
 8002426:	4413      	add	r3, r2
 8002428:	3361      	adds	r3, #97	; 0x61
 800242a:	2201      	movs	r2, #1
 800242c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	b2d2      	uxtb	r2, r2
 8002436:	4611      	mov	r1, r2
 8002438:	4618      	mov	r0, r3
 800243a:	f002 fe22 	bl	8005082 <USB_HC_Halt>
}
 800243e:	e28c      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	015a      	lsls	r2, r3, #5
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	4413      	add	r3, r2
 8002448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002452:	2b40      	cmp	r3, #64	; 0x40
 8002454:	d12c      	bne.n	80024b0 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	212c      	movs	r1, #44	; 0x2c
 800245c:	fb01 f303 	mul.w	r3, r1, r3
 8002460:	4413      	add	r3, r2
 8002462:	3361      	adds	r3, #97	; 0x61
 8002464:	2204      	movs	r2, #4
 8002466:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	212c      	movs	r1, #44	; 0x2c
 800246e:	fb01 f303 	mul.w	r3, r1, r3
 8002472:	4413      	add	r3, r2
 8002474:	333d      	adds	r3, #61	; 0x3d
 8002476:	2201      	movs	r2, #1
 8002478:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	212c      	movs	r1, #44	; 0x2c
 8002480:	fb01 f303 	mul.w	r3, r1, r3
 8002484:	4413      	add	r3, r2
 8002486:	335c      	adds	r3, #92	; 0x5c
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	b2d2      	uxtb	r2, r2
 8002494:	4611      	mov	r1, r2
 8002496:	4618      	mov	r0, r3
 8002498:	f002 fdf3 	bl	8005082 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	015a      	lsls	r2, r3, #5
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	4413      	add	r3, r2
 80024a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a8:	461a      	mov	r2, r3
 80024aa:	2340      	movs	r3, #64	; 0x40
 80024ac:	6093      	str	r3, [r2, #8]
}
 80024ae:	e254      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	015a      	lsls	r2, r3, #5
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d11a      	bne.n	80024fc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	015a      	lsls	r2, r3, #5
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	4413      	add	r3, r2
 80024ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024d2:	461a      	mov	r2, r3
 80024d4:	2308      	movs	r3, #8
 80024d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	212c      	movs	r1, #44	; 0x2c
 80024de:	fb01 f303 	mul.w	r3, r1, r3
 80024e2:	4413      	add	r3, r2
 80024e4:	3361      	adds	r3, #97	; 0x61
 80024e6:	2205      	movs	r2, #5
 80024e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f002 fdc4 	bl	8005082 <USB_HC_Halt>
}
 80024fa:	e22e      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	015a      	lsls	r2, r3, #5
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	4413      	add	r3, r2
 8002504:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f003 0310 	and.w	r3, r3, #16
 800250e:	2b10      	cmp	r3, #16
 8002510:	d140      	bne.n	8002594 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	212c      	movs	r1, #44	; 0x2c
 8002518:	fb01 f303 	mul.w	r3, r1, r3
 800251c:	4413      	add	r3, r2
 800251e:	335c      	adds	r3, #92	; 0x5c
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	212c      	movs	r1, #44	; 0x2c
 800252a:	fb01 f303 	mul.w	r3, r1, r3
 800252e:	4413      	add	r3, r2
 8002530:	3361      	adds	r3, #97	; 0x61
 8002532:	2203      	movs	r2, #3
 8002534:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	212c      	movs	r1, #44	; 0x2c
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	4413      	add	r3, r2
 8002542:	333d      	adds	r3, #61	; 0x3d
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d112      	bne.n	8002570 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	212c      	movs	r1, #44	; 0x2c
 8002550:	fb01 f303 	mul.w	r3, r1, r3
 8002554:	4413      	add	r3, r2
 8002556:	333c      	adds	r3, #60	; 0x3c
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d108      	bne.n	8002570 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	212c      	movs	r1, #44	; 0x2c
 8002564:	fb01 f303 	mul.w	r3, r1, r3
 8002568:	4413      	add	r3, r2
 800256a:	333d      	adds	r3, #61	; 0x3d
 800256c:	2201      	movs	r2, #1
 800256e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	b2d2      	uxtb	r2, r2
 8002578:	4611      	mov	r1, r2
 800257a:	4618      	mov	r0, r3
 800257c:	f002 fd81 	bl	8005082 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	015a      	lsls	r2, r3, #5
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	4413      	add	r3, r2
 8002588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800258c:	461a      	mov	r2, r3
 800258e:	2310      	movs	r3, #16
 8002590:	6093      	str	r3, [r2, #8]
}
 8002592:	e1e2      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	015a      	lsls	r2, r3, #5
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	4413      	add	r3, r2
 800259c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025a6:	2b80      	cmp	r3, #128	; 0x80
 80025a8:	d164      	bne.n	8002674 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d111      	bne.n	80025d6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	212c      	movs	r1, #44	; 0x2c
 80025b8:	fb01 f303 	mul.w	r3, r1, r3
 80025bc:	4413      	add	r3, r2
 80025be:	3361      	adds	r3, #97	; 0x61
 80025c0:	2206      	movs	r2, #6
 80025c2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	4611      	mov	r1, r2
 80025ce:	4618      	mov	r0, r3
 80025d0:	f002 fd57 	bl	8005082 <USB_HC_Halt>
 80025d4:	e044      	b.n	8002660 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	212c      	movs	r1, #44	; 0x2c
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	4413      	add	r3, r2
 80025e2:	335c      	adds	r3, #92	; 0x5c
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	1c5a      	adds	r2, r3, #1
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	202c      	movs	r0, #44	; 0x2c
 80025ee:	fb00 f303 	mul.w	r3, r0, r3
 80025f2:	440b      	add	r3, r1
 80025f4:	335c      	adds	r3, #92	; 0x5c
 80025f6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	212c      	movs	r1, #44	; 0x2c
 80025fe:	fb01 f303 	mul.w	r3, r1, r3
 8002602:	4413      	add	r3, r2
 8002604:	335c      	adds	r3, #92	; 0x5c
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b02      	cmp	r3, #2
 800260a:	d920      	bls.n	800264e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	212c      	movs	r1, #44	; 0x2c
 8002612:	fb01 f303 	mul.w	r3, r1, r3
 8002616:	4413      	add	r3, r2
 8002618:	335c      	adds	r3, #92	; 0x5c
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	212c      	movs	r1, #44	; 0x2c
 8002624:	fb01 f303 	mul.w	r3, r1, r3
 8002628:	4413      	add	r3, r2
 800262a:	3360      	adds	r3, #96	; 0x60
 800262c:	2204      	movs	r2, #4
 800262e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	b2d9      	uxtb	r1, r3
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	202c      	movs	r0, #44	; 0x2c
 800263a:	fb00 f303 	mul.w	r3, r0, r3
 800263e:	4413      	add	r3, r2
 8002640:	3360      	adds	r3, #96	; 0x60
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	461a      	mov	r2, r3
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f004 ffbe 	bl	80075c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 800264c:	e008      	b.n	8002660 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	212c      	movs	r1, #44	; 0x2c
 8002654:	fb01 f303 	mul.w	r3, r1, r3
 8002658:	4413      	add	r3, r2
 800265a:	3360      	adds	r3, #96	; 0x60
 800265c:	2202      	movs	r2, #2
 800265e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	015a      	lsls	r2, r3, #5
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	4413      	add	r3, r2
 8002668:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800266c:	461a      	mov	r2, r3
 800266e:	2380      	movs	r3, #128	; 0x80
 8002670:	6093      	str	r3, [r2, #8]
}
 8002672:	e172      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	015a      	lsls	r2, r3, #5
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	4413      	add	r3, r2
 800267c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002686:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800268a:	d11b      	bne.n	80026c4 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	212c      	movs	r1, #44	; 0x2c
 8002692:	fb01 f303 	mul.w	r3, r1, r3
 8002696:	4413      	add	r3, r2
 8002698:	3361      	adds	r3, #97	; 0x61
 800269a:	2208      	movs	r2, #8
 800269c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	b2d2      	uxtb	r2, r2
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f002 fcea 	bl	8005082 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	015a      	lsls	r2, r3, #5
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	4413      	add	r3, r2
 80026b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026ba:	461a      	mov	r2, r3
 80026bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026c0:	6093      	str	r3, [r2, #8]
}
 80026c2:	e14a      	b.n	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	015a      	lsls	r2, r3, #5
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	4413      	add	r3, r2
 80026cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	f040 813f 	bne.w	800295a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	212c      	movs	r1, #44	; 0x2c
 80026e2:	fb01 f303 	mul.w	r3, r1, r3
 80026e6:	4413      	add	r3, r2
 80026e8:	3361      	adds	r3, #97	; 0x61
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d17d      	bne.n	80027ec <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	212c      	movs	r1, #44	; 0x2c
 80026f6:	fb01 f303 	mul.w	r3, r1, r3
 80026fa:	4413      	add	r3, r2
 80026fc:	3360      	adds	r3, #96	; 0x60
 80026fe:	2201      	movs	r2, #1
 8002700:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	212c      	movs	r1, #44	; 0x2c
 8002708:	fb01 f303 	mul.w	r3, r1, r3
 800270c:	4413      	add	r3, r2
 800270e:	333f      	adds	r3, #63	; 0x3f
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d00a      	beq.n	800272c <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	212c      	movs	r1, #44	; 0x2c
 800271c:	fb01 f303 	mul.w	r3, r1, r3
 8002720:	4413      	add	r3, r2
 8002722:	333f      	adds	r3, #63	; 0x3f
 8002724:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002726:	2b03      	cmp	r3, #3
 8002728:	f040 8100 	bne.w	800292c <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d113      	bne.n	800275c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	212c      	movs	r1, #44	; 0x2c
 800273a:	fb01 f303 	mul.w	r3, r1, r3
 800273e:	4413      	add	r3, r2
 8002740:	3355      	adds	r3, #85	; 0x55
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	f083 0301 	eor.w	r3, r3, #1
 8002748:	b2d8      	uxtb	r0, r3
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	212c      	movs	r1, #44	; 0x2c
 8002750:	fb01 f303 	mul.w	r3, r1, r3
 8002754:	4413      	add	r3, r2
 8002756:	3355      	adds	r3, #85	; 0x55
 8002758:	4602      	mov	r2, r0
 800275a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	2b01      	cmp	r3, #1
 8002762:	f040 80e3 	bne.w	800292c <HCD_HC_OUT_IRQHandler+0x69c>
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	212c      	movs	r1, #44	; 0x2c
 800276c:	fb01 f303 	mul.w	r3, r1, r3
 8002770:	4413      	add	r3, r2
 8002772:	334c      	adds	r3, #76	; 0x4c
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 80d8 	beq.w	800292c <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	212c      	movs	r1, #44	; 0x2c
 8002782:	fb01 f303 	mul.w	r3, r1, r3
 8002786:	4413      	add	r3, r2
 8002788:	334c      	adds	r3, #76	; 0x4c
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	6879      	ldr	r1, [r7, #4]
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	202c      	movs	r0, #44	; 0x2c
 8002792:	fb00 f202 	mul.w	r2, r0, r2
 8002796:	440a      	add	r2, r1
 8002798:	3240      	adds	r2, #64	; 0x40
 800279a:	8812      	ldrh	r2, [r2, #0]
 800279c:	4413      	add	r3, r2
 800279e:	3b01      	subs	r3, #1
 80027a0:	6879      	ldr	r1, [r7, #4]
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	202c      	movs	r0, #44	; 0x2c
 80027a6:	fb00 f202 	mul.w	r2, r0, r2
 80027aa:	440a      	add	r2, r1
 80027ac:	3240      	adds	r2, #64	; 0x40
 80027ae:	8812      	ldrh	r2, [r2, #0]
 80027b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 80b5 	beq.w	800292c <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	212c      	movs	r1, #44	; 0x2c
 80027c8:	fb01 f303 	mul.w	r3, r1, r3
 80027cc:	4413      	add	r3, r2
 80027ce:	3355      	adds	r3, #85	; 0x55
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	f083 0301 	eor.w	r3, r3, #1
 80027d6:	b2d8      	uxtb	r0, r3
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	212c      	movs	r1, #44	; 0x2c
 80027de:	fb01 f303 	mul.w	r3, r1, r3
 80027e2:	4413      	add	r3, r2
 80027e4:	3355      	adds	r3, #85	; 0x55
 80027e6:	4602      	mov	r2, r0
 80027e8:	701a      	strb	r2, [r3, #0]
 80027ea:	e09f      	b.n	800292c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	212c      	movs	r1, #44	; 0x2c
 80027f2:	fb01 f303 	mul.w	r3, r1, r3
 80027f6:	4413      	add	r3, r2
 80027f8:	3361      	adds	r3, #97	; 0x61
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d109      	bne.n	8002814 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	212c      	movs	r1, #44	; 0x2c
 8002806:	fb01 f303 	mul.w	r3, r1, r3
 800280a:	4413      	add	r3, r2
 800280c:	3360      	adds	r3, #96	; 0x60
 800280e:	2202      	movs	r2, #2
 8002810:	701a      	strb	r2, [r3, #0]
 8002812:	e08b      	b.n	800292c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	212c      	movs	r1, #44	; 0x2c
 800281a:	fb01 f303 	mul.w	r3, r1, r3
 800281e:	4413      	add	r3, r2
 8002820:	3361      	adds	r3, #97	; 0x61
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	2b04      	cmp	r3, #4
 8002826:	d109      	bne.n	800283c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	212c      	movs	r1, #44	; 0x2c
 800282e:	fb01 f303 	mul.w	r3, r1, r3
 8002832:	4413      	add	r3, r2
 8002834:	3360      	adds	r3, #96	; 0x60
 8002836:	2202      	movs	r2, #2
 8002838:	701a      	strb	r2, [r3, #0]
 800283a:	e077      	b.n	800292c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	212c      	movs	r1, #44	; 0x2c
 8002842:	fb01 f303 	mul.w	r3, r1, r3
 8002846:	4413      	add	r3, r2
 8002848:	3361      	adds	r3, #97	; 0x61
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b05      	cmp	r3, #5
 800284e:	d109      	bne.n	8002864 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	212c      	movs	r1, #44	; 0x2c
 8002856:	fb01 f303 	mul.w	r3, r1, r3
 800285a:	4413      	add	r3, r2
 800285c:	3360      	adds	r3, #96	; 0x60
 800285e:	2205      	movs	r2, #5
 8002860:	701a      	strb	r2, [r3, #0]
 8002862:	e063      	b.n	800292c <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	212c      	movs	r1, #44	; 0x2c
 800286a:	fb01 f303 	mul.w	r3, r1, r3
 800286e:	4413      	add	r3, r2
 8002870:	3361      	adds	r3, #97	; 0x61
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	2b06      	cmp	r3, #6
 8002876:	d009      	beq.n	800288c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	212c      	movs	r1, #44	; 0x2c
 800287e:	fb01 f303 	mul.w	r3, r1, r3
 8002882:	4413      	add	r3, r2
 8002884:	3361      	adds	r3, #97	; 0x61
 8002886:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002888:	2b08      	cmp	r3, #8
 800288a:	d14f      	bne.n	800292c <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	212c      	movs	r1, #44	; 0x2c
 8002892:	fb01 f303 	mul.w	r3, r1, r3
 8002896:	4413      	add	r3, r2
 8002898:	335c      	adds	r3, #92	; 0x5c
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	1c5a      	adds	r2, r3, #1
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	202c      	movs	r0, #44	; 0x2c
 80028a4:	fb00 f303 	mul.w	r3, r0, r3
 80028a8:	440b      	add	r3, r1
 80028aa:	335c      	adds	r3, #92	; 0x5c
 80028ac:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	212c      	movs	r1, #44	; 0x2c
 80028b4:	fb01 f303 	mul.w	r3, r1, r3
 80028b8:	4413      	add	r3, r2
 80028ba:	335c      	adds	r3, #92	; 0x5c
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d912      	bls.n	80028e8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	212c      	movs	r1, #44	; 0x2c
 80028c8:	fb01 f303 	mul.w	r3, r1, r3
 80028cc:	4413      	add	r3, r2
 80028ce:	335c      	adds	r3, #92	; 0x5c
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	212c      	movs	r1, #44	; 0x2c
 80028da:	fb01 f303 	mul.w	r3, r1, r3
 80028de:	4413      	add	r3, r2
 80028e0:	3360      	adds	r3, #96	; 0x60
 80028e2:	2204      	movs	r2, #4
 80028e4:	701a      	strb	r2, [r3, #0]
 80028e6:	e021      	b.n	800292c <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	212c      	movs	r1, #44	; 0x2c
 80028ee:	fb01 f303 	mul.w	r3, r1, r3
 80028f2:	4413      	add	r3, r2
 80028f4:	3360      	adds	r3, #96	; 0x60
 80028f6:	2202      	movs	r2, #2
 80028f8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	015a      	lsls	r2, r3, #5
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	4413      	add	r3, r2
 8002902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002910:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002918:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	015a      	lsls	r2, r3, #5
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	4413      	add	r3, r2
 8002922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002926:	461a      	mov	r2, r3
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	015a      	lsls	r2, r3, #5
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	4413      	add	r3, r2
 8002934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002938:	461a      	mov	r2, r3
 800293a:	2302      	movs	r3, #2
 800293c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	b2d9      	uxtb	r1, r3
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	202c      	movs	r0, #44	; 0x2c
 8002948:	fb00 f303 	mul.w	r3, r0, r3
 800294c:	4413      	add	r3, r2
 800294e:	3360      	adds	r3, #96	; 0x60
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f004 fe37 	bl	80075c8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800295a:	bf00      	nop
 800295c:	3720      	adds	r7, #32
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b08a      	sub	sp, #40	; 0x28
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002972:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	0c5b      	lsrs	r3, r3, #17
 8002988:	f003 030f 	and.w	r3, r3, #15
 800298c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	091b      	lsrs	r3, r3, #4
 8002992:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002996:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2b02      	cmp	r3, #2
 800299c:	d004      	beq.n	80029a8 <HCD_RXQLVL_IRQHandler+0x46>
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2b05      	cmp	r3, #5
 80029a2:	f000 80a9 	beq.w	8002af8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80029a6:	e0aa      	b.n	8002afe <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 80a6 	beq.w	8002afc <HCD_RXQLVL_IRQHandler+0x19a>
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	212c      	movs	r1, #44	; 0x2c
 80029b6:	fb01 f303 	mul.w	r3, r1, r3
 80029ba:	4413      	add	r3, r2
 80029bc:	3344      	adds	r3, #68	; 0x44
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f000 809b 	beq.w	8002afc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	212c      	movs	r1, #44	; 0x2c
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	4413      	add	r3, r2
 80029d2:	3350      	adds	r3, #80	; 0x50
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	441a      	add	r2, r3
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	202c      	movs	r0, #44	; 0x2c
 80029e0:	fb00 f303 	mul.w	r3, r0, r3
 80029e4:	440b      	add	r3, r1
 80029e6:	334c      	adds	r3, #76	; 0x4c
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d87a      	bhi.n	8002ae4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	212c      	movs	r1, #44	; 0x2c
 80029f8:	fb01 f303 	mul.w	r3, r1, r3
 80029fc:	4413      	add	r3, r2
 80029fe:	3344      	adds	r3, #68	; 0x44
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	b292      	uxth	r2, r2
 8002a06:	4619      	mov	r1, r3
 8002a08:	f001 fe92 	bl	8004730 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	212c      	movs	r1, #44	; 0x2c
 8002a12:	fb01 f303 	mul.w	r3, r1, r3
 8002a16:	4413      	add	r3, r2
 8002a18:	3344      	adds	r3, #68	; 0x44
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	441a      	add	r2, r3
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	202c      	movs	r0, #44	; 0x2c
 8002a26:	fb00 f303 	mul.w	r3, r0, r3
 8002a2a:	440b      	add	r3, r1
 8002a2c:	3344      	adds	r3, #68	; 0x44
 8002a2e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	212c      	movs	r1, #44	; 0x2c
 8002a36:	fb01 f303 	mul.w	r3, r1, r3
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3350      	adds	r3, #80	; 0x50
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	441a      	add	r2, r3
 8002a44:	6879      	ldr	r1, [r7, #4]
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	202c      	movs	r0, #44	; 0x2c
 8002a4a:	fb00 f303 	mul.w	r3, r0, r3
 8002a4e:	440b      	add	r3, r1
 8002a50:	3350      	adds	r3, #80	; 0x50
 8002a52:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	015a      	lsls	r2, r3, #5
 8002a58:	6a3b      	ldr	r3, [r7, #32]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	0cdb      	lsrs	r3, r3, #19
 8002a64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a68:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	212c      	movs	r1, #44	; 0x2c
 8002a70:	fb01 f303 	mul.w	r3, r1, r3
 8002a74:	4413      	add	r3, r2
 8002a76:	3340      	adds	r3, #64	; 0x40
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d13c      	bne.n	8002afc <HCD_RXQLVL_IRQHandler+0x19a>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d039      	beq.n	8002afc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	015a      	lsls	r2, r3, #5
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a9e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002aa6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	015a      	lsls	r2, r3, #5
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	4413      	add	r3, r2
 8002ab0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	212c      	movs	r1, #44	; 0x2c
 8002ac0:	fb01 f303 	mul.w	r3, r1, r3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3354      	adds	r3, #84	; 0x54
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	f083 0301 	eor.w	r3, r3, #1
 8002ace:	b2d8      	uxtb	r0, r3
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	212c      	movs	r1, #44	; 0x2c
 8002ad6:	fb01 f303 	mul.w	r3, r1, r3
 8002ada:	4413      	add	r3, r2
 8002adc:	3354      	adds	r3, #84	; 0x54
 8002ade:	4602      	mov	r2, r0
 8002ae0:	701a      	strb	r2, [r3, #0]
      break;
 8002ae2:	e00b      	b.n	8002afc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	212c      	movs	r1, #44	; 0x2c
 8002aea:	fb01 f303 	mul.w	r3, r1, r3
 8002aee:	4413      	add	r3, r2
 8002af0:	3360      	adds	r3, #96	; 0x60
 8002af2:	2204      	movs	r2, #4
 8002af4:	701a      	strb	r2, [r3, #0]
      break;
 8002af6:	e001      	b.n	8002afc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002af8:	bf00      	nop
 8002afa:	e000      	b.n	8002afe <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002afc:	bf00      	nop
  }
}
 8002afe:	bf00      	nop
 8002b00:	3728      	adds	r7, #40	; 0x28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b086      	sub	sp, #24
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002b32:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d10b      	bne.n	8002b56 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d102      	bne.n	8002b4e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f004 fd21 	bl	8007590 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	f043 0302 	orr.w	r3, r3, #2
 8002b54:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f003 0308 	and.w	r3, r3, #8
 8002b5c:	2b08      	cmp	r3, #8
 8002b5e:	d132      	bne.n	8002bc6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	f043 0308 	orr.w	r3, r3, #8
 8002b66:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d126      	bne.n	8002bc0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d113      	bne.n	8002ba2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002b80:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b84:	d106      	bne.n	8002b94 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2102      	movs	r1, #2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f001 ff3d 	bl	8004a0c <USB_InitFSLSPClkSel>
 8002b92:	e011      	b.n	8002bb8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2101      	movs	r1, #1
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f001 ff36 	bl	8004a0c <USB_InitFSLSPClkSel>
 8002ba0:	e00a      	b.n	8002bb8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d106      	bne.n	8002bb8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002bb6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f004 fd13 	bl	80075e4 <HAL_HCD_PortEnabled_Callback>
 8002bbe:	e002      	b.n	8002bc6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f004 fd1d 	bl	8007600 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f003 0320 	and.w	r3, r3, #32
 8002bcc:	2b20      	cmp	r3, #32
 8002bce:	d103      	bne.n	8002bd8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	f043 0320 	orr.w	r3, r3, #32
 8002bd6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002bde:	461a      	mov	r2, r3
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	6013      	str	r3, [r2, #0]
}
 8002be4:	bf00      	nop
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e12b      	b.n	8002e56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d106      	bne.n	8002c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7fd feb2 	bl	800097c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2224      	movs	r2, #36	; 0x24
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 0201 	bic.w	r2, r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c50:	f001 fa20 	bl	8004094 <HAL_RCC_GetPCLK1Freq>
 8002c54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	4a81      	ldr	r2, [pc, #516]	; (8002e60 <HAL_I2C_Init+0x274>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d807      	bhi.n	8002c70 <HAL_I2C_Init+0x84>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4a80      	ldr	r2, [pc, #512]	; (8002e64 <HAL_I2C_Init+0x278>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	bf94      	ite	ls
 8002c68:	2301      	movls	r3, #1
 8002c6a:	2300      	movhi	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	e006      	b.n	8002c7e <HAL_I2C_Init+0x92>
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4a7d      	ldr	r2, [pc, #500]	; (8002e68 <HAL_I2C_Init+0x27c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	bf94      	ite	ls
 8002c78:	2301      	movls	r3, #1
 8002c7a:	2300      	movhi	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e0e7      	b.n	8002e56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4a78      	ldr	r2, [pc, #480]	; (8002e6c <HAL_I2C_Init+0x280>)
 8002c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8e:	0c9b      	lsrs	r3, r3, #18
 8002c90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	4a6a      	ldr	r2, [pc, #424]	; (8002e60 <HAL_I2C_Init+0x274>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d802      	bhi.n	8002cc0 <HAL_I2C_Init+0xd4>
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	e009      	b.n	8002cd4 <HAL_I2C_Init+0xe8>
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002cc6:	fb02 f303 	mul.w	r3, r2, r3
 8002cca:	4a69      	ldr	r2, [pc, #420]	; (8002e70 <HAL_I2C_Init+0x284>)
 8002ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd0:	099b      	lsrs	r3, r3, #6
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	430b      	orrs	r3, r1
 8002cda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002ce6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	495c      	ldr	r1, [pc, #368]	; (8002e60 <HAL_I2C_Init+0x274>)
 8002cf0:	428b      	cmp	r3, r1
 8002cf2:	d819      	bhi.n	8002d28 <HAL_I2C_Init+0x13c>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	1e59      	subs	r1, r3, #1
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d02:	1c59      	adds	r1, r3, #1
 8002d04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d08:	400b      	ands	r3, r1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00a      	beq.n	8002d24 <HAL_I2C_Init+0x138>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	1e59      	subs	r1, r3, #1
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d22:	e051      	b.n	8002dc8 <HAL_I2C_Init+0x1dc>
 8002d24:	2304      	movs	r3, #4
 8002d26:	e04f      	b.n	8002dc8 <HAL_I2C_Init+0x1dc>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d111      	bne.n	8002d54 <HAL_I2C_Init+0x168>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	1e58      	subs	r0, r3, #1
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6859      	ldr	r1, [r3, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	440b      	add	r3, r1
 8002d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d42:	3301      	adds	r3, #1
 8002d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf0c      	ite	eq
 8002d4c:	2301      	moveq	r3, #1
 8002d4e:	2300      	movne	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	e012      	b.n	8002d7a <HAL_I2C_Init+0x18e>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1e58      	subs	r0, r3, #1
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6859      	ldr	r1, [r3, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	0099      	lsls	r1, r3, #2
 8002d64:	440b      	add	r3, r1
 8002d66:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	bf0c      	ite	eq
 8002d74:	2301      	moveq	r3, #1
 8002d76:	2300      	movne	r3, #0
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <HAL_I2C_Init+0x196>
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e022      	b.n	8002dc8 <HAL_I2C_Init+0x1dc>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d10e      	bne.n	8002da8 <HAL_I2C_Init+0x1bc>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1e58      	subs	r0, r3, #1
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6859      	ldr	r1, [r3, #4]
 8002d92:	460b      	mov	r3, r1
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	440b      	add	r3, r1
 8002d98:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002da6:	e00f      	b.n	8002dc8 <HAL_I2C_Init+0x1dc>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	1e58      	subs	r0, r3, #1
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6859      	ldr	r1, [r3, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	440b      	add	r3, r1
 8002db6:	0099      	lsls	r1, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	6809      	ldr	r1, [r1, #0]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69da      	ldr	r2, [r3, #28]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002df6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6911      	ldr	r1, [r2, #16]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	68d2      	ldr	r2, [r2, #12]
 8002e02:	4311      	orrs	r1, r2
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6812      	ldr	r2, [r2, #0]
 8002e08:	430b      	orrs	r3, r1
 8002e0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	695a      	ldr	r2, [r3, #20]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2220      	movs	r2, #32
 8002e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	000186a0 	.word	0x000186a0
 8002e64:	001e847f 	.word	0x001e847f
 8002e68:	003d08ff 	.word	0x003d08ff
 8002e6c:	431bde83 	.word	0x431bde83
 8002e70:	10624dd3 	.word	0x10624dd3

08002e74 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b088      	sub	sp, #32
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e128      	b.n	80030d8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d109      	bne.n	8002ea6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a90      	ldr	r2, [pc, #576]	; (80030e0 <HAL_I2S_Init+0x26c>)
 8002e9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7fd fdb3 	bl	8000a0c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2202      	movs	r2, #2
 8002eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6812      	ldr	r2, [r2, #0]
 8002eb8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002ebc:	f023 030f 	bic.w	r3, r3, #15
 8002ec0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d060      	beq.n	8002f94 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d102      	bne.n	8002ee0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002eda:	2310      	movs	r3, #16
 8002edc:	617b      	str	r3, [r7, #20]
 8002ede:	e001      	b.n	8002ee4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002ee0:	2320      	movs	r3, #32
 8002ee2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	2b20      	cmp	r3, #32
 8002eea:	d802      	bhi.n	8002ef2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002ef2:	2001      	movs	r0, #1
 8002ef4:	f001 f9c4 	bl	8004280 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ef8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f02:	d125      	bne.n	8002f50 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d010      	beq.n	8002f2e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	461a      	mov	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f28:	3305      	adds	r3, #5
 8002f2a:	613b      	str	r3, [r7, #16]
 8002f2c:	e01f      	b.n	8002f6e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	461a      	mov	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4a:	3305      	adds	r3, #5
 8002f4c:	613b      	str	r3, [r7, #16]
 8002f4e:	e00e      	b.n	8002f6e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	461a      	mov	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6a:	3305      	adds	r3, #5
 8002f6c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	4a5c      	ldr	r2, [pc, #368]	; (80030e4 <HAL_I2S_Init+0x270>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	08db      	lsrs	r3, r3, #3
 8002f78:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	085b      	lsrs	r3, r3, #1
 8002f8a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	021b      	lsls	r3, r3, #8
 8002f90:	61bb      	str	r3, [r7, #24]
 8002f92:	e003      	b.n	8002f9c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002f94:	2302      	movs	r3, #2
 8002f96:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d902      	bls.n	8002fa8 <HAL_I2S_Init+0x134>
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	2bff      	cmp	r3, #255	; 0xff
 8002fa6:	d907      	bls.n	8002fb8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fac:	f043 0210 	orr.w	r2, r3, #16
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e08f      	b.n	80030d8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691a      	ldr	r2, [r3, #16]
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	ea42 0103 	orr.w	r1, r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	69fa      	ldr	r2, [r7, #28]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002fd6:	f023 030f 	bic.w	r3, r3, #15
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6851      	ldr	r1, [r2, #4]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6892      	ldr	r2, [r2, #8]
 8002fe2:	4311      	orrs	r1, r2
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	68d2      	ldr	r2, [r2, #12]
 8002fe8:	4311      	orrs	r1, r2
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6992      	ldr	r2, [r2, #24]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ffa:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d161      	bne.n	80030c8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a38      	ldr	r2, [pc, #224]	; (80030e8 <HAL_I2S_Init+0x274>)
 8003008:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a37      	ldr	r2, [pc, #220]	; (80030ec <HAL_I2S_Init+0x278>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d101      	bne.n	8003018 <HAL_I2S_Init+0x1a4>
 8003014:	4b36      	ldr	r3, [pc, #216]	; (80030f0 <HAL_I2S_Init+0x27c>)
 8003016:	e001      	b.n	800301c <HAL_I2S_Init+0x1a8>
 8003018:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800301c:	69db      	ldr	r3, [r3, #28]
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	4932      	ldr	r1, [pc, #200]	; (80030ec <HAL_I2S_Init+0x278>)
 8003024:	428a      	cmp	r2, r1
 8003026:	d101      	bne.n	800302c <HAL_I2S_Init+0x1b8>
 8003028:	4a31      	ldr	r2, [pc, #196]	; (80030f0 <HAL_I2S_Init+0x27c>)
 800302a:	e001      	b.n	8003030 <HAL_I2S_Init+0x1bc>
 800302c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003030:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003034:	f023 030f 	bic.w	r3, r3, #15
 8003038:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a2b      	ldr	r2, [pc, #172]	; (80030ec <HAL_I2S_Init+0x278>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d101      	bne.n	8003048 <HAL_I2S_Init+0x1d4>
 8003044:	4b2a      	ldr	r3, [pc, #168]	; (80030f0 <HAL_I2S_Init+0x27c>)
 8003046:	e001      	b.n	800304c <HAL_I2S_Init+0x1d8>
 8003048:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800304c:	2202      	movs	r2, #2
 800304e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a25      	ldr	r2, [pc, #148]	; (80030ec <HAL_I2S_Init+0x278>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d101      	bne.n	800305e <HAL_I2S_Init+0x1ea>
 800305a:	4b25      	ldr	r3, [pc, #148]	; (80030f0 <HAL_I2S_Init+0x27c>)
 800305c:	e001      	b.n	8003062 <HAL_I2S_Init+0x1ee>
 800305e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003062:	69db      	ldr	r3, [r3, #28]
 8003064:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800306e:	d003      	beq.n	8003078 <HAL_I2S_Init+0x204>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d103      	bne.n	8003080 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003078:	f44f 7380 	mov.w	r3, #256	; 0x100
 800307c:	613b      	str	r3, [r7, #16]
 800307e:	e001      	b.n	8003084 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003080:	2300      	movs	r3, #0
 8003082:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800308e:	4313      	orrs	r3, r2
 8003090:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003098:	4313      	orrs	r3, r2
 800309a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80030a2:	4313      	orrs	r3, r2
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	897b      	ldrh	r3, [r7, #10]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030b0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a0d      	ldr	r2, [pc, #52]	; (80030ec <HAL_I2S_Init+0x278>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d101      	bne.n	80030c0 <HAL_I2S_Init+0x24c>
 80030bc:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <HAL_I2S_Init+0x27c>)
 80030be:	e001      	b.n	80030c4 <HAL_I2S_Init+0x250>
 80030c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030c4:	897a      	ldrh	r2, [r7, #10]
 80030c6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3720      	adds	r7, #32
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	080031eb 	.word	0x080031eb
 80030e4:	cccccccd 	.word	0xcccccccd
 80030e8:	08003301 	.word	0x08003301
 80030ec:	40003800 	.word	0x40003800
 80030f0:	40003400 	.word	0x40003400

080030f4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	881a      	ldrh	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	1c9a      	adds	r2, r3, #2
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003160:	b29b      	uxth	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10e      	bne.n	8003184 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003174:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7ff ffb8 	bl	80030f4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003184:	bf00      	nop
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68da      	ldr	r2, [r3, #12]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	b292      	uxth	r2, r2
 80031a0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a6:	1c9a      	adds	r2, r3, #2
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80031be:	b29b      	uxth	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d10e      	bne.n	80031e2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80031d2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff ff93 	bl	8003108 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80031e2:	bf00      	nop
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b086      	sub	sp, #24
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b04      	cmp	r3, #4
 8003204:	d13a      	bne.n	800327c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b01      	cmp	r3, #1
 800320e:	d109      	bne.n	8003224 <I2S_IRQHandler+0x3a>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800321a:	2b40      	cmp	r3, #64	; 0x40
 800321c:	d102      	bne.n	8003224 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff ffb4 	bl	800318c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322a:	2b40      	cmp	r3, #64	; 0x40
 800322c:	d126      	bne.n	800327c <I2S_IRQHandler+0x92>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 0320 	and.w	r3, r3, #32
 8003238:	2b20      	cmp	r3, #32
 800323a:	d11f      	bne.n	800327c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800324a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800324c:	2300      	movs	r3, #0
 800324e:	613b      	str	r3, [r7, #16]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	613b      	str	r3, [r7, #16]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	613b      	str	r3, [r7, #16]
 8003260:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326e:	f043 0202 	orr.w	r2, r3, #2
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff ff50 	bl	800311c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b03      	cmp	r3, #3
 8003286:	d136      	bne.n	80032f6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b02      	cmp	r3, #2
 8003290:	d109      	bne.n	80032a6 <I2S_IRQHandler+0xbc>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800329c:	2b80      	cmp	r3, #128	; 0x80
 800329e:	d102      	bne.n	80032a6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff ff45 	bl	8003130 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d122      	bne.n	80032f6 <I2S_IRQHandler+0x10c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f003 0320 	and.w	r3, r3, #32
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d11b      	bne.n	80032f6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032cc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e8:	f043 0204 	orr.w	r2, r3, #4
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7ff ff13 	bl	800311c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80032f6:	bf00      	nop
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a92      	ldr	r2, [pc, #584]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d101      	bne.n	800331e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800331a:	4b92      	ldr	r3, [pc, #584]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800331c:	e001      	b.n	8003322 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800331e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a8b      	ldr	r2, [pc, #556]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d101      	bne.n	800333c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003338:	4b8a      	ldr	r3, [pc, #552]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800333a:	e001      	b.n	8003340 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800333c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800334c:	d004      	beq.n	8003358 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	f040 8099 	bne.w	800348a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b02      	cmp	r3, #2
 8003360:	d107      	bne.n	8003372 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f000 f925 	bl	80035bc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b01      	cmp	r3, #1
 800337a:	d107      	bne.n	800338c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003382:	2b00      	cmp	r3, #0
 8003384:	d002      	beq.n	800338c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f9c8 	bl	800371c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003392:	2b40      	cmp	r3, #64	; 0x40
 8003394:	d13a      	bne.n	800340c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	f003 0320 	and.w	r3, r3, #32
 800339c:	2b00      	cmp	r3, #0
 800339e:	d035      	beq.n	800340c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a6e      	ldr	r2, [pc, #440]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d101      	bne.n	80033ae <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80033aa:	4b6e      	ldr	r3, [pc, #440]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033ac:	e001      	b.n	80033b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80033ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4969      	ldr	r1, [pc, #420]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033ba:	428b      	cmp	r3, r1
 80033bc:	d101      	bne.n	80033c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80033be:	4b69      	ldr	r3, [pc, #420]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033c0:	e001      	b.n	80033c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80033c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033ca:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033da:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80033dc:	2300      	movs	r3, #0
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fe:	f043 0202 	orr.w	r2, r3, #2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7ff fe88 	bl	800311c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0308 	and.w	r3, r3, #8
 8003412:	2b08      	cmp	r3, #8
 8003414:	f040 80c3 	bne.w	800359e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f003 0320 	and.w	r3, r3, #32
 800341e:	2b00      	cmp	r3, #0
 8003420:	f000 80bd 	beq.w	800359e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685a      	ldr	r2, [r3, #4]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003432:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a49      	ldr	r2, [pc, #292]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d101      	bne.n	8003442 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800343e:	4b49      	ldr	r3, [pc, #292]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003440:	e001      	b.n	8003446 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003442:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4944      	ldr	r1, [pc, #272]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800344e:	428b      	cmp	r3, r1
 8003450:	d101      	bne.n	8003456 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003452:	4b44      	ldr	r3, [pc, #272]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003454:	e001      	b.n	800345a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003456:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800345a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800345e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003460:	2300      	movs	r3, #0
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	60bb      	str	r3, [r7, #8]
 800346c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347a:	f043 0204 	orr.w	r2, r3, #4
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f7ff fe4a 	bl	800311c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003488:	e089      	b.n	800359e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b02      	cmp	r3, #2
 8003492:	d107      	bne.n	80034a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800349a:	2b00      	cmp	r3, #0
 800349c:	d002      	beq.n	80034a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f8be 	bl	8003620 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d107      	bne.n	80034be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d002      	beq.n	80034be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f8fd 	bl	80036b8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034c4:	2b40      	cmp	r3, #64	; 0x40
 80034c6:	d12f      	bne.n	8003528 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f003 0320 	and.w	r3, r3, #32
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d02a      	beq.n	8003528 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034e0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a1e      	ldr	r2, [pc, #120]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d101      	bne.n	80034f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80034ec:	4b1d      	ldr	r3, [pc, #116]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034ee:	e001      	b.n	80034f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80034f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4919      	ldr	r1, [pc, #100]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034fc:	428b      	cmp	r3, r1
 80034fe:	d101      	bne.n	8003504 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003500:	4b18      	ldr	r3, [pc, #96]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003502:	e001      	b.n	8003508 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003504:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003508:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800350c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351a:	f043 0202 	orr.w	r2, r3, #2
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff fdfa 	bl	800311c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	2b08      	cmp	r3, #8
 8003530:	d136      	bne.n	80035a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	f003 0320 	and.w	r3, r3, #32
 8003538:	2b00      	cmp	r3, #0
 800353a:	d031      	beq.n	80035a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a07      	ldr	r2, [pc, #28]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d101      	bne.n	800354a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003546:	4b07      	ldr	r3, [pc, #28]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003548:	e001      	b.n	800354e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800354a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4902      	ldr	r1, [pc, #8]	; (8003560 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003556:	428b      	cmp	r3, r1
 8003558:	d106      	bne.n	8003568 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800355a:	4b02      	ldr	r3, [pc, #8]	; (8003564 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800355c:	e006      	b.n	800356c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800355e:	bf00      	nop
 8003560:	40003800 	.word	0x40003800
 8003564:	40003400 	.word	0x40003400
 8003568:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800356c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003570:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003580:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358e:	f043 0204 	orr.w	r2, r3, #4
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f7ff fdc0 	bl	800311c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800359c:	e000      	b.n	80035a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800359e:	bf00      	nop
}
 80035a0:	bf00      	nop
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	1c99      	adds	r1, r3, #2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6251      	str	r1, [r2, #36]	; 0x24
 80035ce:	881a      	ldrh	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035da:	b29b      	uxth	r3, r3
 80035dc:	3b01      	subs	r3, #1
 80035de:	b29a      	uxth	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d113      	bne.n	8003616 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035fc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003602:	b29b      	uxth	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	d106      	bne.n	8003616 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7ff ffc9 	bl	80035a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	1c99      	adds	r1, r3, #2
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6251      	str	r1, [r2, #36]	; 0x24
 8003632:	8819      	ldrh	r1, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a1d      	ldr	r2, [pc, #116]	; (80036b0 <I2SEx_TxISR_I2SExt+0x90>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d101      	bne.n	8003642 <I2SEx_TxISR_I2SExt+0x22>
 800363e:	4b1d      	ldr	r3, [pc, #116]	; (80036b4 <I2SEx_TxISR_I2SExt+0x94>)
 8003640:	e001      	b.n	8003646 <I2SEx_TxISR_I2SExt+0x26>
 8003642:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003646:	460a      	mov	r2, r1
 8003648:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800364e:	b29b      	uxth	r3, r3
 8003650:	3b01      	subs	r3, #1
 8003652:	b29a      	uxth	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800365c:	b29b      	uxth	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d121      	bne.n	80036a6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a12      	ldr	r2, [pc, #72]	; (80036b0 <I2SEx_TxISR_I2SExt+0x90>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d101      	bne.n	8003670 <I2SEx_TxISR_I2SExt+0x50>
 800366c:	4b11      	ldr	r3, [pc, #68]	; (80036b4 <I2SEx_TxISR_I2SExt+0x94>)
 800366e:	e001      	b.n	8003674 <I2SEx_TxISR_I2SExt+0x54>
 8003670:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	490d      	ldr	r1, [pc, #52]	; (80036b0 <I2SEx_TxISR_I2SExt+0x90>)
 800367c:	428b      	cmp	r3, r1
 800367e:	d101      	bne.n	8003684 <I2SEx_TxISR_I2SExt+0x64>
 8003680:	4b0c      	ldr	r3, [pc, #48]	; (80036b4 <I2SEx_TxISR_I2SExt+0x94>)
 8003682:	e001      	b.n	8003688 <I2SEx_TxISR_I2SExt+0x68>
 8003684:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003688:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800368c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003692:	b29b      	uxth	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	d106      	bne.n	80036a6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f7ff ff81 	bl	80035a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036a6:	bf00      	nop
 80036a8:	3708      	adds	r7, #8
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40003800 	.word	0x40003800
 80036b4:	40003400 	.word	0x40003400

080036b8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68d8      	ldr	r0, [r3, #12]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	1c99      	adds	r1, r3, #2
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	62d1      	str	r1, [r2, #44]	; 0x2c
 80036d0:	b282      	uxth	r2, r0
 80036d2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036d8:	b29b      	uxth	r3, r3
 80036da:	3b01      	subs	r3, #1
 80036dc:	b29a      	uxth	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d113      	bne.n	8003714 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036fa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003700:	b29b      	uxth	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d106      	bne.n	8003714 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff ff4a 	bl	80035a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003714:	bf00      	nop
 8003716:	3708      	adds	r7, #8
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a20      	ldr	r2, [pc, #128]	; (80037ac <I2SEx_RxISR_I2SExt+0x90>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d101      	bne.n	8003732 <I2SEx_RxISR_I2SExt+0x16>
 800372e:	4b20      	ldr	r3, [pc, #128]	; (80037b0 <I2SEx_RxISR_I2SExt+0x94>)
 8003730:	e001      	b.n	8003736 <I2SEx_RxISR_I2SExt+0x1a>
 8003732:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003736:	68d8      	ldr	r0, [r3, #12]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	1c99      	adds	r1, r3, #2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003742:	b282      	uxth	r2, r0
 8003744:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800374a:	b29b      	uxth	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003758:	b29b      	uxth	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d121      	bne.n	80037a2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a12      	ldr	r2, [pc, #72]	; (80037ac <I2SEx_RxISR_I2SExt+0x90>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d101      	bne.n	800376c <I2SEx_RxISR_I2SExt+0x50>
 8003768:	4b11      	ldr	r3, [pc, #68]	; (80037b0 <I2SEx_RxISR_I2SExt+0x94>)
 800376a:	e001      	b.n	8003770 <I2SEx_RxISR_I2SExt+0x54>
 800376c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	490d      	ldr	r1, [pc, #52]	; (80037ac <I2SEx_RxISR_I2SExt+0x90>)
 8003778:	428b      	cmp	r3, r1
 800377a:	d101      	bne.n	8003780 <I2SEx_RxISR_I2SExt+0x64>
 800377c:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <I2SEx_RxISR_I2SExt+0x94>)
 800377e:	e001      	b.n	8003784 <I2SEx_RxISR_I2SExt+0x68>
 8003780:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003784:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003788:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d106      	bne.n	80037a2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff ff03 	bl	80035a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40003800 	.word	0x40003800
 80037b0:	40003400 	.word	0x40003400

080037b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e267      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d075      	beq.n	80038be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037d2:	4b88      	ldr	r3, [pc, #544]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 030c 	and.w	r3, r3, #12
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d00c      	beq.n	80037f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037de:	4b85      	ldr	r3, [pc, #532]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037e6:	2b08      	cmp	r3, #8
 80037e8:	d112      	bne.n	8003810 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ea:	4b82      	ldr	r3, [pc, #520]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037f6:	d10b      	bne.n	8003810 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f8:	4b7e      	ldr	r3, [pc, #504]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d05b      	beq.n	80038bc <HAL_RCC_OscConfig+0x108>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d157      	bne.n	80038bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e242      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003818:	d106      	bne.n	8003828 <HAL_RCC_OscConfig+0x74>
 800381a:	4b76      	ldr	r3, [pc, #472]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a75      	ldr	r2, [pc, #468]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	e01d      	b.n	8003864 <HAL_RCC_OscConfig+0xb0>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003830:	d10c      	bne.n	800384c <HAL_RCC_OscConfig+0x98>
 8003832:	4b70      	ldr	r3, [pc, #448]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a6f      	ldr	r2, [pc, #444]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003838:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800383c:	6013      	str	r3, [r2, #0]
 800383e:	4b6d      	ldr	r3, [pc, #436]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a6c      	ldr	r2, [pc, #432]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003844:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	e00b      	b.n	8003864 <HAL_RCC_OscConfig+0xb0>
 800384c:	4b69      	ldr	r3, [pc, #420]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a68      	ldr	r2, [pc, #416]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	4b66      	ldr	r3, [pc, #408]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a65      	ldr	r2, [pc, #404]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 800385e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003862:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d013      	beq.n	8003894 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386c:	f7fd faa2 	bl	8000db4 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003874:	f7fd fa9e 	bl	8000db4 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b64      	cmp	r3, #100	; 0x64
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e207      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003886:	4b5b      	ldr	r3, [pc, #364]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d0f0      	beq.n	8003874 <HAL_RCC_OscConfig+0xc0>
 8003892:	e014      	b.n	80038be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003894:	f7fd fa8e 	bl	8000db4 <HAL_GetTick>
 8003898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800389a:	e008      	b.n	80038ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800389c:	f7fd fa8a 	bl	8000db4 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b64      	cmp	r3, #100	; 0x64
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e1f3      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ae:	4b51      	ldr	r3, [pc, #324]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1f0      	bne.n	800389c <HAL_RCC_OscConfig+0xe8>
 80038ba:	e000      	b.n	80038be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d063      	beq.n	8003992 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038ca:	4b4a      	ldr	r3, [pc, #296]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 030c 	and.w	r3, r3, #12
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00b      	beq.n	80038ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038d6:	4b47      	ldr	r3, [pc, #284]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038de:	2b08      	cmp	r3, #8
 80038e0:	d11c      	bne.n	800391c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038e2:	4b44      	ldr	r3, [pc, #272]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d116      	bne.n	800391c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ee:	4b41      	ldr	r3, [pc, #260]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d005      	beq.n	8003906 <HAL_RCC_OscConfig+0x152>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d001      	beq.n	8003906 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e1c7      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003906:	4b3b      	ldr	r3, [pc, #236]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	4937      	ldr	r1, [pc, #220]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800391a:	e03a      	b.n	8003992 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d020      	beq.n	8003966 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003924:	4b34      	ldr	r3, [pc, #208]	; (80039f8 <HAL_RCC_OscConfig+0x244>)
 8003926:	2201      	movs	r2, #1
 8003928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392a:	f7fd fa43 	bl	8000db4 <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003930:	e008      	b.n	8003944 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003932:	f7fd fa3f 	bl	8000db4 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d901      	bls.n	8003944 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e1a8      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003944:	4b2b      	ldr	r3, [pc, #172]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0f0      	beq.n	8003932 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003950:	4b28      	ldr	r3, [pc, #160]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4925      	ldr	r1, [pc, #148]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003960:	4313      	orrs	r3, r2
 8003962:	600b      	str	r3, [r1, #0]
 8003964:	e015      	b.n	8003992 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003966:	4b24      	ldr	r3, [pc, #144]	; (80039f8 <HAL_RCC_OscConfig+0x244>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396c:	f7fd fa22 	bl	8000db4 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003974:	f7fd fa1e 	bl	8000db4 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e187      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003986:	4b1b      	ldr	r3, [pc, #108]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0308 	and.w	r3, r3, #8
 800399a:	2b00      	cmp	r3, #0
 800399c:	d036      	beq.n	8003a0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d016      	beq.n	80039d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039a6:	4b15      	ldr	r3, [pc, #84]	; (80039fc <HAL_RCC_OscConfig+0x248>)
 80039a8:	2201      	movs	r2, #1
 80039aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ac:	f7fd fa02 	bl	8000db4 <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039b2:	e008      	b.n	80039c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039b4:	f7fd f9fe 	bl	8000db4 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e167      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <HAL_RCC_OscConfig+0x240>)
 80039c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d0f0      	beq.n	80039b4 <HAL_RCC_OscConfig+0x200>
 80039d2:	e01b      	b.n	8003a0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039d4:	4b09      	ldr	r3, [pc, #36]	; (80039fc <HAL_RCC_OscConfig+0x248>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039da:	f7fd f9eb 	bl	8000db4 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039e0:	e00e      	b.n	8003a00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039e2:	f7fd f9e7 	bl	8000db4 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d907      	bls.n	8003a00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e150      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
 80039f4:	40023800 	.word	0x40023800
 80039f8:	42470000 	.word	0x42470000
 80039fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a00:	4b88      	ldr	r3, [pc, #544]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003a02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1ea      	bne.n	80039e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f000 8097 	beq.w	8003b48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a1e:	4b81      	ldr	r3, [pc, #516]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10f      	bne.n	8003a4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	60bb      	str	r3, [r7, #8]
 8003a2e:	4b7d      	ldr	r3, [pc, #500]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a32:	4a7c      	ldr	r2, [pc, #496]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a38:	6413      	str	r3, [r2, #64]	; 0x40
 8003a3a:	4b7a      	ldr	r3, [pc, #488]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a42:	60bb      	str	r3, [r7, #8]
 8003a44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a46:	2301      	movs	r3, #1
 8003a48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a4a:	4b77      	ldr	r3, [pc, #476]	; (8003c28 <HAL_RCC_OscConfig+0x474>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d118      	bne.n	8003a88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a56:	4b74      	ldr	r3, [pc, #464]	; (8003c28 <HAL_RCC_OscConfig+0x474>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a73      	ldr	r2, [pc, #460]	; (8003c28 <HAL_RCC_OscConfig+0x474>)
 8003a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a62:	f7fd f9a7 	bl	8000db4 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a68:	e008      	b.n	8003a7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a6a:	f7fd f9a3 	bl	8000db4 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e10c      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a7c:	4b6a      	ldr	r3, [pc, #424]	; (8003c28 <HAL_RCC_OscConfig+0x474>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0f0      	beq.n	8003a6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d106      	bne.n	8003a9e <HAL_RCC_OscConfig+0x2ea>
 8003a90:	4b64      	ldr	r3, [pc, #400]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a94:	4a63      	ldr	r2, [pc, #396]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003a96:	f043 0301 	orr.w	r3, r3, #1
 8003a9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a9c:	e01c      	b.n	8003ad8 <HAL_RCC_OscConfig+0x324>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	2b05      	cmp	r3, #5
 8003aa4:	d10c      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x30c>
 8003aa6:	4b5f      	ldr	r3, [pc, #380]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aaa:	4a5e      	ldr	r2, [pc, #376]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003aac:	f043 0304 	orr.w	r3, r3, #4
 8003ab0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ab2:	4b5c      	ldr	r3, [pc, #368]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab6:	4a5b      	ldr	r2, [pc, #364]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	6713      	str	r3, [r2, #112]	; 0x70
 8003abe:	e00b      	b.n	8003ad8 <HAL_RCC_OscConfig+0x324>
 8003ac0:	4b58      	ldr	r3, [pc, #352]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac4:	4a57      	ldr	r2, [pc, #348]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003ac6:	f023 0301 	bic.w	r3, r3, #1
 8003aca:	6713      	str	r3, [r2, #112]	; 0x70
 8003acc:	4b55      	ldr	r3, [pc, #340]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad0:	4a54      	ldr	r2, [pc, #336]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003ad2:	f023 0304 	bic.w	r3, r3, #4
 8003ad6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d015      	beq.n	8003b0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae0:	f7fd f968 	bl	8000db4 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae6:	e00a      	b.n	8003afe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae8:	f7fd f964 	bl	8000db4 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e0cb      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003afe:	4b49      	ldr	r3, [pc, #292]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0ee      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x334>
 8003b0a:	e014      	b.n	8003b36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b0c:	f7fd f952 	bl	8000db4 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b12:	e00a      	b.n	8003b2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b14:	f7fd f94e 	bl	8000db4 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e0b5      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b2a:	4b3e      	ldr	r3, [pc, #248]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1ee      	bne.n	8003b14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b36:	7dfb      	ldrb	r3, [r7, #23]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d105      	bne.n	8003b48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b3c:	4b39      	ldr	r3, [pc, #228]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b40:	4a38      	ldr	r2, [pc, #224]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 80a1 	beq.w	8003c94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b52:	4b34      	ldr	r3, [pc, #208]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	2b08      	cmp	r3, #8
 8003b5c:	d05c      	beq.n	8003c18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d141      	bne.n	8003bea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b66:	4b31      	ldr	r3, [pc, #196]	; (8003c2c <HAL_RCC_OscConfig+0x478>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6c:	f7fd f922 	bl	8000db4 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b74:	f7fd f91e 	bl	8000db4 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e087      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b86:	4b27      	ldr	r3, [pc, #156]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1f0      	bne.n	8003b74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	69da      	ldr	r2, [r3, #28]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	019b      	lsls	r3, r3, #6
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	085b      	lsrs	r3, r3, #1
 8003baa:	3b01      	subs	r3, #1
 8003bac:	041b      	lsls	r3, r3, #16
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb4:	061b      	lsls	r3, r3, #24
 8003bb6:	491b      	ldr	r1, [pc, #108]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bbc:	4b1b      	ldr	r3, [pc, #108]	; (8003c2c <HAL_RCC_OscConfig+0x478>)
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc2:	f7fd f8f7 	bl	8000db4 <HAL_GetTick>
 8003bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc8:	e008      	b.n	8003bdc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bca:	f7fd f8f3 	bl	8000db4 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e05c      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bdc:	4b11      	ldr	r3, [pc, #68]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0f0      	beq.n	8003bca <HAL_RCC_OscConfig+0x416>
 8003be8:	e054      	b.n	8003c94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bea:	4b10      	ldr	r3, [pc, #64]	; (8003c2c <HAL_RCC_OscConfig+0x478>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf0:	f7fd f8e0 	bl	8000db4 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf8:	f7fd f8dc 	bl	8000db4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e045      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c0a:	4b06      	ldr	r3, [pc, #24]	; (8003c24 <HAL_RCC_OscConfig+0x470>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1f0      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x444>
 8003c16:	e03d      	b.n	8003c94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d107      	bne.n	8003c30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e038      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
 8003c24:	40023800 	.word	0x40023800
 8003c28:	40007000 	.word	0x40007000
 8003c2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c30:	4b1b      	ldr	r3, [pc, #108]	; (8003ca0 <HAL_RCC_OscConfig+0x4ec>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d028      	beq.n	8003c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d121      	bne.n	8003c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d11a      	bne.n	8003c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c60:	4013      	ands	r3, r2
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d111      	bne.n	8003c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c76:	085b      	lsrs	r3, r3, #1
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d107      	bne.n	8003c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d001      	beq.n	8003c94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e000      	b.n	8003c96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40023800 	.word	0x40023800

08003ca4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e0cc      	b.n	8003e52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cb8:	4b68      	ldr	r3, [pc, #416]	; (8003e5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d90c      	bls.n	8003ce0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cc6:	4b65      	ldr	r3, [pc, #404]	; (8003e5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cc8:	683a      	ldr	r2, [r7, #0]
 8003cca:	b2d2      	uxtb	r2, r2
 8003ccc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cce:	4b63      	ldr	r3, [pc, #396]	; (8003e5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0307 	and.w	r3, r3, #7
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d001      	beq.n	8003ce0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e0b8      	b.n	8003e52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d020      	beq.n	8003d2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d005      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cf8:	4b59      	ldr	r3, [pc, #356]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	4a58      	ldr	r2, [pc, #352]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d005      	beq.n	8003d1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d10:	4b53      	ldr	r3, [pc, #332]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	4a52      	ldr	r2, [pc, #328]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d1c:	4b50      	ldr	r3, [pc, #320]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	494d      	ldr	r1, [pc, #308]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d044      	beq.n	8003dc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d107      	bne.n	8003d52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d42:	4b47      	ldr	r3, [pc, #284]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d119      	bne.n	8003d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e07f      	b.n	8003e52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d003      	beq.n	8003d62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d5e:	2b03      	cmp	r3, #3
 8003d60:	d107      	bne.n	8003d72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d62:	4b3f      	ldr	r3, [pc, #252]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d109      	bne.n	8003d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e06f      	b.n	8003e52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d72:	4b3b      	ldr	r3, [pc, #236]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e067      	b.n	8003e52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d82:	4b37      	ldr	r3, [pc, #220]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f023 0203 	bic.w	r2, r3, #3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	4934      	ldr	r1, [pc, #208]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d94:	f7fd f80e 	bl	8000db4 <HAL_GetTick>
 8003d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d9a:	e00a      	b.n	8003db2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d9c:	f7fd f80a 	bl	8000db4 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e04f      	b.n	8003e52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003db2:	4b2b      	ldr	r3, [pc, #172]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 020c 	and.w	r2, r3, #12
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d1eb      	bne.n	8003d9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003dc4:	4b25      	ldr	r3, [pc, #148]	; (8003e5c <HAL_RCC_ClockConfig+0x1b8>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	683a      	ldr	r2, [r7, #0]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d20c      	bcs.n	8003dec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dd2:	4b22      	ldr	r3, [pc, #136]	; (8003e5c <HAL_RCC_ClockConfig+0x1b8>)
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	b2d2      	uxtb	r2, r2
 8003dd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dda:	4b20      	ldr	r3, [pc, #128]	; (8003e5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d001      	beq.n	8003dec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e032      	b.n	8003e52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d008      	beq.n	8003e0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003df8:	4b19      	ldr	r3, [pc, #100]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	4916      	ldr	r1, [pc, #88]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0308 	and.w	r3, r3, #8
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d009      	beq.n	8003e2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e16:	4b12      	ldr	r3, [pc, #72]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	00db      	lsls	r3, r3, #3
 8003e24:	490e      	ldr	r1, [pc, #56]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e2a:	f000 f821 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	4b0b      	ldr	r3, [pc, #44]	; (8003e60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	091b      	lsrs	r3, r3, #4
 8003e36:	f003 030f 	and.w	r3, r3, #15
 8003e3a:	490a      	ldr	r1, [pc, #40]	; (8003e64 <HAL_RCC_ClockConfig+0x1c0>)
 8003e3c:	5ccb      	ldrb	r3, [r1, r3]
 8003e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e42:	4a09      	ldr	r2, [pc, #36]	; (8003e68 <HAL_RCC_ClockConfig+0x1c4>)
 8003e44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e46:	4b09      	ldr	r3, [pc, #36]	; (8003e6c <HAL_RCC_ClockConfig+0x1c8>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fc ff6e 	bl	8000d2c <HAL_InitTick>

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40023c00 	.word	0x40023c00
 8003e60:	40023800 	.word	0x40023800
 8003e64:	08007ca0 	.word	0x08007ca0
 8003e68:	20000000 	.word	0x20000000
 8003e6c:	20000004 	.word	0x20000004

08003e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e74:	b094      	sub	sp, #80	; 0x50
 8003e76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	647b      	str	r3, [r7, #68]	; 0x44
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e80:	2300      	movs	r3, #0
 8003e82:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003e84:	2300      	movs	r3, #0
 8003e86:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e88:	4b79      	ldr	r3, [pc, #484]	; (8004070 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 030c 	and.w	r3, r3, #12
 8003e90:	2b08      	cmp	r3, #8
 8003e92:	d00d      	beq.n	8003eb0 <HAL_RCC_GetSysClockFreq+0x40>
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	f200 80e1 	bhi.w	800405c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d002      	beq.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x34>
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d003      	beq.n	8003eaa <HAL_RCC_GetSysClockFreq+0x3a>
 8003ea2:	e0db      	b.n	800405c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ea4:	4b73      	ldr	r3, [pc, #460]	; (8004074 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ea6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003ea8:	e0db      	b.n	8004062 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003eaa:	4b73      	ldr	r3, [pc, #460]	; (8004078 <HAL_RCC_GetSysClockFreq+0x208>)
 8003eac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003eae:	e0d8      	b.n	8004062 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003eb0:	4b6f      	ldr	r3, [pc, #444]	; (8004070 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eb8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003eba:	4b6d      	ldr	r3, [pc, #436]	; (8004070 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d063      	beq.n	8003f8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ec6:	4b6a      	ldr	r3, [pc, #424]	; (8004070 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	099b      	lsrs	r3, r3, #6
 8003ecc:	2200      	movs	r2, #0
 8003ece:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ed0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ed8:	633b      	str	r3, [r7, #48]	; 0x30
 8003eda:	2300      	movs	r3, #0
 8003edc:	637b      	str	r3, [r7, #52]	; 0x34
 8003ede:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003ee2:	4622      	mov	r2, r4
 8003ee4:	462b      	mov	r3, r5
 8003ee6:	f04f 0000 	mov.w	r0, #0
 8003eea:	f04f 0100 	mov.w	r1, #0
 8003eee:	0159      	lsls	r1, r3, #5
 8003ef0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ef4:	0150      	lsls	r0, r2, #5
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	460b      	mov	r3, r1
 8003efa:	4621      	mov	r1, r4
 8003efc:	1a51      	subs	r1, r2, r1
 8003efe:	6139      	str	r1, [r7, #16]
 8003f00:	4629      	mov	r1, r5
 8003f02:	eb63 0301 	sbc.w	r3, r3, r1
 8003f06:	617b      	str	r3, [r7, #20]
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f14:	4659      	mov	r1, fp
 8003f16:	018b      	lsls	r3, r1, #6
 8003f18:	4651      	mov	r1, sl
 8003f1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f1e:	4651      	mov	r1, sl
 8003f20:	018a      	lsls	r2, r1, #6
 8003f22:	4651      	mov	r1, sl
 8003f24:	ebb2 0801 	subs.w	r8, r2, r1
 8003f28:	4659      	mov	r1, fp
 8003f2a:	eb63 0901 	sbc.w	r9, r3, r1
 8003f2e:	f04f 0200 	mov.w	r2, #0
 8003f32:	f04f 0300 	mov.w	r3, #0
 8003f36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f42:	4690      	mov	r8, r2
 8003f44:	4699      	mov	r9, r3
 8003f46:	4623      	mov	r3, r4
 8003f48:	eb18 0303 	adds.w	r3, r8, r3
 8003f4c:	60bb      	str	r3, [r7, #8]
 8003f4e:	462b      	mov	r3, r5
 8003f50:	eb49 0303 	adc.w	r3, r9, r3
 8003f54:	60fb      	str	r3, [r7, #12]
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	f04f 0300 	mov.w	r3, #0
 8003f5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f62:	4629      	mov	r1, r5
 8003f64:	024b      	lsls	r3, r1, #9
 8003f66:	4621      	mov	r1, r4
 8003f68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f6c:	4621      	mov	r1, r4
 8003f6e:	024a      	lsls	r2, r1, #9
 8003f70:	4610      	mov	r0, r2
 8003f72:	4619      	mov	r1, r3
 8003f74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f76:	2200      	movs	r2, #0
 8003f78:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f80:	f7fc f922 	bl	80001c8 <__aeabi_uldivmod>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	4613      	mov	r3, r2
 8003f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f8c:	e058      	b.n	8004040 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f8e:	4b38      	ldr	r3, [pc, #224]	; (8004070 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	099b      	lsrs	r3, r3, #6
 8003f94:	2200      	movs	r2, #0
 8003f96:	4618      	mov	r0, r3
 8003f98:	4611      	mov	r1, r2
 8003f9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f9e:	623b      	str	r3, [r7, #32]
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	627b      	str	r3, [r7, #36]	; 0x24
 8003fa4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003fa8:	4642      	mov	r2, r8
 8003faa:	464b      	mov	r3, r9
 8003fac:	f04f 0000 	mov.w	r0, #0
 8003fb0:	f04f 0100 	mov.w	r1, #0
 8003fb4:	0159      	lsls	r1, r3, #5
 8003fb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fba:	0150      	lsls	r0, r2, #5
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	4641      	mov	r1, r8
 8003fc2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003fc6:	4649      	mov	r1, r9
 8003fc8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fd8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fdc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fe0:	ebb2 040a 	subs.w	r4, r2, sl
 8003fe4:	eb63 050b 	sbc.w	r5, r3, fp
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	f04f 0300 	mov.w	r3, #0
 8003ff0:	00eb      	lsls	r3, r5, #3
 8003ff2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ff6:	00e2      	lsls	r2, r4, #3
 8003ff8:	4614      	mov	r4, r2
 8003ffa:	461d      	mov	r5, r3
 8003ffc:	4643      	mov	r3, r8
 8003ffe:	18e3      	adds	r3, r4, r3
 8004000:	603b      	str	r3, [r7, #0]
 8004002:	464b      	mov	r3, r9
 8004004:	eb45 0303 	adc.w	r3, r5, r3
 8004008:	607b      	str	r3, [r7, #4]
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	f04f 0300 	mov.w	r3, #0
 8004012:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004016:	4629      	mov	r1, r5
 8004018:	028b      	lsls	r3, r1, #10
 800401a:	4621      	mov	r1, r4
 800401c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004020:	4621      	mov	r1, r4
 8004022:	028a      	lsls	r2, r1, #10
 8004024:	4610      	mov	r0, r2
 8004026:	4619      	mov	r1, r3
 8004028:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800402a:	2200      	movs	r2, #0
 800402c:	61bb      	str	r3, [r7, #24]
 800402e:	61fa      	str	r2, [r7, #28]
 8004030:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004034:	f7fc f8c8 	bl	80001c8 <__aeabi_uldivmod>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4613      	mov	r3, r2
 800403e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004040:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <HAL_RCC_GetSysClockFreq+0x200>)
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	0c1b      	lsrs	r3, r3, #16
 8004046:	f003 0303 	and.w	r3, r3, #3
 800404a:	3301      	adds	r3, #1
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004050:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004052:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004054:	fbb2 f3f3 	udiv	r3, r2, r3
 8004058:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800405a:	e002      	b.n	8004062 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800405c:	4b05      	ldr	r3, [pc, #20]	; (8004074 <HAL_RCC_GetSysClockFreq+0x204>)
 800405e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004060:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004062:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004064:	4618      	mov	r0, r3
 8004066:	3750      	adds	r7, #80	; 0x50
 8004068:	46bd      	mov	sp, r7
 800406a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800406e:	bf00      	nop
 8004070:	40023800 	.word	0x40023800
 8004074:	00f42400 	.word	0x00f42400
 8004078:	007a1200 	.word	0x007a1200

0800407c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004080:	4b03      	ldr	r3, [pc, #12]	; (8004090 <HAL_RCC_GetHCLKFreq+0x14>)
 8004082:	681b      	ldr	r3, [r3, #0]
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	20000000 	.word	0x20000000

08004094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004098:	f7ff fff0 	bl	800407c <HAL_RCC_GetHCLKFreq>
 800409c:	4602      	mov	r2, r0
 800409e:	4b05      	ldr	r3, [pc, #20]	; (80040b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	0a9b      	lsrs	r3, r3, #10
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	4903      	ldr	r1, [pc, #12]	; (80040b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040aa:	5ccb      	ldrb	r3, [r1, r3]
 80040ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	40023800 	.word	0x40023800
 80040b8:	08007cb0 	.word	0x08007cb0

080040bc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d105      	bne.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d035      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80040e4:	4b62      	ldr	r3, [pc, #392]	; (8004270 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80040ea:	f7fc fe63 	bl	8000db4 <HAL_GetTick>
 80040ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80040f0:	e008      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80040f2:	f7fc fe5f 	bl	8000db4 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e0b0      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004104:	4b5b      	ldr	r3, [pc, #364]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1f0      	bne.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	019a      	lsls	r2, r3, #6
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	071b      	lsls	r3, r3, #28
 800411c:	4955      	ldr	r1, [pc, #340]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800411e:	4313      	orrs	r3, r2
 8004120:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004124:	4b52      	ldr	r3, [pc, #328]	; (8004270 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004126:	2201      	movs	r2, #1
 8004128:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800412a:	f7fc fe43 	bl	8000db4 <HAL_GetTick>
 800412e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004130:	e008      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004132:	f7fc fe3f 	bl	8000db4 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d901      	bls.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e090      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004144:	4b4b      	ldr	r3, [pc, #300]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0f0      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 8083 	beq.w	8004264 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800415e:	2300      	movs	r3, #0
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	4b44      	ldr	r3, [pc, #272]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004166:	4a43      	ldr	r2, [pc, #268]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800416c:	6413      	str	r3, [r2, #64]	; 0x40
 800416e:	4b41      	ldr	r3, [pc, #260]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800417a:	4b3f      	ldr	r3, [pc, #252]	; (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a3e      	ldr	r2, [pc, #248]	; (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004184:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004186:	f7fc fe15 	bl	8000db4 <HAL_GetTick>
 800418a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800418c:	e008      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800418e:	f7fc fe11 	bl	8000db4 <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	2b02      	cmp	r3, #2
 800419a:	d901      	bls.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e062      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80041a0:	4b35      	ldr	r3, [pc, #212]	; (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d0f0      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041ac:	4b31      	ldr	r3, [pc, #196]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041b4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d02f      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d028      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041ca:	4b2a      	ldr	r3, [pc, #168]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041d2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041d4:	4b29      	ldr	r3, [pc, #164]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80041d6:	2201      	movs	r2, #1
 80041d8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041da:	4b28      	ldr	r3, [pc, #160]	; (800427c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80041e0:	4a24      	ldr	r2, [pc, #144]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80041e6:	4b23      	ldr	r3, [pc, #140]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d114      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80041f2:	f7fc fddf 	bl	8000db4 <HAL_GetTick>
 80041f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f8:	e00a      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041fa:	f7fc fddb 	bl	8000db4 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	f241 3288 	movw	r2, #5000	; 0x1388
 8004208:	4293      	cmp	r3, r2
 800420a:	d901      	bls.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e02a      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004210:	4b18      	ldr	r3, [pc, #96]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0ee      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004224:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004228:	d10d      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800422a:	4b12      	ldr	r3, [pc, #72]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800423a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800423e:	490d      	ldr	r1, [pc, #52]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004240:	4313      	orrs	r3, r2
 8004242:	608b      	str	r3, [r1, #8]
 8004244:	e005      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004246:	4b0b      	ldr	r3, [pc, #44]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	4a0a      	ldr	r2, [pc, #40]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800424c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004250:	6093      	str	r3, [r2, #8]
 8004252:	4b08      	ldr	r3, [pc, #32]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004254:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800425e:	4905      	ldr	r1, [pc, #20]	; (8004274 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004260:	4313      	orrs	r3, r2
 8004262:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3718      	adds	r7, #24
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	42470068 	.word	0x42470068
 8004274:	40023800 	.word	0x40023800
 8004278:	40007000 	.word	0x40007000
 800427c:	42470e40 	.word	0x42470e40

08004280 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800428c:	2300      	movs	r3, #0
 800428e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004294:	2300      	movs	r3, #0
 8004296:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d13e      	bne.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800429e:	4b23      	ldr	r3, [pc, #140]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042a6:	60fb      	str	r3, [r7, #12]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d005      	beq.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d12f      	bne.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80042b4:	4b1e      	ldr	r3, [pc, #120]	; (8004330 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80042b6:	617b      	str	r3, [r7, #20]
          break;
 80042b8:	e02f      	b.n	800431a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80042ba:	4b1c      	ldr	r3, [pc, #112]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042c6:	d108      	bne.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80042c8:	4b18      	ldr	r3, [pc, #96]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042d0:	4a18      	ldr	r2, [pc, #96]	; (8004334 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80042d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d6:	613b      	str	r3, [r7, #16]
 80042d8:	e007      	b.n	80042ea <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80042da:	4b14      	ldr	r3, [pc, #80]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042e2:	4a15      	ldr	r2, [pc, #84]	; (8004338 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80042e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80042ea:	4b10      	ldr	r3, [pc, #64]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80042ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042f0:	099b      	lsrs	r3, r3, #6
 80042f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	fb02 f303 	mul.w	r3, r2, r3
 80042fc:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80042fe:	4b0b      	ldr	r3, [pc, #44]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004300:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004304:	0f1b      	lsrs	r3, r3, #28
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004310:	617b      	str	r3, [r7, #20]
          break;
 8004312:	e002      	b.n	800431a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	617b      	str	r3, [r7, #20]
          break;
 8004318:	bf00      	nop
        }
      }
      break;
 800431a:	bf00      	nop
    }
  }
  return frequency;
 800431c:	697b      	ldr	r3, [r7, #20]
}
 800431e:	4618      	mov	r0, r3
 8004320:	371c      	adds	r7, #28
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40023800 	.word	0x40023800
 8004330:	00bb8000 	.word	0x00bb8000
 8004334:	007a1200 	.word	0x007a1200
 8004338:	00f42400 	.word	0x00f42400

0800433c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e07b      	b.n	8004446 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	2b00      	cmp	r3, #0
 8004354:	d108      	bne.n	8004368 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800435e:	d009      	beq.n	8004374 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	61da      	str	r2, [r3, #28]
 8004366:	e005      	b.n	8004374 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7fc fbbc 	bl	8000b0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	f003 0302 	and.w	r3, r3, #2
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043e4:	431a      	orrs	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	69db      	ldr	r3, [r3, #28]
 80043ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043f8:	ea42 0103 	orr.w	r1, r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004400:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	0c1b      	lsrs	r3, r3, #16
 8004412:	f003 0104 	and.w	r1, r3, #4
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441a:	f003 0210 	and.w	r2, r3, #16
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	69da      	ldr	r2, [r3, #28]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004434:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800444e:	b084      	sub	sp, #16
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	f107 001c 	add.w	r0, r7, #28
 800445c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004462:	2b01      	cmp	r3, #1
 8004464:	d122      	bne.n	80044ac <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800447a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800448e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004490:	2b01      	cmp	r3, #1
 8004492:	d105      	bne.n	80044a0 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 f9bf 	bl	8004824 <USB_CoreReset>
 80044a6:	4603      	mov	r3, r0
 80044a8:	73fb      	strb	r3, [r7, #15]
 80044aa:	e01a      	b.n	80044e2 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f9b3 	bl	8004824 <USB_CoreReset>
 80044be:	4603      	mov	r3, r0
 80044c0:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80044c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d106      	bne.n	80044d6 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	639a      	str	r2, [r3, #56]	; 0x38
 80044d4:	e005      	b.n	80044e2 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80044e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d10b      	bne.n	8004500 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f043 0206 	orr.w	r2, r3, #6
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f043 0220 	orr.w	r2, r3, #32
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004500:	7bfb      	ldrb	r3, [r7, #15]
}
 8004502:	4618      	mov	r0, r3
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800450c:	b004      	add	sp, #16
 800450e:	4770      	bx	lr

08004510 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f043 0201 	orr.w	r2, r3, #1
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004532:	b480      	push	{r7}
 8004534:	b083      	sub	sp, #12
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f023 0201 	bic.w	r2, r3, #1
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	460b      	mov	r3, r1
 800455e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004560:	2300      	movs	r3, #0
 8004562:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004570:	78fb      	ldrb	r3, [r7, #3]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d115      	bne.n	80045a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004582:	2001      	movs	r0, #1
 8004584:	f7fc fc22 	bl	8000dcc <HAL_Delay>
      ms++;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	3301      	adds	r3, #1
 800458c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f939 	bl	8004806 <USB_GetMode>
 8004594:	4603      	mov	r3, r0
 8004596:	2b01      	cmp	r3, #1
 8004598:	d01e      	beq.n	80045d8 <USB_SetCurrentMode+0x84>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b31      	cmp	r3, #49	; 0x31
 800459e:	d9f0      	bls.n	8004582 <USB_SetCurrentMode+0x2e>
 80045a0:	e01a      	b.n	80045d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80045a2:	78fb      	ldrb	r3, [r7, #3]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d115      	bne.n	80045d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80045b4:	2001      	movs	r0, #1
 80045b6:	f7fc fc09 	bl	8000dcc <HAL_Delay>
      ms++;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	3301      	adds	r3, #1
 80045be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f920 	bl	8004806 <USB_GetMode>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d005      	beq.n	80045d8 <USB_SetCurrentMode+0x84>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2b31      	cmp	r3, #49	; 0x31
 80045d0:	d9f0      	bls.n	80045b4 <USB_SetCurrentMode+0x60>
 80045d2:	e001      	b.n	80045d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e005      	b.n	80045e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2b32      	cmp	r3, #50	; 0x32
 80045dc:	d101      	bne.n	80045e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e000      	b.n	80045e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	3301      	adds	r3, #1
 80045fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4a13      	ldr	r2, [pc, #76]	; (8004650 <USB_FlushTxFifo+0x64>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d901      	bls.n	800460c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e01b      	b.n	8004644 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	daf2      	bge.n	80045fa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	019b      	lsls	r3, r3, #6
 800461c:	f043 0220 	orr.w	r2, r3, #32
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	3301      	adds	r3, #1
 8004628:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4a08      	ldr	r2, [pc, #32]	; (8004650 <USB_FlushTxFifo+0x64>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e006      	b.n	8004644 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f003 0320 	and.w	r3, r3, #32
 800463e:	2b20      	cmp	r3, #32
 8004640:	d0f0      	beq.n	8004624 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3714      	adds	r7, #20
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	00030d40 	.word	0x00030d40

08004654 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	3301      	adds	r3, #1
 8004664:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	4a11      	ldr	r2, [pc, #68]	; (80046b0 <USB_FlushRxFifo+0x5c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d901      	bls.n	8004672 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e018      	b.n	80046a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	2b00      	cmp	r3, #0
 8004678:	daf2      	bge.n	8004660 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800467a:	2300      	movs	r3, #0
 800467c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2210      	movs	r2, #16
 8004682:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	3301      	adds	r3, #1
 8004688:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4a08      	ldr	r2, [pc, #32]	; (80046b0 <USB_FlushRxFifo+0x5c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d901      	bls.n	8004696 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e006      	b.n	80046a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	f003 0310 	and.w	r3, r3, #16
 800469e:	2b10      	cmp	r3, #16
 80046a0:	d0f0      	beq.n	8004684 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3714      	adds	r7, #20
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr
 80046b0:	00030d40 	.word	0x00030d40

080046b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b089      	sub	sp, #36	; 0x24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	4611      	mov	r1, r2
 80046c0:	461a      	mov	r2, r3
 80046c2:	460b      	mov	r3, r1
 80046c4:	71fb      	strb	r3, [r7, #7]
 80046c6:	4613      	mov	r3, r2
 80046c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80046d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d123      	bne.n	8004722 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80046da:	88bb      	ldrh	r3, [r7, #4]
 80046dc:	3303      	adds	r3, #3
 80046de:	089b      	lsrs	r3, r3, #2
 80046e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80046e2:	2300      	movs	r3, #0
 80046e4:	61bb      	str	r3, [r7, #24]
 80046e6:	e018      	b.n	800471a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80046e8:	79fb      	ldrb	r3, [r7, #7]
 80046ea:	031a      	lsls	r2, r3, #12
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	4413      	add	r3, r2
 80046f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046f4:	461a      	mov	r2, r3
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	3301      	adds	r3, #1
 8004700:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	3301      	adds	r3, #1
 8004706:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	3301      	adds	r3, #1
 800470c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	3301      	adds	r3, #1
 8004712:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	3301      	adds	r3, #1
 8004718:	61bb      	str	r3, [r7, #24]
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	429a      	cmp	r2, r3
 8004720:	d3e2      	bcc.n	80046e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3724      	adds	r7, #36	; 0x24
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004730:	b480      	push	{r7}
 8004732:	b08b      	sub	sp, #44	; 0x2c
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	4613      	mov	r3, r2
 800473c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004746:	88fb      	ldrh	r3, [r7, #6]
 8004748:	089b      	lsrs	r3, r3, #2
 800474a:	b29b      	uxth	r3, r3
 800474c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800474e:	88fb      	ldrh	r3, [r7, #6]
 8004750:	f003 0303 	and.w	r3, r3, #3
 8004754:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004756:	2300      	movs	r3, #0
 8004758:	623b      	str	r3, [r7, #32]
 800475a:	e014      	b.n	8004786 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004766:	601a      	str	r2, [r3, #0]
    pDest++;
 8004768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476a:	3301      	adds	r3, #1
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	3301      	adds	r3, #1
 8004772:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004776:	3301      	adds	r3, #1
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800477a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477c:	3301      	adds	r3, #1
 800477e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	3301      	adds	r3, #1
 8004784:	623b      	str	r3, [r7, #32]
 8004786:	6a3a      	ldr	r2, [r7, #32]
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	429a      	cmp	r2, r3
 800478c:	d3e6      	bcc.n	800475c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800478e:	8bfb      	ldrh	r3, [r7, #30]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d01e      	beq.n	80047d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800479e:	461a      	mov	r2, r3
 80047a0:	f107 0310 	add.w	r3, r7, #16
 80047a4:	6812      	ldr	r2, [r2, #0]
 80047a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	6a3b      	ldr	r3, [r7, #32]
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	fa22 f303 	lsr.w	r3, r2, r3
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	701a      	strb	r2, [r3, #0]
      i++;
 80047ba:	6a3b      	ldr	r3, [r7, #32]
 80047bc:	3301      	adds	r3, #1
 80047be:	623b      	str	r3, [r7, #32]
      pDest++;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	3301      	adds	r3, #1
 80047c4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80047c6:	8bfb      	ldrh	r3, [r7, #30]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80047cc:	8bfb      	ldrh	r3, [r7, #30]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1ea      	bne.n	80047a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	372c      	adds	r7, #44	; 0x2c
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	4013      	ands	r3, r2
 80047f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80047f8:	68fb      	ldr	r3, [r7, #12]
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	f003 0301 	and.w	r3, r3, #1
}
 8004816:	4618      	mov	r0, r3
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
	...

08004824 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	3301      	adds	r3, #1
 8004834:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	4a13      	ldr	r2, [pc, #76]	; (8004888 <USB_CoreReset+0x64>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d901      	bls.n	8004842 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e01b      	b.n	800487a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	2b00      	cmp	r3, #0
 8004848:	daf2      	bge.n	8004830 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800484a:	2300      	movs	r3, #0
 800484c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	f043 0201 	orr.w	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3301      	adds	r3, #1
 800485e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4a09      	ldr	r2, [pc, #36]	; (8004888 <USB_CoreReset+0x64>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d901      	bls.n	800486c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e006      	b.n	800487a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	2b01      	cmp	r3, #1
 8004876:	d0f0      	beq.n	800485a <USB_CoreReset+0x36>

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3714      	adds	r7, #20
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	00030d40 	.word	0x00030d40

0800488c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800488c:	b084      	sub	sp, #16
 800488e:	b580      	push	{r7, lr}
 8004890:	b086      	sub	sp, #24
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
 8004896:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800489a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800489e:	2300      	movs	r3, #0
 80048a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80048ac:	461a      	mov	r2, r3
 80048ae:	2300      	movs	r3, #0
 80048b0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ce:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d018      	beq.n	8004914 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80048e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d10a      	bne.n	80048fe <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048f6:	f043 0304 	orr.w	r3, r3, #4
 80048fa:	6013      	str	r3, [r2, #0]
 80048fc:	e014      	b.n	8004928 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800490c:	f023 0304 	bic.w	r3, r3, #4
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	e009      	b.n	8004928 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004922:	f023 0304 	bic.w	r3, r3, #4
 8004926:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004928:	2110      	movs	r1, #16
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7ff fe5e 	bl	80045ec <USB_FlushTxFifo>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff fe8a 	bl	8004654 <USB_FlushRxFifo>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d001      	beq.n	800494a <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800494a:	2300      	movs	r3, #0
 800494c:	613b      	str	r3, [r7, #16]
 800494e:	e015      	b.n	800497c <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	015a      	lsls	r2, r3, #5
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4413      	add	r3, r2
 8004958:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800495c:	461a      	mov	r2, r3
 800495e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004962:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	015a      	lsls	r2, r3, #5
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	4413      	add	r3, r2
 800496c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004970:	461a      	mov	r2, r3
 8004972:	2300      	movs	r3, #0
 8004974:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	3301      	adds	r3, #1
 800497a:	613b      	str	r3, [r7, #16]
 800497c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	429a      	cmp	r2, r3
 8004982:	d3e5      	bcc.n	8004950 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004990:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00b      	beq.n	80049b6 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049a4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a13      	ldr	r2, [pc, #76]	; (80049f8 <USB_HostInit+0x16c>)
 80049aa:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a13      	ldr	r2, [pc, #76]	; (80049fc <USB_HostInit+0x170>)
 80049b0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80049b4:	e009      	b.n	80049ca <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2280      	movs	r2, #128	; 0x80
 80049ba:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a10      	ldr	r2, [pc, #64]	; (8004a00 <USB_HostInit+0x174>)
 80049c0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a0f      	ldr	r2, [pc, #60]	; (8004a04 <USB_HostInit+0x178>)
 80049c6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80049ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d105      	bne.n	80049dc <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	f043 0210 	orr.w	r2, r3, #16
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	699a      	ldr	r2, [r3, #24]
 80049e0:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <USB_HostInit+0x17c>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80049e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3718      	adds	r7, #24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80049f4:	b004      	add	sp, #16
 80049f6:	4770      	bx	lr
 80049f8:	01000200 	.word	0x01000200
 80049fc:	00e00300 	.word	0x00e00300
 8004a00:	00600080 	.word	0x00600080
 8004a04:	004000e0 	.word	0x004000e0
 8004a08:	a3200008 	.word	0xa3200008

08004a0c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	460b      	mov	r3, r1
 8004a16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a2a:	f023 0303 	bic.w	r3, r3, #3
 8004a2e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	f003 0303 	and.w	r3, r3, #3
 8004a3e:	68f9      	ldr	r1, [r7, #12]
 8004a40:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004a44:	4313      	orrs	r3, r2
 8004a46:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004a48:	78fb      	ldrb	r3, [r7, #3]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d107      	bne.n	8004a5e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a54:	461a      	mov	r2, r3
 8004a56:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004a5a:	6053      	str	r3, [r2, #4]
 8004a5c:	e009      	b.n	8004a72 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004a5e:	78fb      	ldrb	r3, [r7, #3]
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d106      	bne.n	8004a72 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	f241 7370 	movw	r3, #6000	; 0x1770
 8004a70:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3714      	adds	r7, #20
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004aa0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aae:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004ab0:	2064      	movs	r0, #100	; 0x64
 8004ab2:	f7fc f98b 	bl	8000dcc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004abe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ac2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004ac4:	200a      	movs	r0, #10
 8004ac6:	f7fc f981 	bl	8000dcc <HAL_Delay>

  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b085      	sub	sp, #20
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	460b      	mov	r3, r1
 8004ade:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004af8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d109      	bne.n	8004b18 <USB_DriveVbus+0x44>
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d106      	bne.n	8004b18 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004b12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b16:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b22:	d109      	bne.n	8004b38 <USB_DriveVbus+0x64>
 8004b24:	78fb      	ldrb	r3, [r7, #3]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d106      	bne.n	8004b38 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004b32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b36:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b085      	sub	sp, #20
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004b52:	2300      	movs	r3, #0
 8004b54:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	0c5b      	lsrs	r3, r3, #17
 8004b64:	f003 0303 	and.w	r3, r3, #3
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	b29b      	uxth	r3, r3
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
	...

08004b98 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	4608      	mov	r0, r1
 8004ba2:	4611      	mov	r1, r2
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	70fb      	strb	r3, [r7, #3]
 8004baa:	460b      	mov	r3, r1
 8004bac:	70bb      	strb	r3, [r7, #2]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004bba:	78fb      	ldrb	r3, [r7, #3]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004bcc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004bce:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004bd2:	2b03      	cmp	r3, #3
 8004bd4:	d87e      	bhi.n	8004cd4 <USB_HC_Init+0x13c>
 8004bd6:	a201      	add	r2, pc, #4	; (adr r2, 8004bdc <USB_HC_Init+0x44>)
 8004bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bdc:	08004bed 	.word	0x08004bed
 8004be0:	08004c97 	.word	0x08004c97
 8004be4:	08004bed 	.word	0x08004bed
 8004be8:	08004c59 	.word	0x08004c59
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004bec:	78fb      	ldrb	r3, [r7, #3]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	f240 439d 	movw	r3, #1181	; 0x49d
 8004bfe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004c00:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	da10      	bge.n	8004c2a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004c08:	78fb      	ldrb	r3, [r7, #3]
 8004c0a:	015a      	lsls	r2, r3, #5
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	4413      	add	r3, r2
 8004c10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	78fa      	ldrb	r2, [r7, #3]
 8004c18:	0151      	lsls	r1, r2, #5
 8004c1a:	693a      	ldr	r2, [r7, #16]
 8004c1c:	440a      	add	r2, r1
 8004c1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c26:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004c28:	e057      	b.n	8004cda <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d051      	beq.n	8004cda <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004c36:	78fb      	ldrb	r3, [r7, #3]
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	0151      	lsls	r1, r2, #5
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	440a      	add	r2, r1
 8004c4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c50:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004c54:	60d3      	str	r3, [r2, #12]
      break;
 8004c56:	e040      	b.n	8004cda <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	015a      	lsls	r2, r3, #5
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c64:	461a      	mov	r2, r3
 8004c66:	f240 639d 	movw	r3, #1693	; 0x69d
 8004c6a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004c6c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	da34      	bge.n	8004cde <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004c74:	78fb      	ldrb	r3, [r7, #3]
 8004c76:	015a      	lsls	r2, r3, #5
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	78fa      	ldrb	r2, [r7, #3]
 8004c84:	0151      	lsls	r1, r2, #5
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	440a      	add	r2, r1
 8004c8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c92:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004c94:	e023      	b.n	8004cde <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004c96:	78fb      	ldrb	r3, [r7, #3]
 8004c98:	015a      	lsls	r2, r3, #5
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	f240 2325 	movw	r3, #549	; 0x225
 8004ca8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004caa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	da17      	bge.n	8004ce2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004cb2:	78fb      	ldrb	r3, [r7, #3]
 8004cb4:	015a      	lsls	r2, r3, #5
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	4413      	add	r3, r2
 8004cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	78fa      	ldrb	r2, [r7, #3]
 8004cc2:	0151      	lsls	r1, r2, #5
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	440a      	add	r2, r1
 8004cc8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ccc:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004cd0:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004cd2:	e006      	b.n	8004ce2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	77fb      	strb	r3, [r7, #31]
      break;
 8004cd8:	e004      	b.n	8004ce4 <USB_HC_Init+0x14c>
      break;
 8004cda:	bf00      	nop
 8004cdc:	e002      	b.n	8004ce4 <USB_HC_Init+0x14c>
      break;
 8004cde:	bf00      	nop
 8004ce0:	e000      	b.n	8004ce4 <USB_HC_Init+0x14c>
      break;
 8004ce2:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8004ce4:	78fb      	ldrb	r3, [r7, #3]
 8004ce6:	015a      	lsls	r2, r3, #5
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	4413      	add	r3, r2
 8004cec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	78fa      	ldrb	r2, [r7, #3]
 8004cf4:	0151      	lsls	r1, r2, #5
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	440a      	add	r2, r1
 8004cfa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004cfe:	f043 0302 	orr.w	r3, r3, #2
 8004d02:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d0a:	699a      	ldr	r2, [r3, #24]
 8004d0c:	78fb      	ldrb	r3, [r7, #3]
 8004d0e:	f003 030f 	and.w	r3, r3, #15
 8004d12:	2101      	movs	r1, #1
 8004d14:	fa01 f303 	lsl.w	r3, r1, r3
 8004d18:	6939      	ldr	r1, [r7, #16]
 8004d1a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004d2e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	da03      	bge.n	8004d3e <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004d36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d3a:	61bb      	str	r3, [r7, #24]
 8004d3c:	e001      	b.n	8004d42 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7ff feff 	bl	8004b46 <USB_GetHostSpeed>
 8004d48:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004d4a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d106      	bne.n	8004d60 <USB_HC_Init+0x1c8>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d003      	beq.n	8004d60 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004d58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d5c:	617b      	str	r3, [r7, #20]
 8004d5e:	e001      	b.n	8004d64 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004d60:	2300      	movs	r3, #0
 8004d62:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d64:	787b      	ldrb	r3, [r7, #1]
 8004d66:	059b      	lsls	r3, r3, #22
 8004d68:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004d6c:	78bb      	ldrb	r3, [r7, #2]
 8004d6e:	02db      	lsls	r3, r3, #11
 8004d70:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d74:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004d76:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004d7a:	049b      	lsls	r3, r3, #18
 8004d7c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004d80:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004d82:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004d84:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004d88:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d8e:	78fb      	ldrb	r3, [r7, #3]
 8004d90:	0159      	lsls	r1, r3, #5
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	440b      	add	r3, r1
 8004d96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d9a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004da0:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8004da2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004da6:	2b03      	cmp	r3, #3
 8004da8:	d003      	beq.n	8004db2 <USB_HC_Init+0x21a>
 8004daa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d10f      	bne.n	8004dd2 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004db2:	78fb      	ldrb	r3, [r7, #3]
 8004db4:	015a      	lsls	r2, r3, #5
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	4413      	add	r3, r2
 8004dba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	78fa      	ldrb	r2, [r7, #3]
 8004dc2:	0151      	lsls	r1, r2, #5
 8004dc4:	693a      	ldr	r2, [r7, #16]
 8004dc6:	440a      	add	r2, r1
 8004dc8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004dcc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004dd0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004dd2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3720      	adds	r7, #32
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b08c      	sub	sp, #48	; 0x30
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	4613      	mov	r3, r2
 8004de8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	785b      	ldrb	r3, [r3, #1]
 8004df2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004df4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004df8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d02d      	beq.n	8004e62 <USB_HC_StartXfer+0x86>
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	791b      	ldrb	r3, [r3, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d129      	bne.n	8004e62 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004e0e:	79fb      	ldrb	r3, [r7, #7]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d117      	bne.n	8004e44 <USB_HC_StartXfer+0x68>
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	79db      	ldrb	r3, [r3, #7]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <USB_HC_StartXfer+0x48>
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	79db      	ldrb	r3, [r3, #7]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d10f      	bne.n	8004e44 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	015a      	lsls	r2, r3, #5
 8004e28:	6a3b      	ldr	r3, [r7, #32]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	69fa      	ldr	r2, [r7, #28]
 8004e34:	0151      	lsls	r1, r2, #5
 8004e36:	6a3a      	ldr	r2, [r7, #32]
 8004e38:	440a      	add	r2, r1
 8004e3a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e42:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8004e44:	79fb      	ldrb	r3, [r7, #7]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10b      	bne.n	8004e62 <USB_HC_StartXfer+0x86>
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	795b      	ldrb	r3, [r3, #5]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d107      	bne.n	8004e62 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	785b      	ldrb	r3, [r3, #1]
 8004e56:	4619      	mov	r1, r3
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 fa0f 	bl	800527c <USB_DoPing>
      return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	e0f8      	b.n	8005054 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d018      	beq.n	8004e9c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	68ba      	ldr	r2, [r7, #8]
 8004e70:	8912      	ldrh	r2, [r2, #8]
 8004e72:	4413      	add	r3, r2
 8004e74:	3b01      	subs	r3, #1
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	8912      	ldrh	r2, [r2, #8]
 8004e7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e7e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004e80:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004e82:	8b7b      	ldrh	r3, [r7, #26]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d90b      	bls.n	8004ea0 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8004e88:	8b7b      	ldrh	r3, [r7, #26]
 8004e8a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004e8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	8912      	ldrh	r2, [r2, #8]
 8004e92:	fb03 f202 	mul.w	r2, r3, r2
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	611a      	str	r2, [r3, #16]
 8004e9a:	e001      	b.n	8004ea0 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	78db      	ldrb	r3, [r3, #3]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d007      	beq.n	8004eb8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004ea8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	8912      	ldrh	r2, [r2, #8]
 8004eae:	fb03 f202 	mul.w	r2, r3, r2
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	611a      	str	r2, [r3, #16]
 8004eb6:	e003      	b.n	8004ec0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	695a      	ldr	r2, [r3, #20]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004ec8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004eca:	04d9      	lsls	r1, r3, #19
 8004ecc:	4b63      	ldr	r3, [pc, #396]	; (800505c <USB_HC_StartXfer+0x280>)
 8004ece:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004ed0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	7a9b      	ldrb	r3, [r3, #10]
 8004ed6:	075b      	lsls	r3, r3, #29
 8004ed8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004edc:	69f9      	ldr	r1, [r7, #28]
 8004ede:	0148      	lsls	r0, r1, #5
 8004ee0:	6a39      	ldr	r1, [r7, #32]
 8004ee2:	4401      	add	r1, r0
 8004ee4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004ee8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004eea:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004eec:	79fb      	ldrb	r3, [r7, #7]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d009      	beq.n	8004f06 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	68d9      	ldr	r1, [r3, #12]
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	015a      	lsls	r2, r3, #5
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	4413      	add	r3, r2
 8004efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f02:	460a      	mov	r2, r1
 8004f04:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004f06:	6a3b      	ldr	r3, [r7, #32]
 8004f08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	bf0c      	ite	eq
 8004f16:	2301      	moveq	r3, #1
 8004f18:	2300      	movne	r3, #0
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	015a      	lsls	r2, r3, #5
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	4413      	add	r3, r2
 8004f26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	69fa      	ldr	r2, [r7, #28]
 8004f2e:	0151      	lsls	r1, r2, #5
 8004f30:	6a3a      	ldr	r2, [r7, #32]
 8004f32:	440a      	add	r2, r1
 8004f34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f38:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004f3c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	015a      	lsls	r2, r3, #5
 8004f42:	6a3b      	ldr	r3, [r7, #32]
 8004f44:	4413      	add	r3, r2
 8004f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	7e7b      	ldrb	r3, [r7, #25]
 8004f4e:	075b      	lsls	r3, r3, #29
 8004f50:	69f9      	ldr	r1, [r7, #28]
 8004f52:	0148      	lsls	r0, r1, #5
 8004f54:	6a39      	ldr	r1, [r7, #32]
 8004f56:	4401      	add	r1, r0
 8004f58:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f76:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	78db      	ldrb	r3, [r3, #3]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d004      	beq.n	8004f8a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f86:	613b      	str	r3, [r7, #16]
 8004f88:	e003      	b.n	8004f92 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f90:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f98:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	015a      	lsls	r2, r3, #5
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	4413      	add	r3, r2
 8004fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8004fac:	79fb      	ldrb	r3, [r7, #7]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	e04e      	b.n	8005054 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	78db      	ldrb	r3, [r3, #3]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d149      	bne.n	8005052 <USB_HC_StartXfer+0x276>
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d045      	beq.n	8005052 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	79db      	ldrb	r3, [r3, #7]
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d830      	bhi.n	8005030 <USB_HC_StartXfer+0x254>
 8004fce:	a201      	add	r2, pc, #4	; (adr r2, 8004fd4 <USB_HC_StartXfer+0x1f8>)
 8004fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd4:	08004fe5 	.word	0x08004fe5
 8004fd8:	08005009 	.word	0x08005009
 8004fdc:	08004fe5 	.word	0x08004fe5
 8004fe0:	08005009 	.word	0x08005009
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	3303      	adds	r3, #3
 8004fea:	089b      	lsrs	r3, r3, #2
 8004fec:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004fee:	8afa      	ldrh	r2, [r7, #22]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d91c      	bls.n	8005034 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	f043 0220 	orr.w	r2, r3, #32
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	619a      	str	r2, [r3, #24]
        }
        break;
 8005006:	e015      	b.n	8005034 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	695b      	ldr	r3, [r3, #20]
 800500c:	3303      	adds	r3, #3
 800500e:	089b      	lsrs	r3, r3, #2
 8005010:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005012:	8afa      	ldrh	r2, [r7, #22]
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	b29b      	uxth	r3, r3
 800501e:	429a      	cmp	r2, r3
 8005020:	d90a      	bls.n	8005038 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	619a      	str	r2, [r3, #24]
        }
        break;
 800502e:	e003      	b.n	8005038 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005030:	bf00      	nop
 8005032:	e002      	b.n	800503a <USB_HC_StartXfer+0x25e>
        break;
 8005034:	bf00      	nop
 8005036:	e000      	b.n	800503a <USB_HC_StartXfer+0x25e>
        break;
 8005038:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	68d9      	ldr	r1, [r3, #12]
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	785a      	ldrb	r2, [r3, #1]
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	b29b      	uxth	r3, r3
 8005048:	2000      	movs	r0, #0
 800504a:	9000      	str	r0, [sp, #0]
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	f7ff fb31 	bl	80046b4 <USB_WritePacket>
  }

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3728      	adds	r7, #40	; 0x28
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	1ff80000 	.word	0x1ff80000

08005060 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	b29b      	uxth	r3, r3
}
 8005076:	4618      	mov	r0, r3
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005082:	b480      	push	{r7}
 8005084:	b089      	sub	sp, #36	; 0x24
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
 800508a:	460b      	mov	r3, r1
 800508c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005092:	78fb      	ldrb	r3, [r7, #3]
 8005094:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005096:	2300      	movs	r3, #0
 8005098:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	015a      	lsls	r2, r3, #5
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	4413      	add	r3, r2
 80050a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	0c9b      	lsrs	r3, r3, #18
 80050aa:	f003 0303 	and.w	r3, r3, #3
 80050ae:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	015a      	lsls	r2, r3, #5
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	4413      	add	r3, r2
 80050b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	0fdb      	lsrs	r3, r3, #31
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f003 0320 	and.w	r3, r3, #32
 80050ce:	2b20      	cmp	r3, #32
 80050d0:	d104      	bne.n	80050dc <USB_HC_Halt+0x5a>
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d101      	bne.n	80050dc <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80050d8:	2300      	movs	r3, #0
 80050da:	e0c8      	b.n	800526e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d002      	beq.n	80050e8 <USB_HC_Halt+0x66>
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d163      	bne.n	80051b0 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	015a      	lsls	r2, r3, #5
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	4413      	add	r3, r2
 80050f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	0151      	lsls	r1, r2, #5
 80050fa:	69fa      	ldr	r2, [r7, #28]
 80050fc:	440a      	add	r2, r1
 80050fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005102:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005106:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b00      	cmp	r3, #0
 8005112:	f040 80ab 	bne.w	800526c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800511a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d133      	bne.n	800518a <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	015a      	lsls	r2, r3, #5
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	4413      	add	r3, r2
 800512a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	0151      	lsls	r1, r2, #5
 8005134:	69fa      	ldr	r2, [r7, #28]
 8005136:	440a      	add	r2, r1
 8005138:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800513c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005140:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	015a      	lsls	r2, r3, #5
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	4413      	add	r3, r2
 800514a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	69ba      	ldr	r2, [r7, #24]
 8005152:	0151      	lsls	r1, r2, #5
 8005154:	69fa      	ldr	r2, [r7, #28]
 8005156:	440a      	add	r2, r1
 8005158:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800515c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005160:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	3301      	adds	r3, #1
 8005166:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800516e:	d81d      	bhi.n	80051ac <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	4413      	add	r3, r2
 8005178:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005182:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005186:	d0ec      	beq.n	8005162 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005188:	e070      	b.n	800526c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	015a      	lsls	r2, r3, #5
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	4413      	add	r3, r2
 8005192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	69ba      	ldr	r2, [r7, #24]
 800519a:	0151      	lsls	r1, r2, #5
 800519c:	69fa      	ldr	r2, [r7, #28]
 800519e:	440a      	add	r2, r1
 80051a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80051a8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80051aa:	e05f      	b.n	800526c <USB_HC_Halt+0x1ea>
            break;
 80051ac:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80051ae:	e05d      	b.n	800526c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	0151      	lsls	r1, r2, #5
 80051c2:	69fa      	ldr	r2, [r7, #28]
 80051c4:	440a      	add	r2, r1
 80051c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051ce:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d133      	bne.n	8005248 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	015a      	lsls	r2, r3, #5
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69ba      	ldr	r2, [r7, #24]
 80051f0:	0151      	lsls	r1, r2, #5
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	440a      	add	r2, r1
 80051f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051fe:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	015a      	lsls	r2, r3, #5
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	4413      	add	r3, r2
 8005208:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	0151      	lsls	r1, r2, #5
 8005212:	69fa      	ldr	r2, [r7, #28]
 8005214:	440a      	add	r2, r1
 8005216:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800521a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800521e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	3301      	adds	r3, #1
 8005224:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800522c:	d81d      	bhi.n	800526a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	015a      	lsls	r2, r3, #5
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	4413      	add	r3, r2
 8005236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005240:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005244:	d0ec      	beq.n	8005220 <USB_HC_Halt+0x19e>
 8005246:	e011      	b.n	800526c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	015a      	lsls	r2, r3, #5
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	4413      	add	r3, r2
 8005250:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	0151      	lsls	r1, r2, #5
 800525a:	69fa      	ldr	r2, [r7, #28]
 800525c:	440a      	add	r2, r1
 800525e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005262:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	e000      	b.n	800526c <USB_HC_Halt+0x1ea>
          break;
 800526a:	bf00      	nop
    }
  }

  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3724      	adds	r7, #36	; 0x24
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
	...

0800527c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	460b      	mov	r3, r1
 8005286:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800528c:	78fb      	ldrb	r3, [r7, #3]
 800528e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005290:	2301      	movs	r3, #1
 8005292:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	04da      	lsls	r2, r3, #19
 8005298:	4b15      	ldr	r3, [pc, #84]	; (80052f0 <USB_DoPing+0x74>)
 800529a:	4013      	ands	r3, r2
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	0151      	lsls	r1, r2, #5
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	440a      	add	r2, r1
 80052a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052ac:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052c4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052cc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052da:	461a      	mov	r2, r3
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	371c      	adds	r7, #28
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	1ff80000 	.word	0x1ff80000

080052f4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80052fc:	2300      	movs	r3, #0
 80052fe:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005304:	2300      	movs	r3, #0
 8005306:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7ff f912 	bl	8004532 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800530e:	2110      	movs	r1, #16
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff f96b 	bl	80045ec <USB_FlushTxFifo>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f7ff f997 	bl	8004654 <USB_FlushRxFifo>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005330:	2300      	movs	r3, #0
 8005332:	61bb      	str	r3, [r7, #24]
 8005334:	e01f      	b.n	8005376 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	015a      	lsls	r2, r3, #5
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	4413      	add	r3, r2
 800533e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800534c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005354:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800535c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	015a      	lsls	r2, r3, #5
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	4413      	add	r3, r2
 8005366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800536a:	461a      	mov	r2, r3
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	3301      	adds	r3, #1
 8005374:	61bb      	str	r3, [r7, #24]
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	2b0f      	cmp	r3, #15
 800537a:	d9dc      	bls.n	8005336 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800537c:	2300      	movs	r3, #0
 800537e:	61bb      	str	r3, [r7, #24]
 8005380:	e034      	b.n	80053ec <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	015a      	lsls	r2, r3, #5
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	4413      	add	r3, r2
 800538a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005398:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053a0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80053a8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	015a      	lsls	r2, r3, #5
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	4413      	add	r3, r2
 80053b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053b6:	461a      	mov	r2, r3
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	3301      	adds	r3, #1
 80053c0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053c8:	d80c      	bhi.n	80053e4 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	015a      	lsls	r2, r3, #5
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	4413      	add	r3, r2
 80053d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80053dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80053e0:	d0ec      	beq.n	80053bc <USB_StopHost+0xc8>
 80053e2:	e000      	b.n	80053e6 <USB_StopHost+0xf2>
        break;
 80053e4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	3301      	adds	r3, #1
 80053ea:	61bb      	str	r3, [r7, #24]
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	2b0f      	cmp	r3, #15
 80053f0:	d9c7      	bls.n	8005382 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053f8:	461a      	mov	r2, r3
 80053fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053fe:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005406:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7ff f881 	bl	8004510 <USB_EnableGlobalInt>

  return ret;
 800540e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005410:	4618      	mov	r0, r3
 8005412:	3720      	adds	r7, #32
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005418:	b590      	push	{r4, r7, lr}
 800541a:	b089      	sub	sp, #36	; 0x24
 800541c:	af04      	add	r7, sp, #16
 800541e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005420:	2301      	movs	r3, #1
 8005422:	2202      	movs	r2, #2
 8005424:	2102      	movs	r1, #2
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 fc66 	bl	8005cf8 <USBH_FindInterface>
 800542c:	4603      	mov	r3, r0
 800542e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005430:	7bfb      	ldrb	r3, [r7, #15]
 8005432:	2bff      	cmp	r3, #255	; 0xff
 8005434:	d002      	beq.n	800543c <USBH_CDC_InterfaceInit+0x24>
 8005436:	7bfb      	ldrb	r3, [r7, #15]
 8005438:	2b01      	cmp	r3, #1
 800543a:	d901      	bls.n	8005440 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800543c:	2302      	movs	r3, #2
 800543e:	e13d      	b.n	80056bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005440:	7bfb      	ldrb	r3, [r7, #15]
 8005442:	4619      	mov	r1, r3
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f000 fc3b 	bl	8005cc0 <USBH_SelectInterface>
 800544a:	4603      	mov	r3, r0
 800544c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800544e:	7bbb      	ldrb	r3, [r7, #14]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005454:	2302      	movs	r3, #2
 8005456:	e131      	b.n	80056bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800545e:	2050      	movs	r0, #80	; 0x50
 8005460:	f002 fafa 	bl	8007a58 <malloc>
 8005464:	4603      	mov	r3, r0
 8005466:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005478:	2302      	movs	r3, #2
 800547a:	e11f      	b.n	80056bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800547c:	2250      	movs	r2, #80	; 0x50
 800547e:	2100      	movs	r1, #0
 8005480:	68b8      	ldr	r0, [r7, #8]
 8005482:	f002 faf9 	bl	8007a78 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005486:	7bfb      	ldrb	r3, [r7, #15]
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	211a      	movs	r1, #26
 800548c:	fb01 f303 	mul.w	r3, r1, r3
 8005490:	4413      	add	r3, r2
 8005492:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	b25b      	sxtb	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	da15      	bge.n	80054ca <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800549e:	7bfb      	ldrb	r3, [r7, #15]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	211a      	movs	r1, #26
 80054a4:	fb01 f303 	mul.w	r3, r1, r3
 80054a8:	4413      	add	r3, r2
 80054aa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80054ae:	781a      	ldrb	r2, [r3, #0]
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	211a      	movs	r1, #26
 80054ba:	fb01 f303 	mul.w	r3, r1, r3
 80054be:	4413      	add	r3, r2
 80054c0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80054c4:	881a      	ldrh	r2, [r3, #0]
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	785b      	ldrb	r3, [r3, #1]
 80054ce:	4619      	mov	r1, r3
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f001 ff2c 	bl	800732e <USBH_AllocPipe>
 80054d6:	4603      	mov	r3, r0
 80054d8:	461a      	mov	r2, r3
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	7819      	ldrb	r1, [r3, #0]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	7858      	ldrb	r0, [r3, #1]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80054f2:	68ba      	ldr	r2, [r7, #8]
 80054f4:	8952      	ldrh	r2, [r2, #10]
 80054f6:	9202      	str	r2, [sp, #8]
 80054f8:	2203      	movs	r2, #3
 80054fa:	9201      	str	r2, [sp, #4]
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	4623      	mov	r3, r4
 8005500:	4602      	mov	r2, r0
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f001 fee4 	bl	80072d0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2200      	movs	r2, #0
 800550e:	4619      	mov	r1, r3
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f002 f9f3 	bl	80078fc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005516:	2300      	movs	r3, #0
 8005518:	2200      	movs	r2, #0
 800551a:	210a      	movs	r1, #10
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 fbeb 	bl	8005cf8 <USBH_FindInterface>
 8005522:	4603      	mov	r3, r0
 8005524:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005526:	7bfb      	ldrb	r3, [r7, #15]
 8005528:	2bff      	cmp	r3, #255	; 0xff
 800552a:	d002      	beq.n	8005532 <USBH_CDC_InterfaceInit+0x11a>
 800552c:	7bfb      	ldrb	r3, [r7, #15]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d901      	bls.n	8005536 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005532:	2302      	movs	r3, #2
 8005534:	e0c2      	b.n	80056bc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005536:	7bfb      	ldrb	r3, [r7, #15]
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	211a      	movs	r1, #26
 800553c:	fb01 f303 	mul.w	r3, r1, r3
 8005540:	4413      	add	r3, r2
 8005542:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	b25b      	sxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	da16      	bge.n	800557c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800554e:	7bfb      	ldrb	r3, [r7, #15]
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	211a      	movs	r1, #26
 8005554:	fb01 f303 	mul.w	r3, r1, r3
 8005558:	4413      	add	r3, r2
 800555a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800555e:	781a      	ldrb	r2, [r3, #0]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	211a      	movs	r1, #26
 800556a:	fb01 f303 	mul.w	r3, r1, r3
 800556e:	4413      	add	r3, r2
 8005570:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005574:	881a      	ldrh	r2, [r3, #0]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	835a      	strh	r2, [r3, #26]
 800557a:	e015      	b.n	80055a8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800557c:	7bfb      	ldrb	r3, [r7, #15]
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	211a      	movs	r1, #26
 8005582:	fb01 f303 	mul.w	r3, r1, r3
 8005586:	4413      	add	r3, r2
 8005588:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800558c:	781a      	ldrb	r2, [r3, #0]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005592:	7bfb      	ldrb	r3, [r7, #15]
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	211a      	movs	r1, #26
 8005598:	fb01 f303 	mul.w	r3, r1, r3
 800559c:	4413      	add	r3, r2
 800559e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80055a2:	881a      	ldrh	r2, [r3, #0]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80055a8:	7bfb      	ldrb	r3, [r7, #15]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	211a      	movs	r1, #26
 80055ae:	fb01 f303 	mul.w	r3, r1, r3
 80055b2:	4413      	add	r3, r2
 80055b4:	f203 3356 	addw	r3, r3, #854	; 0x356
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	b25b      	sxtb	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	da16      	bge.n	80055ee <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	211a      	movs	r1, #26
 80055c6:	fb01 f303 	mul.w	r3, r1, r3
 80055ca:	4413      	add	r3, r2
 80055cc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80055d0:	781a      	ldrb	r2, [r3, #0]
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80055d6:	7bfb      	ldrb	r3, [r7, #15]
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	211a      	movs	r1, #26
 80055dc:	fb01 f303 	mul.w	r3, r1, r3
 80055e0:	4413      	add	r3, r2
 80055e2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80055e6:	881a      	ldrh	r2, [r3, #0]
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	835a      	strh	r2, [r3, #26]
 80055ec:	e015      	b.n	800561a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80055ee:	7bfb      	ldrb	r3, [r7, #15]
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	211a      	movs	r1, #26
 80055f4:	fb01 f303 	mul.w	r3, r1, r3
 80055f8:	4413      	add	r3, r2
 80055fa:	f203 3356 	addw	r3, r3, #854	; 0x356
 80055fe:	781a      	ldrb	r2, [r3, #0]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	211a      	movs	r1, #26
 800560a:	fb01 f303 	mul.w	r3, r1, r3
 800560e:	4413      	add	r3, r2
 8005610:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005614:	881a      	ldrh	r2, [r3, #0]
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	7b9b      	ldrb	r3, [r3, #14]
 800561e:	4619      	mov	r1, r3
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f001 fe84 	bl	800732e <USBH_AllocPipe>
 8005626:	4603      	mov	r3, r0
 8005628:	461a      	mov	r2, r3
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	7bdb      	ldrb	r3, [r3, #15]
 8005632:	4619      	mov	r1, r3
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f001 fe7a 	bl	800732e <USBH_AllocPipe>
 800563a:	4603      	mov	r3, r0
 800563c:	461a      	mov	r2, r3
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	7b59      	ldrb	r1, [r3, #13]
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	7b98      	ldrb	r0, [r3, #14]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	8b12      	ldrh	r2, [r2, #24]
 800565a:	9202      	str	r2, [sp, #8]
 800565c:	2202      	movs	r2, #2
 800565e:	9201      	str	r2, [sp, #4]
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	4623      	mov	r3, r4
 8005664:	4602      	mov	r2, r0
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f001 fe32 	bl	80072d0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	7b19      	ldrb	r1, [r3, #12]
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	7bd8      	ldrb	r0, [r3, #15]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	8b52      	ldrh	r2, [r2, #26]
 8005684:	9202      	str	r2, [sp, #8]
 8005686:	2202      	movs	r2, #2
 8005688:	9201      	str	r2, [sp, #4]
 800568a:	9300      	str	r3, [sp, #0]
 800568c:	4623      	mov	r3, r4
 800568e:	4602      	mov	r2, r0
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f001 fe1d 	bl	80072d0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	7b5b      	ldrb	r3, [r3, #13]
 80056a2:	2200      	movs	r2, #0
 80056a4:	4619      	mov	r1, r3
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f002 f928 	bl	80078fc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	7b1b      	ldrb	r3, [r3, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	4619      	mov	r1, r3
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f002 f921 	bl	80078fc <USBH_LL_SetToggle>

  return USBH_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd90      	pop	{r4, r7, pc}

080056c4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80056d2:	69db      	ldr	r3, [r3, #28]
 80056d4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00e      	beq.n	80056fc <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	4619      	mov	r1, r3
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f001 fe12 	bl	800730e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	4619      	mov	r1, r3
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f001 fe3d 	bl	8007370 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	7b1b      	ldrb	r3, [r3, #12]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00e      	beq.n	8005722 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	7b1b      	ldrb	r3, [r3, #12]
 8005708:	4619      	mov	r1, r3
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f001 fdff 	bl	800730e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	7b1b      	ldrb	r3, [r3, #12]
 8005714:	4619      	mov	r1, r3
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f001 fe2a 	bl	8007370 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	7b5b      	ldrb	r3, [r3, #13]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00e      	beq.n	8005748 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	7b5b      	ldrb	r3, [r3, #13]
 800572e:	4619      	mov	r1, r3
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f001 fdec 	bl	800730e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	7b5b      	ldrb	r3, [r3, #13]
 800573a:	4619      	mov	r1, r3
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f001 fe17 	bl	8007370 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00b      	beq.n	800576c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800575a:	69db      	ldr	r3, [r3, #28]
 800575c:	4618      	mov	r0, r3
 800575e:	f002 f983 	bl	8007a68 <free>
    phost->pActiveClass->pData = 0U;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005768:	2200      	movs	r2, #0
 800576a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b084      	sub	sp, #16
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	3340      	adds	r3, #64	; 0x40
 800578c:	4619      	mov	r1, r3
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 f8b1 	bl	80058f6 <GetLineCoding>
 8005794:	4603      	mov	r3, r0
 8005796:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005798:	7afb      	ldrb	r3, [r7, #11]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d105      	bne.n	80057aa <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80057a4:	2102      	movs	r1, #2
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80057aa:	7afb      	ldrb	r3, [r7, #11]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80057bc:	2301      	movs	r3, #1
 80057be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80057c0:	2300      	movs	r3, #0
 80057c2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80057d4:	2b04      	cmp	r3, #4
 80057d6:	d877      	bhi.n	80058c8 <USBH_CDC_Process+0x114>
 80057d8:	a201      	add	r2, pc, #4	; (adr r2, 80057e0 <USBH_CDC_Process+0x2c>)
 80057da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057de:	bf00      	nop
 80057e0:	080057f5 	.word	0x080057f5
 80057e4:	080057fb 	.word	0x080057fb
 80057e8:	0800582b 	.word	0x0800582b
 80057ec:	0800589f 	.word	0x0800589f
 80057f0:	080058ad 	.word	0x080058ad
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80057f4:	2300      	movs	r3, #0
 80057f6:	73fb      	strb	r3, [r7, #15]
      break;
 80057f8:	e06d      	b.n	80058d6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057fe:	4619      	mov	r1, r3
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f897 	bl	8005934 <SetLineCoding>
 8005806:	4603      	mov	r3, r0
 8005808:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800580a:	7bbb      	ldrb	r3, [r7, #14]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d104      	bne.n	800581a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005818:	e058      	b.n	80058cc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800581a:	7bbb      	ldrb	r3, [r7, #14]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d055      	beq.n	80058cc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2204      	movs	r2, #4
 8005824:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005828:	e050      	b.n	80058cc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	3340      	adds	r3, #64	; 0x40
 800582e:	4619      	mov	r1, r3
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 f860 	bl	80058f6 <GetLineCoding>
 8005836:	4603      	mov	r3, r0
 8005838:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800583a:	7bbb      	ldrb	r3, [r7, #14]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d126      	bne.n	800588e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005852:	791b      	ldrb	r3, [r3, #4]
 8005854:	429a      	cmp	r2, r3
 8005856:	d13b      	bne.n	80058d0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005862:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005864:	429a      	cmp	r2, r3
 8005866:	d133      	bne.n	80058d0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005872:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005874:	429a      	cmp	r2, r3
 8005876:	d12b      	bne.n	80058d0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005880:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005882:	429a      	cmp	r2, r3
 8005884:	d124      	bne.n	80058d0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f958 	bl	8005b3c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800588c:	e020      	b.n	80058d0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800588e:	7bbb      	ldrb	r3, [r7, #14]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d01d      	beq.n	80058d0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2204      	movs	r2, #4
 8005898:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800589c:	e018      	b.n	80058d0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f867 	bl	8005972 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f8da 	bl	8005a5e <CDC_ProcessReception>
      break;
 80058aa:	e014      	b.n	80058d6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80058ac:	2100      	movs	r1, #0
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 ffef 	bl	8006892 <USBH_ClrFeature>
 80058b4:	4603      	mov	r3, r0
 80058b6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80058b8:	7bbb      	ldrb	r3, [r7, #14]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10a      	bne.n	80058d4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80058c6:	e005      	b.n	80058d4 <USBH_CDC_Process+0x120>

    default:
      break;
 80058c8:	bf00      	nop
 80058ca:	e004      	b.n	80058d6 <USBH_CDC_Process+0x122>
      break;
 80058cc:	bf00      	nop
 80058ce:	e002      	b.n	80058d6 <USBH_CDC_Process+0x122>
      break;
 80058d0:	bf00      	nop
 80058d2:	e000      	b.n	80058d6 <USBH_CDC_Process+0x122>
      break;
 80058d4:	bf00      	nop

  }

  return status;
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3710      	adds	r7, #16
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b082      	sub	sp, #8
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	22a1      	movs	r2, #161	; 0xa1
 8005904:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2221      	movs	r2, #33	; 0x21
 800590a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2207      	movs	r2, #7
 800591c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	2207      	movs	r2, #7
 8005922:	4619      	mov	r1, r3
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f001 fa81 	bl	8006e2c <USBH_CtlReq>
 800592a:	4603      	mov	r3, r0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3708      	adds	r7, #8
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2221      	movs	r2, #33	; 0x21
 8005942:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2220      	movs	r2, #32
 8005948:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2207      	movs	r2, #7
 800595a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	2207      	movs	r2, #7
 8005960:	4619      	mov	r1, r3
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f001 fa62 	bl	8006e2c <USBH_CtlReq>
 8005968:	4603      	mov	r3, r0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3708      	adds	r7, #8
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b086      	sub	sp, #24
 8005976:	af02      	add	r7, sp, #8
 8005978:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005984:	2300      	movs	r3, #0
 8005986:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800598e:	2b01      	cmp	r3, #1
 8005990:	d002      	beq.n	8005998 <CDC_ProcessTransmission+0x26>
 8005992:	2b02      	cmp	r3, #2
 8005994:	d023      	beq.n	80059de <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005996:	e05e      	b.n	8005a56 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	8b12      	ldrh	r2, [r2, #24]
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d90b      	bls.n	80059bc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	69d9      	ldr	r1, [r3, #28]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	8b1a      	ldrh	r2, [r3, #24]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	7b5b      	ldrb	r3, [r3, #13]
 80059b0:	2001      	movs	r0, #1
 80059b2:	9000      	str	r0, [sp, #0]
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f001 fc48 	bl	800724a <USBH_BulkSendData>
 80059ba:	e00b      	b.n	80059d4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	7b5b      	ldrb	r3, [r3, #13]
 80059ca:	2001      	movs	r0, #1
 80059cc:	9000      	str	r0, [sp, #0]
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f001 fc3b 	bl	800724a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2202      	movs	r2, #2
 80059d8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80059dc:	e03b      	b.n	8005a56 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	7b5b      	ldrb	r3, [r3, #13]
 80059e2:	4619      	mov	r1, r3
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f001 ff5f 	bl	80078a8 <USBH_LL_GetURBState>
 80059ea:	4603      	mov	r3, r0
 80059ec:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80059ee:	7afb      	ldrb	r3, [r7, #11]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d128      	bne.n	8005a46 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	8b12      	ldrh	r2, [r2, #24]
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d90e      	bls.n	8005a1e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	8b12      	ldrh	r2, [r2, #24]
 8005a08:	1a9a      	subs	r2, r3, r2
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	69db      	ldr	r3, [r3, #28]
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	8b12      	ldrh	r2, [r2, #24]
 8005a16:	441a      	add	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	61da      	str	r2, [r3, #28]
 8005a1c:	e002      	b.n	8005a24 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d004      	beq.n	8005a36 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005a34:	e00e      	b.n	8005a54 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f868 	bl	8005b14 <USBH_CDC_TransmitCallback>
      break;
 8005a44:	e006      	b.n	8005a54 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005a46:	7afb      	ldrb	r3, [r7, #11]
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d103      	bne.n	8005a54 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005a54:	bf00      	nop
  }
}
 8005a56:	bf00      	nop
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b086      	sub	sp, #24
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a6c:	69db      	ldr	r3, [r3, #28]
 8005a6e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005a70:	2300      	movs	r3, #0
 8005a72:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005a7a:	2b03      	cmp	r3, #3
 8005a7c:	d002      	beq.n	8005a84 <CDC_ProcessReception+0x26>
 8005a7e:	2b04      	cmp	r3, #4
 8005a80:	d00e      	beq.n	8005aa0 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005a82:	e043      	b.n	8005b0c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	6a19      	ldr	r1, [r3, #32]
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	8b5a      	ldrh	r2, [r3, #26]
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	7b1b      	ldrb	r3, [r3, #12]
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f001 fbff 	bl	8007294 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	2204      	movs	r2, #4
 8005a9a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005a9e:	e035      	b.n	8005b0c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	7b1b      	ldrb	r3, [r3, #12]
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f001 fefe 	bl	80078a8 <USBH_LL_GetURBState>
 8005aac:	4603      	mov	r3, r0
 8005aae:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005ab0:	7cfb      	ldrb	r3, [r7, #19]
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d129      	bne.n	8005b0a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	7b1b      	ldrb	r3, [r3, #12]
 8005aba:	4619      	mov	r1, r3
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f001 fe61 	bl	8007784 <USBH_LL_GetLastXferSize>
 8005ac2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d016      	beq.n	8005afc <CDC_ProcessReception+0x9e>
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	8b5b      	ldrh	r3, [r3, #26]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d910      	bls.n	8005afc <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	1ad2      	subs	r2, r2, r3
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	6a1a      	ldr	r2, [r3, #32]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	441a      	add	r2, r3
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2203      	movs	r2, #3
 8005af6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005afa:	e006      	b.n	8005b0a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f80f 	bl	8005b28 <USBH_CDC_ReceiveCallback>
      break;
 8005b0a:	bf00      	nop
  }
}
 8005b0c:	bf00      	nop
 8005b0e:	3718      	adds	r7, #24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005b64:	2302      	movs	r3, #2
 8005b66:	e029      	b.n	8005bbc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	79fa      	ldrb	r2, [r7, #7]
 8005b6c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f000 f81f 	bl	8005bc4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d003      	beq.n	8005bb4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f001 fd31 	bl	800761c <USBH_LL_Init>

  return USBH_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	60fb      	str	r3, [r7, #12]
 8005bd4:	e009      	b.n	8005bea <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	33e0      	adds	r3, #224	; 0xe0
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4413      	add	r3, r2
 8005be0:	2200      	movs	r2, #0
 8005be2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	3301      	adds	r3, #1
 8005be8:	60fb      	str	r3, [r7, #12]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2b0f      	cmp	r3, #15
 8005bee:	d9f2      	bls.n	8005bd6 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	60fb      	str	r3, [r7, #12]
 8005bf4:	e009      	b.n	8005c0a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005c00:	2200      	movs	r2, #0
 8005c02:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	3301      	adds	r3, #1
 8005c08:	60fb      	str	r3, [r7, #12]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c10:	d3f1      	bcc.n	8005bf6 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2240      	movs	r2, #64	; 0x40
 8005c36:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005c5e:	2300      	movs	r3, #0
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3714      	adds	r7, #20
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005c76:	2300      	movs	r3, #0
 8005c78:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d016      	beq.n	8005cae <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10e      	bne.n	8005ca8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005c90:	1c59      	adds	r1, r3, #1
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	33de      	adds	r3, #222	; 0xde
 8005c9c:	6839      	ldr	r1, [r7, #0]
 8005c9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	73fb      	strb	r3, [r7, #15]
 8005ca6:	e004      	b.n	8005cb2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005ca8:	2302      	movs	r3, #2
 8005caa:	73fb      	strb	r3, [r7, #15]
 8005cac:	e001      	b.n	8005cb2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005cae:	2302      	movs	r3, #2
 8005cb0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3714      	adds	r7, #20
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	460b      	mov	r3, r1
 8005cca:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005cd6:	78fa      	ldrb	r2, [r7, #3]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d204      	bcs.n	8005ce6 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	78fa      	ldrb	r2, [r7, #3]
 8005ce0:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005ce4:	e001      	b.n	8005cea <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3714      	adds	r7, #20
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	4608      	mov	r0, r1
 8005d02:	4611      	mov	r1, r2
 8005d04:	461a      	mov	r2, r3
 8005d06:	4603      	mov	r3, r0
 8005d08:	70fb      	strb	r3, [r7, #3]
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	70bb      	strb	r3, [r7, #2]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8005d16:	2300      	movs	r3, #0
 8005d18:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005d20:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005d22:	e025      	b.n	8005d70 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005d24:	7dfb      	ldrb	r3, [r7, #23]
 8005d26:	221a      	movs	r2, #26
 8005d28:	fb02 f303 	mul.w	r3, r2, r3
 8005d2c:	3308      	adds	r3, #8
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	4413      	add	r3, r2
 8005d32:	3302      	adds	r3, #2
 8005d34:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	795b      	ldrb	r3, [r3, #5]
 8005d3a:	78fa      	ldrb	r2, [r7, #3]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d002      	beq.n	8005d46 <USBH_FindInterface+0x4e>
 8005d40:	78fb      	ldrb	r3, [r7, #3]
 8005d42:	2bff      	cmp	r3, #255	; 0xff
 8005d44:	d111      	bne.n	8005d6a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005d4a:	78ba      	ldrb	r2, [r7, #2]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d002      	beq.n	8005d56 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005d50:	78bb      	ldrb	r3, [r7, #2]
 8005d52:	2bff      	cmp	r3, #255	; 0xff
 8005d54:	d109      	bne.n	8005d6a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005d5a:	787a      	ldrb	r2, [r7, #1]
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d002      	beq.n	8005d66 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005d60:	787b      	ldrb	r3, [r7, #1]
 8005d62:	2bff      	cmp	r3, #255	; 0xff
 8005d64:	d101      	bne.n	8005d6a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005d66:	7dfb      	ldrb	r3, [r7, #23]
 8005d68:	e006      	b.n	8005d78 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005d6a:	7dfb      	ldrb	r3, [r7, #23]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005d70:	7dfb      	ldrb	r3, [r7, #23]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d9d6      	bls.n	8005d24 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005d76:	23ff      	movs	r3, #255	; 0xff
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	371c      	adds	r7, #28
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f001 fc81 	bl	8007694 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005d92:	2101      	movs	r1, #1
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f001 fd9a 	bl	80078ce <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3708      	adds	r7, #8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af04      	add	r7, sp, #16
 8005daa:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005dac:	2302      	movs	r3, #2
 8005dae:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005db0:	2300      	movs	r3, #0
 8005db2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d102      	bne.n	8005dc6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2203      	movs	r2, #3
 8005dc4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	2b0b      	cmp	r3, #11
 8005dce:	f200 81be 	bhi.w	800614e <USBH_Process+0x3aa>
 8005dd2:	a201      	add	r2, pc, #4	; (adr r2, 8005dd8 <USBH_Process+0x34>)
 8005dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd8:	08005e09 	.word	0x08005e09
 8005ddc:	08005e3b 	.word	0x08005e3b
 8005de0:	08005ea3 	.word	0x08005ea3
 8005de4:	080060e9 	.word	0x080060e9
 8005de8:	0800614f 	.word	0x0800614f
 8005dec:	08005f47 	.word	0x08005f47
 8005df0:	0800608f 	.word	0x0800608f
 8005df4:	08005f7d 	.word	0x08005f7d
 8005df8:	08005f9d 	.word	0x08005f9d
 8005dfc:	08005fbd 	.word	0x08005fbd
 8005e00:	08006001 	.word	0x08006001
 8005e04:	080060d1 	.word	0x080060d1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 819e 	beq.w	8006152 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005e1c:	20c8      	movs	r0, #200	; 0xc8
 8005e1e:	f001 fd9d 	bl	800795c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f001 fc93 	bl	800774e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005e38:	e18b      	b.n	8006152 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d107      	bne.n	8005e54 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005e52:	e18d      	b.n	8006170 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005e5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e5e:	d914      	bls.n	8005e8a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005e66:	3301      	adds	r3, #1
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005e76:	2b03      	cmp	r3, #3
 8005e78:	d903      	bls.n	8005e82 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	220d      	movs	r2, #13
 8005e7e:	701a      	strb	r2, [r3, #0]
      break;
 8005e80:	e176      	b.n	8006170 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	701a      	strb	r2, [r3, #0]
      break;
 8005e88:	e172      	b.n	8006170 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005e90:	f103 020a 	add.w	r2, r3, #10
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8005e9a:	200a      	movs	r0, #10
 8005e9c:	f001 fd5e 	bl	800795c <USBH_Delay>
      break;
 8005ea0:	e166      	b.n	8006170 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d005      	beq.n	8005eb8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005eb2:	2104      	movs	r1, #4
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005eb8:	2064      	movs	r0, #100	; 0x64
 8005eba:	f001 fd4f 	bl	800795c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f001 fc1e 	bl	8007700 <USBH_LL_GetSpeed>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2205      	movs	r2, #5
 8005ed2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f001 fa29 	bl	800732e <USBH_AllocPipe>
 8005edc:	4603      	mov	r3, r0
 8005ede:	461a      	mov	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005ee4:	2180      	movs	r1, #128	; 0x80
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f001 fa21 	bl	800732e <USBH_AllocPipe>
 8005eec:	4603      	mov	r3, r0
 8005eee:	461a      	mov	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	7919      	ldrb	r1, [r3, #4]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005f08:	b292      	uxth	r2, r2
 8005f0a:	9202      	str	r2, [sp, #8]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	9201      	str	r2, [sp, #4]
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	4603      	mov	r3, r0
 8005f14:	2280      	movs	r2, #128	; 0x80
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f001 f9da 	bl	80072d0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	7959      	ldrb	r1, [r3, #5]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005f30:	b292      	uxth	r2, r2
 8005f32:	9202      	str	r2, [sp, #8]
 8005f34:	2200      	movs	r2, #0
 8005f36:	9201      	str	r2, [sp, #4]
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f001 f9c6 	bl	80072d0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005f44:	e114      	b.n	8006170 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f918 	bl	800617c <USBH_HandleEnum>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005f50:	7bbb      	ldrb	r3, [r7, #14]
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f040 80fe 	bne.w	8006156 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d103      	bne.n	8005f74 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2208      	movs	r2, #8
 8005f70:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005f72:	e0f0      	b.n	8006156 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2207      	movs	r2, #7
 8005f78:	701a      	strb	r2, [r3, #0]
      break;
 8005f7a:	e0ec      	b.n	8006156 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 80e9 	beq.w	800615a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f8e:	2101      	movs	r1, #1
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2208      	movs	r2, #8
 8005f98:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8005f9a:	e0de      	b.n	800615a <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fc2c 	bl	8006804 <USBH_SetCfg>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f040 80d5 	bne.w	800615e <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2209      	movs	r2, #9
 8005fb8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005fba:	e0d0      	b.n	800615e <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d016      	beq.n	8005ff8 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8005fca:	2101      	movs	r1, #1
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 fc3c 	bl	800684a <USBH_SetFeature>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005fd6:	7bbb      	ldrb	r3, [r7, #14]
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d103      	bne.n	8005fe6 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	220a      	movs	r2, #10
 8005fe2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005fe4:	e0bd      	b.n	8006162 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8005fe6:	7bbb      	ldrb	r3, [r7, #14]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b03      	cmp	r3, #3
 8005fec:	f040 80b9 	bne.w	8006162 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	220a      	movs	r2, #10
 8005ff4:	701a      	strb	r2, [r3, #0]
      break;
 8005ff6:	e0b4      	b.n	8006162 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	220a      	movs	r2, #10
 8005ffc:	701a      	strb	r2, [r3, #0]
      break;
 8005ffe:	e0b0      	b.n	8006162 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 80ad 	beq.w	8006166 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006014:	2300      	movs	r3, #0
 8006016:	73fb      	strb	r3, [r7, #15]
 8006018:	e016      	b.n	8006048 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800601a:	7bfa      	ldrb	r2, [r7, #15]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	32de      	adds	r2, #222	; 0xde
 8006020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006024:	791a      	ldrb	r2, [r3, #4]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800602c:	429a      	cmp	r2, r3
 800602e:	d108      	bne.n	8006042 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006030:	7bfa      	ldrb	r2, [r7, #15]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	32de      	adds	r2, #222	; 0xde
 8006036:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006040:	e005      	b.n	800604e <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006042:	7bfb      	ldrb	r3, [r7, #15]
 8006044:	3301      	adds	r3, #1
 8006046:	73fb      	strb	r3, [r7, #15]
 8006048:	7bfb      	ldrb	r3, [r7, #15]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d0e5      	beq.n	800601a <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006054:	2b00      	cmp	r3, #0
 8006056:	d016      	beq.n	8006086 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	4798      	blx	r3
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d109      	bne.n	800607e <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2206      	movs	r2, #6
 800606e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006076:	2103      	movs	r1, #3
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800607c:	e073      	b.n	8006166 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	220d      	movs	r2, #13
 8006082:	701a      	strb	r2, [r3, #0]
      break;
 8006084:	e06f      	b.n	8006166 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	220d      	movs	r2, #13
 800608a:	701a      	strb	r2, [r3, #0]
      break;
 800608c:	e06b      	b.n	8006166 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006094:	2b00      	cmp	r3, #0
 8006096:	d017      	beq.n	80060c8 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	4798      	blx	r3
 80060a4:	4603      	mov	r3, r0
 80060a6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80060a8:	7bbb      	ldrb	r3, [r7, #14]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d103      	bne.n	80060b8 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	220b      	movs	r2, #11
 80060b4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80060b6:	e058      	b.n	800616a <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 80060b8:	7bbb      	ldrb	r3, [r7, #14]
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d154      	bne.n	800616a <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	220d      	movs	r2, #13
 80060c4:	701a      	strb	r2, [r3, #0]
      break;
 80060c6:	e050      	b.n	800616a <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	220d      	movs	r2, #13
 80060cc:	701a      	strb	r2, [r3, #0]
      break;
 80060ce:	e04c      	b.n	800616a <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d049      	beq.n	800616e <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	4798      	blx	r3
      }
      break;
 80060e6:	e042      	b.n	800616e <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f7ff fd67 	bl	8005bc4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d009      	beq.n	8006114 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800611a:	2b00      	cmp	r3, #0
 800611c:	d005      	beq.n	800612a <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006124:	2105      	movs	r1, #5
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b01      	cmp	r3, #1
 8006134:	d107      	bne.n	8006146 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f7ff fe20 	bl	8005d84 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006144:	e014      	b.n	8006170 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f001 faa4 	bl	8007694 <USBH_LL_Start>
      break;
 800614c:	e010      	b.n	8006170 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800614e:	bf00      	nop
 8006150:	e00e      	b.n	8006170 <USBH_Process+0x3cc>
      break;
 8006152:	bf00      	nop
 8006154:	e00c      	b.n	8006170 <USBH_Process+0x3cc>
      break;
 8006156:	bf00      	nop
 8006158:	e00a      	b.n	8006170 <USBH_Process+0x3cc>
    break;
 800615a:	bf00      	nop
 800615c:	e008      	b.n	8006170 <USBH_Process+0x3cc>
      break;
 800615e:	bf00      	nop
 8006160:	e006      	b.n	8006170 <USBH_Process+0x3cc>
      break;
 8006162:	bf00      	nop
 8006164:	e004      	b.n	8006170 <USBH_Process+0x3cc>
      break;
 8006166:	bf00      	nop
 8006168:	e002      	b.n	8006170 <USBH_Process+0x3cc>
      break;
 800616a:	bf00      	nop
 800616c:	e000      	b.n	8006170 <USBH_Process+0x3cc>
      break;
 800616e:	bf00      	nop
  }
  return USBH_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop

0800617c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b088      	sub	sp, #32
 8006180:	af04      	add	r7, sp, #16
 8006182:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006184:	2301      	movs	r3, #1
 8006186:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006188:	2301      	movs	r3, #1
 800618a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	785b      	ldrb	r3, [r3, #1]
 8006190:	2b07      	cmp	r3, #7
 8006192:	f200 81c1 	bhi.w	8006518 <USBH_HandleEnum+0x39c>
 8006196:	a201      	add	r2, pc, #4	; (adr r2, 800619c <USBH_HandleEnum+0x20>)
 8006198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619c:	080061bd 	.word	0x080061bd
 80061a0:	0800627b 	.word	0x0800627b
 80061a4:	080062e5 	.word	0x080062e5
 80061a8:	08006373 	.word	0x08006373
 80061ac:	080063dd 	.word	0x080063dd
 80061b0:	0800644d 	.word	0x0800644d
 80061b4:	08006493 	.word	0x08006493
 80061b8:	080064d9 	.word	0x080064d9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80061bc:	2108      	movs	r1, #8
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 fa50 	bl	8006664 <USBH_Get_DevDesc>
 80061c4:	4603      	mov	r3, r0
 80061c6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80061c8:	7bbb      	ldrb	r3, [r7, #14]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d130      	bne.n	8006230 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	7919      	ldrb	r1, [r3, #4]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80061f2:	b292      	uxth	r2, r2
 80061f4:	9202      	str	r2, [sp, #8]
 80061f6:	2200      	movs	r2, #0
 80061f8:	9201      	str	r2, [sp, #4]
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	4603      	mov	r3, r0
 80061fe:	2280      	movs	r2, #128	; 0x80
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f001 f865 	bl	80072d0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	7959      	ldrb	r1, [r3, #5]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800621a:	b292      	uxth	r2, r2
 800621c:	9202      	str	r2, [sp, #8]
 800621e:	2200      	movs	r2, #0
 8006220:	9201      	str	r2, [sp, #4]
 8006222:	9300      	str	r3, [sp, #0]
 8006224:	4603      	mov	r3, r0
 8006226:	2200      	movs	r2, #0
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f001 f851 	bl	80072d0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800622e:	e175      	b.n	800651c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006230:	7bbb      	ldrb	r3, [r7, #14]
 8006232:	2b03      	cmp	r3, #3
 8006234:	f040 8172 	bne.w	800651c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800623e:	3301      	adds	r3, #1
 8006240:	b2da      	uxtb	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800624e:	2b03      	cmp	r3, #3
 8006250:	d903      	bls.n	800625a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	220d      	movs	r2, #13
 8006256:	701a      	strb	r2, [r3, #0]
      break;
 8006258:	e160      	b.n	800651c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	795b      	ldrb	r3, [r3, #5]
 800625e:	4619      	mov	r1, r3
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f001 f885 	bl	8007370 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	791b      	ldrb	r3, [r3, #4]
 800626a:	4619      	mov	r1, r3
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f001 f87f 	bl	8007370 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	701a      	strb	r2, [r3, #0]
      break;
 8006278:	e150      	b.n	800651c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800627a:	2112      	movs	r1, #18
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f9f1 	bl	8006664 <USBH_Get_DevDesc>
 8006282:	4603      	mov	r3, r0
 8006284:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006286:	7bbb      	ldrb	r3, [r7, #14]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d103      	bne.n	8006294 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2202      	movs	r2, #2
 8006290:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006292:	e145      	b.n	8006520 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006294:	7bbb      	ldrb	r3, [r7, #14]
 8006296:	2b03      	cmp	r3, #3
 8006298:	f040 8142 	bne.w	8006520 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80062a2:	3301      	adds	r3, #1
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80062b2:	2b03      	cmp	r3, #3
 80062b4:	d903      	bls.n	80062be <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	220d      	movs	r2, #13
 80062ba:	701a      	strb	r2, [r3, #0]
      break;
 80062bc:	e130      	b.n	8006520 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	795b      	ldrb	r3, [r3, #5]
 80062c2:	4619      	mov	r1, r3
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f001 f853 	bl	8007370 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	791b      	ldrb	r3, [r3, #4]
 80062ce:	4619      	mov	r1, r3
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f001 f84d 	bl	8007370 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2200      	movs	r2, #0
 80062e0:	701a      	strb	r2, [r3, #0]
      break;
 80062e2:	e11d      	b.n	8006520 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80062e4:	2101      	movs	r1, #1
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 fa68 	bl	80067bc <USBH_SetAddress>
 80062ec:	4603      	mov	r3, r0
 80062ee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80062f0:	7bbb      	ldrb	r3, [r7, #14]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d132      	bne.n	800635c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80062f6:	2002      	movs	r0, #2
 80062f8:	f001 fb30 	bl	800795c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2203      	movs	r2, #3
 8006308:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	7919      	ldrb	r1, [r3, #4]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800631e:	b292      	uxth	r2, r2
 8006320:	9202      	str	r2, [sp, #8]
 8006322:	2200      	movs	r2, #0
 8006324:	9201      	str	r2, [sp, #4]
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	4603      	mov	r3, r0
 800632a:	2280      	movs	r2, #128	; 0x80
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 ffcf 	bl	80072d0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	7959      	ldrb	r1, [r3, #5]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006346:	b292      	uxth	r2, r2
 8006348:	9202      	str	r2, [sp, #8]
 800634a:	2200      	movs	r2, #0
 800634c:	9201      	str	r2, [sp, #4]
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	4603      	mov	r3, r0
 8006352:	2200      	movs	r2, #0
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 ffbb 	bl	80072d0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800635a:	e0e3      	b.n	8006524 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800635c:	7bbb      	ldrb	r3, [r7, #14]
 800635e:	2b03      	cmp	r3, #3
 8006360:	f040 80e0 	bne.w	8006524 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	220d      	movs	r2, #13
 8006368:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	705a      	strb	r2, [r3, #1]
      break;
 8006370:	e0d8      	b.n	8006524 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006372:	2109      	movs	r1, #9
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 f99d 	bl	80066b4 <USBH_Get_CfgDesc>
 800637a:	4603      	mov	r3, r0
 800637c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800637e:	7bbb      	ldrb	r3, [r7, #14]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d103      	bne.n	800638c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2204      	movs	r2, #4
 8006388:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800638a:	e0cd      	b.n	8006528 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800638c:	7bbb      	ldrb	r3, [r7, #14]
 800638e:	2b03      	cmp	r3, #3
 8006390:	f040 80ca 	bne.w	8006528 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800639a:	3301      	adds	r3, #1
 800639c:	b2da      	uxtb	r2, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80063aa:	2b03      	cmp	r3, #3
 80063ac:	d903      	bls.n	80063b6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	220d      	movs	r2, #13
 80063b2:	701a      	strb	r2, [r3, #0]
      break;
 80063b4:	e0b8      	b.n	8006528 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	795b      	ldrb	r3, [r3, #5]
 80063ba:	4619      	mov	r1, r3
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 ffd7 	bl	8007370 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	791b      	ldrb	r3, [r3, #4]
 80063c6:	4619      	mov	r1, r3
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 ffd1 	bl	8007370 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	701a      	strb	r2, [r3, #0]
      break;
 80063da:	e0a5      	b.n	8006528 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80063e2:	4619      	mov	r1, r3
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f965 	bl	80066b4 <USBH_Get_CfgDesc>
 80063ea:	4603      	mov	r3, r0
 80063ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80063ee:	7bbb      	ldrb	r3, [r7, #14]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d103      	bne.n	80063fc <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2205      	movs	r2, #5
 80063f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80063fa:	e097      	b.n	800652c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80063fc:	7bbb      	ldrb	r3, [r7, #14]
 80063fe:	2b03      	cmp	r3, #3
 8006400:	f040 8094 	bne.w	800652c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800640a:	3301      	adds	r3, #1
 800640c:	b2da      	uxtb	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800641a:	2b03      	cmp	r3, #3
 800641c:	d903      	bls.n	8006426 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	220d      	movs	r2, #13
 8006422:	701a      	strb	r2, [r3, #0]
      break;
 8006424:	e082      	b.n	800652c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	795b      	ldrb	r3, [r3, #5]
 800642a:	4619      	mov	r1, r3
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 ff9f 	bl	8007370 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	791b      	ldrb	r3, [r3, #4]
 8006436:	4619      	mov	r1, r3
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 ff99 	bl	8007370 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	701a      	strb	r2, [r3, #0]
      break;
 800644a:	e06f      	b.n	800652c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006452:	2b00      	cmp	r3, #0
 8006454:	d019      	beq.n	800648a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006462:	23ff      	movs	r3, #255	; 0xff
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f949 	bl	80066fc <USBH_Get_StringDesc>
 800646a:	4603      	mov	r3, r0
 800646c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800646e:	7bbb      	ldrb	r3, [r7, #14]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d103      	bne.n	800647c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2206      	movs	r2, #6
 8006478:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800647a:	e059      	b.n	8006530 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800647c:	7bbb      	ldrb	r3, [r7, #14]
 800647e:	2b03      	cmp	r3, #3
 8006480:	d156      	bne.n	8006530 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2206      	movs	r2, #6
 8006486:	705a      	strb	r2, [r3, #1]
      break;
 8006488:	e052      	b.n	8006530 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2206      	movs	r2, #6
 800648e:	705a      	strb	r2, [r3, #1]
      break;
 8006490:	e04e      	b.n	8006530 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006498:	2b00      	cmp	r3, #0
 800649a:	d019      	beq.n	80064d0 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80064a8:	23ff      	movs	r3, #255	; 0xff
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 f926 	bl	80066fc <USBH_Get_StringDesc>
 80064b0:	4603      	mov	r3, r0
 80064b2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80064b4:	7bbb      	ldrb	r3, [r7, #14]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d103      	bne.n	80064c2 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2207      	movs	r2, #7
 80064be:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80064c0:	e038      	b.n	8006534 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80064c2:	7bbb      	ldrb	r3, [r7, #14]
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d135      	bne.n	8006534 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2207      	movs	r2, #7
 80064cc:	705a      	strb	r2, [r3, #1]
      break;
 80064ce:	e031      	b.n	8006534 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2207      	movs	r2, #7
 80064d4:	705a      	strb	r2, [r3, #1]
      break;
 80064d6:	e02d      	b.n	8006534 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d017      	beq.n	8006512 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80064ee:	23ff      	movs	r3, #255	; 0xff
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f903 	bl	80066fc <USBH_Get_StringDesc>
 80064f6:	4603      	mov	r3, r0
 80064f8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80064fa:	7bbb      	ldrb	r3, [r7, #14]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d102      	bne.n	8006506 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006500:	2300      	movs	r3, #0
 8006502:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006504:	e018      	b.n	8006538 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006506:	7bbb      	ldrb	r3, [r7, #14]
 8006508:	2b03      	cmp	r3, #3
 800650a:	d115      	bne.n	8006538 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800650c:	2300      	movs	r3, #0
 800650e:	73fb      	strb	r3, [r7, #15]
      break;
 8006510:	e012      	b.n	8006538 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006512:	2300      	movs	r3, #0
 8006514:	73fb      	strb	r3, [r7, #15]
      break;
 8006516:	e00f      	b.n	8006538 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006518:	bf00      	nop
 800651a:	e00e      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 800651c:	bf00      	nop
 800651e:	e00c      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 8006520:	bf00      	nop
 8006522:	e00a      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 8006524:	bf00      	nop
 8006526:	e008      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 8006528:	bf00      	nop
 800652a:	e006      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 800652c:	bf00      	nop
 800652e:	e004      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 8006530:	bf00      	nop
 8006532:	e002      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 8006534:	bf00      	nop
 8006536:	e000      	b.n	800653a <USBH_HandleEnum+0x3be>
      break;
 8006538:	bf00      	nop
  }
  return Status;
 800653a:	7bfb      	ldrb	r3, [r7, #15]
}
 800653c:	4618      	mov	r0, r3
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006556:	bf00      	nop
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b082      	sub	sp, #8
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006570:	1c5a      	adds	r2, r3, #1
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 f804 	bl	8006586 <USBH_HandleSof>
}
 800657e:	bf00      	nop
 8006580:	3708      	adds	r7, #8
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}

08006586 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006586:	b580      	push	{r7, lr}
 8006588:	b082      	sub	sp, #8
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b0b      	cmp	r3, #11
 8006596:	d10a      	bne.n	80065ae <USBH_HandleSof+0x28>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d005      	beq.n	80065ae <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	4798      	blx	r3
  }
}
 80065ae:	bf00      	nop
 80065b0:	3708      	adds	r7, #8
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80065c6:	bf00      	nop
}
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80065e2:	bf00      	nop
}
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f001 f844 	bl	80076ca <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	791b      	ldrb	r3, [r3, #4]
 8006646:	4619      	mov	r1, r3
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f000 fe91 	bl	8007370 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	795b      	ldrb	r3, [r3, #5]
 8006652:	4619      	mov	r1, r3
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fe8b 	bl	8007370 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af02      	add	r7, sp, #8
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	460b      	mov	r3, r1
 800666e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006676:	78fb      	ldrb	r3, [r7, #3]
 8006678:	b29b      	uxth	r3, r3
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	4613      	mov	r3, r2
 800667e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006682:	2100      	movs	r1, #0
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 f864 	bl	8006752 <USBH_GetDescriptor>
 800668a:	4603      	mov	r3, r0
 800668c:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800668e:	7bfb      	ldrb	r3, [r7, #15]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d10a      	bne.n	80066aa <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f203 3026 	addw	r0, r3, #806	; 0x326
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80066a0:	78fa      	ldrb	r2, [r7, #3]
 80066a2:	b292      	uxth	r2, r2
 80066a4:	4619      	mov	r1, r3
 80066a6:	f000 f918 	bl	80068da <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80066aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	460b      	mov	r3, r1
 80066be:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	331c      	adds	r3, #28
 80066c4:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80066c6:	887b      	ldrh	r3, [r7, #2]
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066d0:	2100      	movs	r1, #0
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 f83d 	bl	8006752 <USBH_GetDescriptor>
 80066d8:	4603      	mov	r3, r0
 80066da:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80066dc:	7bfb      	ldrb	r3, [r7, #15]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d107      	bne.n	80066f2 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80066e2:	887b      	ldrh	r3, [r7, #2]
 80066e4:	461a      	mov	r2, r3
 80066e6:	68b9      	ldr	r1, [r7, #8]
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 f987 	bl	80069fc <USBH_ParseCfgDesc>
 80066ee:	4603      	mov	r3, r0
 80066f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b088      	sub	sp, #32
 8006700:	af02      	add	r7, sp, #8
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	607a      	str	r2, [r7, #4]
 8006706:	461a      	mov	r2, r3
 8006708:	460b      	mov	r3, r1
 800670a:	72fb      	strb	r3, [r7, #11]
 800670c:	4613      	mov	r3, r2
 800670e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8006710:	7afb      	ldrb	r3, [r7, #11]
 8006712:	b29b      	uxth	r3, r3
 8006714:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006718:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006720:	893b      	ldrh	r3, [r7, #8]
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	460b      	mov	r3, r1
 8006726:	2100      	movs	r1, #0
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f000 f812 	bl	8006752 <USBH_GetDescriptor>
 800672e:	4603      	mov	r3, r0
 8006730:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006732:	7dfb      	ldrb	r3, [r7, #23]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d107      	bne.n	8006748 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800673e:	893a      	ldrh	r2, [r7, #8]
 8006740:	6879      	ldr	r1, [r7, #4]
 8006742:	4618      	mov	r0, r3
 8006744:	f000 fb24 	bl	8006d90 <USBH_ParseStringDesc>
  }

  return status;
 8006748:	7dfb      	ldrb	r3, [r7, #23]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3718      	adds	r7, #24
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af00      	add	r7, sp, #0
 8006758:	60f8      	str	r0, [r7, #12]
 800675a:	607b      	str	r3, [r7, #4]
 800675c:	460b      	mov	r3, r1
 800675e:	72fb      	strb	r3, [r7, #11]
 8006760:	4613      	mov	r3, r2
 8006762:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	789b      	ldrb	r3, [r3, #2]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d11c      	bne.n	80067a6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800676c:	7afb      	ldrb	r3, [r7, #11]
 800676e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006772:	b2da      	uxtb	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2206      	movs	r2, #6
 800677c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	893a      	ldrh	r2, [r7, #8]
 8006782:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006784:	893b      	ldrh	r3, [r7, #8]
 8006786:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800678a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800678e:	d104      	bne.n	800679a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f240 4209 	movw	r2, #1033	; 0x409
 8006796:	829a      	strh	r2, [r3, #20]
 8006798:	e002      	b.n	80067a0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	8b3a      	ldrh	r2, [r7, #24]
 80067a4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80067a6:	8b3b      	ldrh	r3, [r7, #24]
 80067a8:	461a      	mov	r2, r3
 80067aa:	6879      	ldr	r1, [r7, #4]
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f000 fb3d 	bl	8006e2c <USBH_CtlReq>
 80067b2:	4603      	mov	r3, r0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3710      	adds	r7, #16
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	460b      	mov	r3, r1
 80067c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	789b      	ldrb	r3, [r3, #2]
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d10f      	bne.n	80067f0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2205      	movs	r2, #5
 80067da:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80067dc:	78fb      	ldrb	r3, [r7, #3]
 80067de:	b29a      	uxth	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80067f0:	2200      	movs	r2, #0
 80067f2:	2100      	movs	r1, #0
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 fb19 	bl	8006e2c <USBH_CtlReq>
 80067fa:	4603      	mov	r3, r0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3708      	adds	r7, #8
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	789b      	ldrb	r3, [r3, #2]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d10e      	bne.n	8006836 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2209      	movs	r2, #9
 8006822:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	887a      	ldrh	r2, [r7, #2]
 8006828:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006836:	2200      	movs	r2, #0
 8006838:	2100      	movs	r1, #0
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 faf6 	bl	8006e2c <USBH_CtlReq>
 8006840:	4603      	mov	r3, r0
}
 8006842:	4618      	mov	r0, r3
 8006844:	3708      	adds	r7, #8
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b082      	sub	sp, #8
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
 8006852:	460b      	mov	r3, r1
 8006854:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	789b      	ldrb	r3, [r3, #2]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d10f      	bne.n	800687e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2203      	movs	r2, #3
 8006868:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800686a:	78fb      	ldrb	r3, [r7, #3]
 800686c:	b29a      	uxth	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800687e:	2200      	movs	r2, #0
 8006880:	2100      	movs	r1, #0
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 fad2 	bl	8006e2c <USBH_CtlReq>
 8006888:	4603      	mov	r3, r0
}
 800688a:	4618      	mov	r0, r3
 800688c:	3708      	adds	r7, #8
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006892:	b580      	push	{r7, lr}
 8006894:	b082      	sub	sp, #8
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
 800689a:	460b      	mov	r3, r1
 800689c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	789b      	ldrb	r3, [r3, #2]
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d10f      	bne.n	80068c6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2202      	movs	r2, #2
 80068aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80068b8:	78fb      	ldrb	r3, [r7, #3]
 80068ba:	b29a      	uxth	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 80068c6:	2200      	movs	r2, #0
 80068c8:	2100      	movs	r1, #0
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 faae 	bl	8006e2c <USBH_CtlReq>
 80068d0:	4603      	mov	r3, r0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3708      	adds	r7, #8
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80068da:	b480      	push	{r7}
 80068dc:	b085      	sub	sp, #20
 80068de:	af00      	add	r7, sp, #0
 80068e0:	60f8      	str	r0, [r7, #12]
 80068e2:	60b9      	str	r1, [r7, #8]
 80068e4:	4613      	mov	r3, r2
 80068e6:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	781a      	ldrb	r2, [r3, #0]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	785a      	ldrb	r2, [r3, #1]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	3302      	adds	r3, #2
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	b29a      	uxth	r2, r3
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	3303      	adds	r3, #3
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	b29b      	uxth	r3, r3
 8006908:	021b      	lsls	r3, r3, #8
 800690a:	b29b      	uxth	r3, r3
 800690c:	4313      	orrs	r3, r2
 800690e:	b29a      	uxth	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	791a      	ldrb	r2, [r3, #4]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	795a      	ldrb	r2, [r3, #5]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	799a      	ldrb	r2, [r3, #6]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	79da      	ldrb	r2, [r3, #7]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	79db      	ldrb	r3, [r3, #7]
 8006938:	2b20      	cmp	r3, #32
 800693a:	dc11      	bgt.n	8006960 <USBH_ParseDevDesc+0x86>
 800693c:	2b08      	cmp	r3, #8
 800693e:	db16      	blt.n	800696e <USBH_ParseDevDesc+0x94>
 8006940:	3b08      	subs	r3, #8
 8006942:	2201      	movs	r2, #1
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800694c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006950:	2b00      	cmp	r3, #0
 8006952:	bf14      	ite	ne
 8006954:	2301      	movne	r3, #1
 8006956:	2300      	moveq	r3, #0
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d102      	bne.n	8006964 <USBH_ParseDevDesc+0x8a>
 800695e:	e006      	b.n	800696e <USBH_ParseDevDesc+0x94>
 8006960:	2b40      	cmp	r3, #64	; 0x40
 8006962:	d104      	bne.n	800696e <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	79da      	ldrb	r2, [r3, #7]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	71da      	strb	r2, [r3, #7]
      break;
 800696c:	e003      	b.n	8006976 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2240      	movs	r2, #64	; 0x40
 8006972:	71da      	strb	r2, [r3, #7]
      break;
 8006974:	bf00      	nop
  }

  if (length > 8U)
 8006976:	88fb      	ldrh	r3, [r7, #6]
 8006978:	2b08      	cmp	r3, #8
 800697a:	d939      	bls.n	80069f0 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	3308      	adds	r3, #8
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	b29a      	uxth	r2, r3
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	3309      	adds	r3, #9
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	b29b      	uxth	r3, r3
 800698c:	021b      	lsls	r3, r3, #8
 800698e:	b29b      	uxth	r3, r3
 8006990:	4313      	orrs	r3, r2
 8006992:	b29a      	uxth	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	330a      	adds	r3, #10
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	330b      	adds	r3, #11
 80069a4:	781b      	ldrb	r3, [r3, #0]
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	021b      	lsls	r3, r3, #8
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	4313      	orrs	r3, r2
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	330c      	adds	r3, #12
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	330d      	adds	r3, #13
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	021b      	lsls	r3, r3, #8
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	4313      	orrs	r3, r2
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	7b9a      	ldrb	r2, [r3, #14]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	7bda      	ldrb	r2, [r3, #15]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	7c1a      	ldrb	r2, [r3, #16]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	7c5a      	ldrb	r2, [r3, #17]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	745a      	strb	r2, [r3, #17]
  }
}
 80069f0:	bf00      	nop
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b08c      	sub	sp, #48	; 0x30
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	4613      	mov	r3, r2
 8006a08:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006a10:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8006a12:	2300      	movs	r3, #0
 8006a14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8006a22:	2300      	movs	r3, #0
 8006a24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	781a      	ldrb	r2, [r3, #0]
 8006a30:	6a3b      	ldr	r3, [r7, #32]
 8006a32:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	785a      	ldrb	r2, [r3, #1]
 8006a38:	6a3b      	ldr	r3, [r7, #32]
 8006a3a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	3302      	adds	r3, #2
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	3303      	adds	r3, #3
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	021b      	lsls	r3, r3, #8
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	4313      	orrs	r3, r2
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a58:	bf28      	it	cs
 8006a5a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	791a      	ldrb	r2, [r3, #4]
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	795a      	ldrb	r2, [r3, #5]
 8006a70:	6a3b      	ldr	r3, [r7, #32]
 8006a72:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	799a      	ldrb	r2, [r3, #6]
 8006a78:	6a3b      	ldr	r3, [r7, #32]
 8006a7a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	79da      	ldrb	r2, [r3, #7]
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	7a1a      	ldrb	r2, [r3, #8]
 8006a88:	6a3b      	ldr	r3, [r7, #32]
 8006a8a:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	2b09      	cmp	r3, #9
 8006a92:	d002      	beq.n	8006a9a <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	2209      	movs	r2, #9
 8006a98:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006a9a:	88fb      	ldrh	r3, [r7, #6]
 8006a9c:	2b09      	cmp	r3, #9
 8006a9e:	f240 809d 	bls.w	8006bdc <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8006aa2:	2309      	movs	r3, #9
 8006aa4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006aaa:	e081      	b.n	8006bb0 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006aac:	f107 0316 	add.w	r3, r7, #22
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ab4:	f000 f99f 	bl	8006df6 <USBH_GetNextDesc>
 8006ab8:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8006aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abc:	785b      	ldrb	r3, [r3, #1]
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	d176      	bne.n	8006bb0 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8006ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	2b09      	cmp	r3, #9
 8006ac8:	d002      	beq.n	8006ad0 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8006aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006acc:	2209      	movs	r2, #9
 8006ace:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8006ad0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ad4:	221a      	movs	r2, #26
 8006ad6:	fb02 f303 	mul.w	r3, r2, r3
 8006ada:	3308      	adds	r3, #8
 8006adc:	6a3a      	ldr	r2, [r7, #32]
 8006ade:	4413      	add	r3, r2
 8006ae0:	3302      	adds	r3, #2
 8006ae2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006ae4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ae6:	69f8      	ldr	r0, [r7, #28]
 8006ae8:	f000 f87e 	bl	8006be8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006aec:	2300      	movs	r3, #0
 8006aee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006af2:	2300      	movs	r3, #0
 8006af4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006af6:	e043      	b.n	8006b80 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006af8:	f107 0316 	add.w	r3, r7, #22
 8006afc:	4619      	mov	r1, r3
 8006afe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b00:	f000 f979 	bl	8006df6 <USBH_GetNextDesc>
 8006b04:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b08:	785b      	ldrb	r3, [r3, #1]
 8006b0a:	2b05      	cmp	r3, #5
 8006b0c:	d138      	bne.n	8006b80 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	795b      	ldrb	r3, [r3, #5]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d10f      	bne.n	8006b36 <USBH_ParseCfgDesc+0x13a>
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	799b      	ldrb	r3, [r3, #6]
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	d10b      	bne.n	8006b36 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	79db      	ldrb	r3, [r3, #7]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d10f      	bne.n	8006b46 <USBH_ParseCfgDesc+0x14a>
 8006b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	2b09      	cmp	r3, #9
 8006b2c:	d00b      	beq.n	8006b46 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8006b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b30:	2209      	movs	r2, #9
 8006b32:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006b34:	e007      	b.n	8006b46 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8006b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b38:	781b      	ldrb	r3, [r3, #0]
 8006b3a:	2b07      	cmp	r3, #7
 8006b3c:	d004      	beq.n	8006b48 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8006b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b40:	2207      	movs	r2, #7
 8006b42:	701a      	strb	r2, [r3, #0]
 8006b44:	e000      	b.n	8006b48 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006b46:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006b48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b4c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006b50:	3201      	adds	r2, #1
 8006b52:	00d2      	lsls	r2, r2, #3
 8006b54:	211a      	movs	r1, #26
 8006b56:	fb01 f303 	mul.w	r3, r1, r3
 8006b5a:	4413      	add	r3, r2
 8006b5c:	3308      	adds	r3, #8
 8006b5e:	6a3a      	ldr	r2, [r7, #32]
 8006b60:	4413      	add	r3, r2
 8006b62:	3304      	adds	r3, #4
 8006b64:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006b66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b68:	69b9      	ldr	r1, [r7, #24]
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f000 f86b 	bl	8006c46 <USBH_ParseEPDesc>
 8006b70:	4603      	mov	r3, r0
 8006b72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8006b76:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	791b      	ldrb	r3, [r3, #4]
 8006b84:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d204      	bcs.n	8006b96 <USBH_ParseCfgDesc+0x19a>
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	885a      	ldrh	r2, [r3, #2]
 8006b90:	8afb      	ldrh	r3, [r7, #22]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d8b0      	bhi.n	8006af8 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	791b      	ldrb	r3, [r3, #4]
 8006b9a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d201      	bcs.n	8006ba6 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e01c      	b.n	8006be0 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8006ba6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006baa:	3301      	adds	r3, #1
 8006bac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d805      	bhi.n	8006bc4 <USBH_ParseCfgDesc+0x1c8>
 8006bb8:	6a3b      	ldr	r3, [r7, #32]
 8006bba:	885a      	ldrh	r2, [r3, #2]
 8006bbc:	8afb      	ldrh	r3, [r7, #22]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	f63f af74 	bhi.w	8006aac <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	791b      	ldrb	r3, [r3, #4]
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	bf28      	it	cs
 8006bcc:	2302      	movcs	r3, #2
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d201      	bcs.n	8006bdc <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e001      	b.n	8006be0 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8006bdc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3730      	adds	r7, #48	; 0x30
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	781a      	ldrb	r2, [r3, #0]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	785a      	ldrb	r2, [r3, #1]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	789a      	ldrb	r2, [r3, #2]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	78da      	ldrb	r2, [r3, #3]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	791a      	ldrb	r2, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	795a      	ldrb	r2, [r3, #5]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	799a      	ldrb	r2, [r3, #6]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	79da      	ldrb	r2, [r3, #7]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	7a1a      	ldrb	r2, [r3, #8]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	721a      	strb	r2, [r3, #8]
}
 8006c3a:	bf00      	nop
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr

08006c46 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b087      	sub	sp, #28
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	60f8      	str	r0, [r7, #12]
 8006c4e:	60b9      	str	r1, [r7, #8]
 8006c50:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006c52:	2300      	movs	r3, #0
 8006c54:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	781a      	ldrb	r2, [r3, #0]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	785a      	ldrb	r2, [r3, #1]
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	789a      	ldrb	r2, [r3, #2]
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	78da      	ldrb	r2, [r3, #3]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	3305      	adds	r3, #5
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	021b      	lsls	r3, r3, #8
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	799a      	ldrb	r2, [r3, #6]
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	889b      	ldrh	r3, [r3, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d102      	bne.n	8006ca8 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	75fb      	strb	r3, [r7, #23]
 8006ca6:	e033      	b.n	8006d10 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	889b      	ldrh	r3, [r3, #4]
 8006cac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006cb0:	f023 0307 	bic.w	r3, r3, #7
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	889b      	ldrh	r3, [r3, #4]
 8006cbe:	b21a      	sxth	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	3304      	adds	r3, #4
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	b299      	uxth	r1, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	3305      	adds	r3, #5
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	021b      	lsls	r3, r3, #8
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	430b      	orrs	r3, r1
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d110      	bne.n	8006d02 <USBH_ParseEPDesc+0xbc>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	3304      	adds	r3, #4
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	b299      	uxth	r1, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	3305      	adds	r3, #5
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	021b      	lsls	r3, r3, #8
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	430b      	orrs	r3, r1
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	b21b      	sxth	r3, r3
 8006cfa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cfe:	b21b      	sxth	r3, r3
 8006d00:	e001      	b.n	8006d06 <USBH_ParseEPDesc+0xc0>
 8006d02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d06:	4313      	orrs	r3, r2
 8006d08:	b21b      	sxth	r3, r3
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d116      	bne.n	8006d48 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	78db      	ldrb	r3, [r3, #3]
 8006d1e:	f003 0303 	and.w	r3, r3, #3
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d005      	beq.n	8006d32 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	78db      	ldrb	r3, [r3, #3]
 8006d2a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006d2e:	2b03      	cmp	r3, #3
 8006d30:	d127      	bne.n	8006d82 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	799b      	ldrb	r3, [r3, #6]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d003      	beq.n	8006d42 <USBH_ParseEPDesc+0xfc>
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	799b      	ldrb	r3, [r3, #6]
 8006d3e:	2b10      	cmp	r3, #16
 8006d40:	d91f      	bls.n	8006d82 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006d42:	2303      	movs	r3, #3
 8006d44:	75fb      	strb	r3, [r7, #23]
 8006d46:	e01c      	b.n	8006d82 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	78db      	ldrb	r3, [r3, #3]
 8006d4c:	f003 0303 	and.w	r3, r3, #3
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d10a      	bne.n	8006d6a <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	799b      	ldrb	r3, [r3, #6]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d003      	beq.n	8006d64 <USBH_ParseEPDesc+0x11e>
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	799b      	ldrb	r3, [r3, #6]
 8006d60:	2b10      	cmp	r3, #16
 8006d62:	d90e      	bls.n	8006d82 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006d64:	2303      	movs	r3, #3
 8006d66:	75fb      	strb	r3, [r7, #23]
 8006d68:	e00b      	b.n	8006d82 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	78db      	ldrb	r3, [r3, #3]
 8006d6e:	f003 0303 	and.w	r3, r3, #3
 8006d72:	2b03      	cmp	r3, #3
 8006d74:	d105      	bne.n	8006d82 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	799b      	ldrb	r3, [r3, #6]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8006d82:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	371c      	adds	r7, #28
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b087      	sub	sp, #28
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	3301      	adds	r3, #1
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	2b03      	cmp	r3, #3
 8006da6:	d120      	bne.n	8006dea <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	1e9a      	subs	r2, r3, #2
 8006dae:	88fb      	ldrh	r3, [r7, #6]
 8006db0:	4293      	cmp	r3, r2
 8006db2:	bf28      	it	cs
 8006db4:	4613      	movcs	r3, r2
 8006db6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	3302      	adds	r3, #2
 8006dbc:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	82fb      	strh	r3, [r7, #22]
 8006dc2:	e00b      	b.n	8006ddc <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006dc4:	8afb      	ldrh	r3, [r7, #22]
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	4413      	add	r3, r2
 8006dca:	781a      	ldrb	r2, [r3, #0]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006dd6:	8afb      	ldrh	r3, [r7, #22]
 8006dd8:	3302      	adds	r3, #2
 8006dda:	82fb      	strh	r3, [r7, #22]
 8006ddc:	8afa      	ldrh	r2, [r7, #22]
 8006dde:	8abb      	ldrh	r3, [r7, #20]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d3ef      	bcc.n	8006dc4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	2200      	movs	r2, #0
 8006de8:	701a      	strb	r2, [r3, #0]
  }
}
 8006dea:	bf00      	nop
 8006dec:	371c      	adds	r7, #28
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b085      	sub	sp, #20
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
 8006dfe:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	881a      	ldrh	r2, [r3, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	4413      	add	r3, r2
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b086      	sub	sp, #24
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	4613      	mov	r3, r2
 8006e38:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	789b      	ldrb	r3, [r3, #2]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d002      	beq.n	8006e4c <USBH_CtlReq+0x20>
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d00f      	beq.n	8006e6a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006e4a:	e027      	b.n	8006e9c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	68ba      	ldr	r2, [r7, #8]
 8006e50:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	88fa      	ldrh	r2, [r7, #6]
 8006e56:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2202      	movs	r2, #2
 8006e62:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006e64:	2301      	movs	r3, #1
 8006e66:	75fb      	strb	r3, [r7, #23]
      break;
 8006e68:	e018      	b.n	8006e9c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 f81c 	bl	8006ea8 <USBH_HandleControl>
 8006e70:	4603      	mov	r3, r0
 8006e72:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006e74:	7dfb      	ldrb	r3, [r7, #23]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d002      	beq.n	8006e80 <USBH_CtlReq+0x54>
 8006e7a:	7dfb      	ldrb	r3, [r7, #23]
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d106      	bne.n	8006e8e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2201      	movs	r2, #1
 8006e84:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	761a      	strb	r2, [r3, #24]
      break;
 8006e8c:	e005      	b.n	8006e9a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006e8e:	7dfb      	ldrb	r3, [r7, #23]
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d102      	bne.n	8006e9a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2201      	movs	r2, #1
 8006e98:	709a      	strb	r2, [r3, #2]
      break;
 8006e9a:	bf00      	nop
  }
  return status;
 8006e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3718      	adds	r7, #24
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
	...

08006ea8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b086      	sub	sp, #24
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	7e1b      	ldrb	r3, [r3, #24]
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	2b0a      	cmp	r3, #10
 8006ec0:	f200 8156 	bhi.w	8007170 <USBH_HandleControl+0x2c8>
 8006ec4:	a201      	add	r2, pc, #4	; (adr r2, 8006ecc <USBH_HandleControl+0x24>)
 8006ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eca:	bf00      	nop
 8006ecc:	08006ef9 	.word	0x08006ef9
 8006ed0:	08006f13 	.word	0x08006f13
 8006ed4:	08006f7d 	.word	0x08006f7d
 8006ed8:	08006fa3 	.word	0x08006fa3
 8006edc:	08006fdb 	.word	0x08006fdb
 8006ee0:	08007005 	.word	0x08007005
 8006ee4:	08007057 	.word	0x08007057
 8006ee8:	08007079 	.word	0x08007079
 8006eec:	080070b5 	.word	0x080070b5
 8006ef0:	080070db 	.word	0x080070db
 8006ef4:	08007119 	.word	0x08007119
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f103 0110 	add.w	r1, r3, #16
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	795b      	ldrb	r3, [r3, #5]
 8006f02:	461a      	mov	r2, r3
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 f943 	bl	8007190 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2202      	movs	r2, #2
 8006f0e:	761a      	strb	r2, [r3, #24]
      break;
 8006f10:	e139      	b.n	8007186 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	795b      	ldrb	r3, [r3, #5]
 8006f16:	4619      	mov	r1, r3
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 fcc5 	bl	80078a8 <USBH_LL_GetURBState>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006f22:	7bbb      	ldrb	r3, [r7, #14]
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d11e      	bne.n	8006f66 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	7c1b      	ldrb	r3, [r3, #16]
 8006f2c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006f30:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	8adb      	ldrh	r3, [r3, #22]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00a      	beq.n	8006f50 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006f3a:	7b7b      	ldrb	r3, [r7, #13]
 8006f3c:	2b80      	cmp	r3, #128	; 0x80
 8006f3e:	d103      	bne.n	8006f48 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2203      	movs	r2, #3
 8006f44:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006f46:	e115      	b.n	8007174 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2205      	movs	r2, #5
 8006f4c:	761a      	strb	r2, [r3, #24]
      break;
 8006f4e:	e111      	b.n	8007174 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006f50:	7b7b      	ldrb	r3, [r7, #13]
 8006f52:	2b80      	cmp	r3, #128	; 0x80
 8006f54:	d103      	bne.n	8006f5e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2209      	movs	r2, #9
 8006f5a:	761a      	strb	r2, [r3, #24]
      break;
 8006f5c:	e10a      	b.n	8007174 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2207      	movs	r2, #7
 8006f62:	761a      	strb	r2, [r3, #24]
      break;
 8006f64:	e106      	b.n	8007174 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006f66:	7bbb      	ldrb	r3, [r7, #14]
 8006f68:	2b04      	cmp	r3, #4
 8006f6a:	d003      	beq.n	8006f74 <USBH_HandleControl+0xcc>
 8006f6c:	7bbb      	ldrb	r3, [r7, #14]
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	f040 8100 	bne.w	8007174 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	220b      	movs	r2, #11
 8006f78:	761a      	strb	r2, [r3, #24]
      break;
 8006f7a:	e0fb      	b.n	8007174 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6899      	ldr	r1, [r3, #8]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	899a      	ldrh	r2, [r3, #12]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	791b      	ldrb	r3, [r3, #4]
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f93a 	bl	800720e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	761a      	strb	r2, [r3, #24]
      break;
 8006fa0:	e0f1      	b.n	8007186 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	791b      	ldrb	r3, [r3, #4]
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fc7d 	bl	80078a8 <USBH_LL_GetURBState>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006fb2:	7bbb      	ldrb	r3, [r7, #14]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d102      	bne.n	8006fbe <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2209      	movs	r2, #9
 8006fbc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006fbe:	7bbb      	ldrb	r3, [r7, #14]
 8006fc0:	2b05      	cmp	r3, #5
 8006fc2:	d102      	bne.n	8006fca <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006fc8:	e0d6      	b.n	8007178 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006fca:	7bbb      	ldrb	r3, [r7, #14]
 8006fcc:	2b04      	cmp	r3, #4
 8006fce:	f040 80d3 	bne.w	8007178 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	220b      	movs	r2, #11
 8006fd6:	761a      	strb	r2, [r3, #24]
      break;
 8006fd8:	e0ce      	b.n	8007178 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6899      	ldr	r1, [r3, #8]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	899a      	ldrh	r2, [r3, #12]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	795b      	ldrb	r3, [r3, #5]
 8006fe6:	2001      	movs	r0, #1
 8006fe8:	9000      	str	r0, [sp, #0]
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f8ea 	bl	80071c4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006ff6:	b29a      	uxth	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2206      	movs	r2, #6
 8007000:	761a      	strb	r2, [r3, #24]
      break;
 8007002:	e0c0      	b.n	8007186 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	795b      	ldrb	r3, [r3, #5]
 8007008:	4619      	mov	r1, r3
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fc4c 	bl	80078a8 <USBH_LL_GetURBState>
 8007010:	4603      	mov	r3, r0
 8007012:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007014:	7bbb      	ldrb	r3, [r7, #14]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d103      	bne.n	8007022 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2207      	movs	r2, #7
 800701e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007020:	e0ac      	b.n	800717c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007022:	7bbb      	ldrb	r3, [r7, #14]
 8007024:	2b05      	cmp	r3, #5
 8007026:	d105      	bne.n	8007034 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	220c      	movs	r2, #12
 800702c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800702e:	2303      	movs	r3, #3
 8007030:	73fb      	strb	r3, [r7, #15]
      break;
 8007032:	e0a3      	b.n	800717c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007034:	7bbb      	ldrb	r3, [r7, #14]
 8007036:	2b02      	cmp	r3, #2
 8007038:	d103      	bne.n	8007042 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2205      	movs	r2, #5
 800703e:	761a      	strb	r2, [r3, #24]
      break;
 8007040:	e09c      	b.n	800717c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007042:	7bbb      	ldrb	r3, [r7, #14]
 8007044:	2b04      	cmp	r3, #4
 8007046:	f040 8099 	bne.w	800717c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	220b      	movs	r2, #11
 800704e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007050:	2302      	movs	r3, #2
 8007052:	73fb      	strb	r3, [r7, #15]
      break;
 8007054:	e092      	b.n	800717c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	791b      	ldrb	r3, [r3, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	2100      	movs	r1, #0
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f8d5 	bl	800720e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800706a:	b29a      	uxth	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2208      	movs	r2, #8
 8007074:	761a      	strb	r2, [r3, #24]

      break;
 8007076:	e086      	b.n	8007186 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	791b      	ldrb	r3, [r3, #4]
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fc12 	bl	80078a8 <USBH_LL_GetURBState>
 8007084:	4603      	mov	r3, r0
 8007086:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007088:	7bbb      	ldrb	r3, [r7, #14]
 800708a:	2b01      	cmp	r3, #1
 800708c:	d105      	bne.n	800709a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	220d      	movs	r2, #13
 8007092:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007094:	2300      	movs	r3, #0
 8007096:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007098:	e072      	b.n	8007180 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800709a:	7bbb      	ldrb	r3, [r7, #14]
 800709c:	2b04      	cmp	r3, #4
 800709e:	d103      	bne.n	80070a8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	220b      	movs	r2, #11
 80070a4:	761a      	strb	r2, [r3, #24]
      break;
 80070a6:	e06b      	b.n	8007180 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80070a8:	7bbb      	ldrb	r3, [r7, #14]
 80070aa:	2b05      	cmp	r3, #5
 80070ac:	d168      	bne.n	8007180 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80070ae:	2303      	movs	r3, #3
 80070b0:	73fb      	strb	r3, [r7, #15]
      break;
 80070b2:	e065      	b.n	8007180 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	795b      	ldrb	r3, [r3, #5]
 80070b8:	2201      	movs	r2, #1
 80070ba:	9200      	str	r2, [sp, #0]
 80070bc:	2200      	movs	r2, #0
 80070be:	2100      	movs	r1, #0
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 f87f 	bl	80071c4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	220a      	movs	r2, #10
 80070d6:	761a      	strb	r2, [r3, #24]
      break;
 80070d8:	e055      	b.n	8007186 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	795b      	ldrb	r3, [r3, #5]
 80070de:	4619      	mov	r1, r3
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f000 fbe1 	bl	80078a8 <USBH_LL_GetURBState>
 80070e6:	4603      	mov	r3, r0
 80070e8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80070ea:	7bbb      	ldrb	r3, [r7, #14]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d105      	bne.n	80070fc <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	220d      	movs	r2, #13
 80070f8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80070fa:	e043      	b.n	8007184 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80070fc:	7bbb      	ldrb	r3, [r7, #14]
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d103      	bne.n	800710a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2209      	movs	r2, #9
 8007106:	761a      	strb	r2, [r3, #24]
      break;
 8007108:	e03c      	b.n	8007184 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800710a:	7bbb      	ldrb	r3, [r7, #14]
 800710c:	2b04      	cmp	r3, #4
 800710e:	d139      	bne.n	8007184 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	220b      	movs	r2, #11
 8007114:	761a      	strb	r2, [r3, #24]
      break;
 8007116:	e035      	b.n	8007184 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	7e5b      	ldrb	r3, [r3, #25]
 800711c:	3301      	adds	r3, #1
 800711e:	b2da      	uxtb	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	765a      	strb	r2, [r3, #25]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	7e5b      	ldrb	r3, [r3, #25]
 8007128:	2b02      	cmp	r3, #2
 800712a:	d806      	bhi.n	800713a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007138:	e025      	b.n	8007186 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007140:	2106      	movs	r1, #6
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	795b      	ldrb	r3, [r3, #5]
 8007150:	4619      	mov	r1, r3
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f90c 	bl	8007370 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	791b      	ldrb	r3, [r3, #4]
 800715c:	4619      	mov	r1, r3
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f906 	bl	8007370 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800716a:	2302      	movs	r3, #2
 800716c:	73fb      	strb	r3, [r7, #15]
      break;
 800716e:	e00a      	b.n	8007186 <USBH_HandleControl+0x2de>

    default:
      break;
 8007170:	bf00      	nop
 8007172:	e008      	b.n	8007186 <USBH_HandleControl+0x2de>
      break;
 8007174:	bf00      	nop
 8007176:	e006      	b.n	8007186 <USBH_HandleControl+0x2de>
      break;
 8007178:	bf00      	nop
 800717a:	e004      	b.n	8007186 <USBH_HandleControl+0x2de>
      break;
 800717c:	bf00      	nop
 800717e:	e002      	b.n	8007186 <USBH_HandleControl+0x2de>
      break;
 8007180:	bf00      	nop
 8007182:	e000      	b.n	8007186 <USBH_HandleControl+0x2de>
      break;
 8007184:	bf00      	nop
  }

  return status;
 8007186:	7bfb      	ldrb	r3, [r7, #15]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b088      	sub	sp, #32
 8007194:	af04      	add	r7, sp, #16
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	4613      	mov	r3, r2
 800719c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800719e:	79f9      	ldrb	r1, [r7, #7]
 80071a0:	2300      	movs	r3, #0
 80071a2:	9303      	str	r3, [sp, #12]
 80071a4:	2308      	movs	r3, #8
 80071a6:	9302      	str	r3, [sp, #8]
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	9301      	str	r3, [sp, #4]
 80071ac:	2300      	movs	r3, #0
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	2300      	movs	r3, #0
 80071b2:	2200      	movs	r2, #0
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f000 fb46 	bl	8007846 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b088      	sub	sp, #32
 80071c8:	af04      	add	r7, sp, #16
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	4611      	mov	r1, r2
 80071d0:	461a      	mov	r2, r3
 80071d2:	460b      	mov	r3, r1
 80071d4:	80fb      	strh	r3, [r7, #6]
 80071d6:	4613      	mov	r3, r2
 80071d8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80071e4:	2300      	movs	r3, #0
 80071e6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80071e8:	7979      	ldrb	r1, [r7, #5]
 80071ea:	7e3b      	ldrb	r3, [r7, #24]
 80071ec:	9303      	str	r3, [sp, #12]
 80071ee:	88fb      	ldrh	r3, [r7, #6]
 80071f0:	9302      	str	r3, [sp, #8]
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	9301      	str	r3, [sp, #4]
 80071f6:	2301      	movs	r3, #1
 80071f8:	9300      	str	r3, [sp, #0]
 80071fa:	2300      	movs	r3, #0
 80071fc:	2200      	movs	r2, #0
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f000 fb21 	bl	8007846 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b088      	sub	sp, #32
 8007212:	af04      	add	r7, sp, #16
 8007214:	60f8      	str	r0, [r7, #12]
 8007216:	60b9      	str	r1, [r7, #8]
 8007218:	4611      	mov	r1, r2
 800721a:	461a      	mov	r2, r3
 800721c:	460b      	mov	r3, r1
 800721e:	80fb      	strh	r3, [r7, #6]
 8007220:	4613      	mov	r3, r2
 8007222:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007224:	7979      	ldrb	r1, [r7, #5]
 8007226:	2300      	movs	r3, #0
 8007228:	9303      	str	r3, [sp, #12]
 800722a:	88fb      	ldrh	r3, [r7, #6]
 800722c:	9302      	str	r3, [sp, #8]
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	9301      	str	r3, [sp, #4]
 8007232:	2301      	movs	r3, #1
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	2300      	movs	r3, #0
 8007238:	2201      	movs	r2, #1
 800723a:	68f8      	ldr	r0, [r7, #12]
 800723c:	f000 fb03 	bl	8007846 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007240:	2300      	movs	r3, #0

}
 8007242:	4618      	mov	r0, r3
 8007244:	3710      	adds	r7, #16
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}

0800724a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b088      	sub	sp, #32
 800724e:	af04      	add	r7, sp, #16
 8007250:	60f8      	str	r0, [r7, #12]
 8007252:	60b9      	str	r1, [r7, #8]
 8007254:	4611      	mov	r1, r2
 8007256:	461a      	mov	r2, r3
 8007258:	460b      	mov	r3, r1
 800725a:	80fb      	strh	r3, [r7, #6]
 800725c:	4613      	mov	r3, r2
 800725e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007266:	2b00      	cmp	r3, #0
 8007268:	d001      	beq.n	800726e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800726a:	2300      	movs	r3, #0
 800726c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800726e:	7979      	ldrb	r1, [r7, #5]
 8007270:	7e3b      	ldrb	r3, [r7, #24]
 8007272:	9303      	str	r3, [sp, #12]
 8007274:	88fb      	ldrh	r3, [r7, #6]
 8007276:	9302      	str	r3, [sp, #8]
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	9301      	str	r3, [sp, #4]
 800727c:	2301      	movs	r3, #1
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	2302      	movs	r3, #2
 8007282:	2200      	movs	r2, #0
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f000 fade 	bl	8007846 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3710      	adds	r7, #16
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b088      	sub	sp, #32
 8007298:	af04      	add	r7, sp, #16
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	4611      	mov	r1, r2
 80072a0:	461a      	mov	r2, r3
 80072a2:	460b      	mov	r3, r1
 80072a4:	80fb      	strh	r3, [r7, #6]
 80072a6:	4613      	mov	r3, r2
 80072a8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80072aa:	7979      	ldrb	r1, [r7, #5]
 80072ac:	2300      	movs	r3, #0
 80072ae:	9303      	str	r3, [sp, #12]
 80072b0:	88fb      	ldrh	r3, [r7, #6]
 80072b2:	9302      	str	r3, [sp, #8]
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	9301      	str	r3, [sp, #4]
 80072b8:	2301      	movs	r3, #1
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	2302      	movs	r3, #2
 80072be:	2201      	movs	r2, #1
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	f000 fac0 	bl	8007846 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b086      	sub	sp, #24
 80072d4:	af04      	add	r7, sp, #16
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	4608      	mov	r0, r1
 80072da:	4611      	mov	r1, r2
 80072dc:	461a      	mov	r2, r3
 80072de:	4603      	mov	r3, r0
 80072e0:	70fb      	strb	r3, [r7, #3]
 80072e2:	460b      	mov	r3, r1
 80072e4:	70bb      	strb	r3, [r7, #2]
 80072e6:	4613      	mov	r3, r2
 80072e8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80072ea:	7878      	ldrb	r0, [r7, #1]
 80072ec:	78ba      	ldrb	r2, [r7, #2]
 80072ee:	78f9      	ldrb	r1, [r7, #3]
 80072f0:	8b3b      	ldrh	r3, [r7, #24]
 80072f2:	9302      	str	r3, [sp, #8]
 80072f4:	7d3b      	ldrb	r3, [r7, #20]
 80072f6:	9301      	str	r3, [sp, #4]
 80072f8:	7c3b      	ldrb	r3, [r7, #16]
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	4603      	mov	r3, r0
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fa53 	bl	80077aa <USBH_LL_OpenPipe>

  return USBH_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b082      	sub	sp, #8
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
 8007316:	460b      	mov	r3, r1
 8007318:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800731a:	78fb      	ldrb	r3, [r7, #3]
 800731c:	4619      	mov	r1, r3
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 fa72 	bl	8007808 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007324:	2300      	movs	r3, #0
}
 8007326:	4618      	mov	r0, r3
 8007328:	3708      	adds	r7, #8
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}

0800732e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b084      	sub	sp, #16
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
 8007336:	460b      	mov	r3, r1
 8007338:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 f836 	bl	80073ac <USBH_GetFreePipe>
 8007340:	4603      	mov	r3, r0
 8007342:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007344:	89fb      	ldrh	r3, [r7, #14]
 8007346:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800734a:	4293      	cmp	r3, r2
 800734c:	d00a      	beq.n	8007364 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800734e:	78fa      	ldrb	r2, [r7, #3]
 8007350:	89fb      	ldrh	r3, [r7, #14]
 8007352:	f003 030f 	and.w	r3, r3, #15
 8007356:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800735a:	6879      	ldr	r1, [r7, #4]
 800735c:	33e0      	adds	r3, #224	; 0xe0
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	440b      	add	r3, r1
 8007362:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007364:	89fb      	ldrh	r3, [r7, #14]
 8007366:	b2db      	uxtb	r3, r3
}
 8007368:	4618      	mov	r0, r3
 800736a:	3710      	adds	r7, #16
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	460b      	mov	r3, r1
 800737a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800737c:	78fb      	ldrb	r3, [r7, #3]
 800737e:	2b0f      	cmp	r3, #15
 8007380:	d80d      	bhi.n	800739e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007382:	78fb      	ldrb	r3, [r7, #3]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	33e0      	adds	r3, #224	; 0xe0
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	4413      	add	r3, r2
 800738c:	685a      	ldr	r2, [r3, #4]
 800738e:	78fb      	ldrb	r3, [r7, #3]
 8007390:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007394:	6879      	ldr	r1, [r7, #4]
 8007396:	33e0      	adds	r3, #224	; 0xe0
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	440b      	add	r3, r1
 800739c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80073b4:	2300      	movs	r3, #0
 80073b6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 80073b8:	2300      	movs	r3, #0
 80073ba:	73fb      	strb	r3, [r7, #15]
 80073bc:	e00f      	b.n	80073de <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80073be:	7bfb      	ldrb	r3, [r7, #15]
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	33e0      	adds	r3, #224	; 0xe0
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d102      	bne.n	80073d8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80073d2:	7bfb      	ldrb	r3, [r7, #15]
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	e007      	b.n	80073e8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
 80073da:	3301      	adds	r3, #1
 80073dc:	73fb      	strb	r3, [r7, #15]
 80073de:	7bfb      	ldrb	r3, [r7, #15]
 80073e0:	2b0f      	cmp	r3, #15
 80073e2:	d9ec      	bls.n	80073be <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80073e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3714      	adds	r7, #20
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80073f8:	2201      	movs	r2, #1
 80073fa:	490e      	ldr	r1, [pc, #56]	; (8007434 <MX_USB_HOST_Init+0x40>)
 80073fc:	480e      	ldr	r0, [pc, #56]	; (8007438 <MX_USB_HOST_Init+0x44>)
 80073fe:	f7fe fba7 	bl	8005b50 <USBH_Init>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d001      	beq.n	800740c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007408:	f7f9 fa8a 	bl	8000920 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800740c:	490b      	ldr	r1, [pc, #44]	; (800743c <MX_USB_HOST_Init+0x48>)
 800740e:	480a      	ldr	r0, [pc, #40]	; (8007438 <MX_USB_HOST_Init+0x44>)
 8007410:	f7fe fc2c 	bl	8005c6c <USBH_RegisterClass>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800741a:	f7f9 fa81 	bl	8000920 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800741e:	4806      	ldr	r0, [pc, #24]	; (8007438 <MX_USB_HOST_Init+0x44>)
 8007420:	f7fe fcb0 	bl	8005d84 <USBH_Start>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800742a:	f7f9 fa79 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800742e:	bf00      	nop
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	08007455 	.word	0x08007455
 8007438:	200001a8 	.word	0x200001a8
 800743c:	2000000c 	.word	0x2000000c

08007440 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007444:	4802      	ldr	r0, [pc, #8]	; (8007450 <MX_USB_HOST_Process+0x10>)
 8007446:	f7fe fcad 	bl	8005da4 <USBH_Process>
}
 800744a:	bf00      	nop
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	200001a8 	.word	0x200001a8

08007454 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007460:	78fb      	ldrb	r3, [r7, #3]
 8007462:	3b01      	subs	r3, #1
 8007464:	2b04      	cmp	r3, #4
 8007466:	d819      	bhi.n	800749c <USBH_UserProcess+0x48>
 8007468:	a201      	add	r2, pc, #4	; (adr r2, 8007470 <USBH_UserProcess+0x1c>)
 800746a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800746e:	bf00      	nop
 8007470:	0800749d 	.word	0x0800749d
 8007474:	0800748d 	.word	0x0800748d
 8007478:	0800749d 	.word	0x0800749d
 800747c:	08007495 	.word	0x08007495
 8007480:	08007485 	.word	0x08007485
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007484:	4b09      	ldr	r3, [pc, #36]	; (80074ac <USBH_UserProcess+0x58>)
 8007486:	2203      	movs	r2, #3
 8007488:	701a      	strb	r2, [r3, #0]
  break;
 800748a:	e008      	b.n	800749e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800748c:	4b07      	ldr	r3, [pc, #28]	; (80074ac <USBH_UserProcess+0x58>)
 800748e:	2202      	movs	r2, #2
 8007490:	701a      	strb	r2, [r3, #0]
  break;
 8007492:	e004      	b.n	800749e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007494:	4b05      	ldr	r3, [pc, #20]	; (80074ac <USBH_UserProcess+0x58>)
 8007496:	2201      	movs	r2, #1
 8007498:	701a      	strb	r2, [r3, #0]
  break;
 800749a:	e000      	b.n	800749e <USBH_UserProcess+0x4a>

  default:
  break;
 800749c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800749e:	bf00      	nop
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	20000580 	.word	0x20000580

080074b0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b08a      	sub	sp, #40	; 0x28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074b8:	f107 0314 	add.w	r3, r7, #20
 80074bc:	2200      	movs	r2, #0
 80074be:	601a      	str	r2, [r3, #0]
 80074c0:	605a      	str	r2, [r3, #4]
 80074c2:	609a      	str	r2, [r3, #8]
 80074c4:	60da      	str	r2, [r3, #12]
 80074c6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074d0:	d147      	bne.n	8007562 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074d2:	2300      	movs	r3, #0
 80074d4:	613b      	str	r3, [r7, #16]
 80074d6:	4b25      	ldr	r3, [pc, #148]	; (800756c <HAL_HCD_MspInit+0xbc>)
 80074d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074da:	4a24      	ldr	r2, [pc, #144]	; (800756c <HAL_HCD_MspInit+0xbc>)
 80074dc:	f043 0301 	orr.w	r3, r3, #1
 80074e0:	6313      	str	r3, [r2, #48]	; 0x30
 80074e2:	4b22      	ldr	r3, [pc, #136]	; (800756c <HAL_HCD_MspInit+0xbc>)
 80074e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	613b      	str	r3, [r7, #16]
 80074ec:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80074ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80074f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074f8:	2300      	movs	r3, #0
 80074fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80074fc:	f107 0314 	add.w	r3, r7, #20
 8007500:	4619      	mov	r1, r3
 8007502:	481b      	ldr	r0, [pc, #108]	; (8007570 <HAL_HCD_MspInit+0xc0>)
 8007504:	f7f9 fd98 	bl	8001038 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007508:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800750c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800750e:	2302      	movs	r3, #2
 8007510:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007512:	2300      	movs	r3, #0
 8007514:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007516:	2300      	movs	r3, #0
 8007518:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800751a:	230a      	movs	r3, #10
 800751c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800751e:	f107 0314 	add.w	r3, r7, #20
 8007522:	4619      	mov	r1, r3
 8007524:	4812      	ldr	r0, [pc, #72]	; (8007570 <HAL_HCD_MspInit+0xc0>)
 8007526:	f7f9 fd87 	bl	8001038 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800752a:	4b10      	ldr	r3, [pc, #64]	; (800756c <HAL_HCD_MspInit+0xbc>)
 800752c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800752e:	4a0f      	ldr	r2, [pc, #60]	; (800756c <HAL_HCD_MspInit+0xbc>)
 8007530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007534:	6353      	str	r3, [r2, #52]	; 0x34
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]
 800753a:	4b0c      	ldr	r3, [pc, #48]	; (800756c <HAL_HCD_MspInit+0xbc>)
 800753c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753e:	4a0b      	ldr	r2, [pc, #44]	; (800756c <HAL_HCD_MspInit+0xbc>)
 8007540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007544:	6453      	str	r3, [r2, #68]	; 0x44
 8007546:	4b09      	ldr	r3, [pc, #36]	; (800756c <HAL_HCD_MspInit+0xbc>)
 8007548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800754a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007552:	2200      	movs	r2, #0
 8007554:	2100      	movs	r1, #0
 8007556:	2043      	movs	r0, #67	; 0x43
 8007558:	f7f9 fd37 	bl	8000fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800755c:	2043      	movs	r0, #67	; 0x43
 800755e:	f7f9 fd50 	bl	8001002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007562:	bf00      	nop
 8007564:	3728      	adds	r7, #40	; 0x28
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	40023800 	.word	0x40023800
 8007570:	40020000 	.word	0x40020000

08007574 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b082      	sub	sp, #8
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007582:	4618      	mov	r0, r3
 8007584:	f7fe ffed 	bl	8006562 <USBH_LL_IncTimer>
}
 8007588:	bf00      	nop
 800758a:	3708      	adds	r7, #8
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800759e:	4618      	mov	r0, r3
 80075a0:	f7ff f825 	bl	80065ee <USBH_LL_Connect>
}
 80075a4:	bf00      	nop
 80075a6:	3708      	adds	r7, #8
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7ff f82e 	bl	800661c <USBH_LL_Disconnect>
}
 80075c0:	bf00      	nop
 80075c2:	3708      	adds	r7, #8
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b083      	sub	sp, #12
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	70fb      	strb	r3, [r7, #3]
 80075d4:	4613      	mov	r3, r2
 80075d6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b082      	sub	sp, #8
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fe ffdf 	bl	80065b6 <USBH_LL_PortEnabled>
}
 80075f8:	bf00      	nop
 80075fa:	3708      	adds	r7, #8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe ffdf 	bl	80065d2 <USBH_LL_PortDisabled>
}
 8007614:	bf00      	nop
 8007616:	3708      	adds	r7, #8
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800762a:	2b01      	cmp	r3, #1
 800762c:	d12a      	bne.n	8007684 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800762e:	4a18      	ldr	r2, [pc, #96]	; (8007690 <USBH_LL_Init+0x74>)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a15      	ldr	r2, [pc, #84]	; (8007690 <USBH_LL_Init+0x74>)
 800763a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800763e:	4b14      	ldr	r3, [pc, #80]	; (8007690 <USBH_LL_Init+0x74>)
 8007640:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007644:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007646:	4b12      	ldr	r3, [pc, #72]	; (8007690 <USBH_LL_Init+0x74>)
 8007648:	2208      	movs	r2, #8
 800764a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800764c:	4b10      	ldr	r3, [pc, #64]	; (8007690 <USBH_LL_Init+0x74>)
 800764e:	2201      	movs	r2, #1
 8007650:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007652:	4b0f      	ldr	r3, [pc, #60]	; (8007690 <USBH_LL_Init+0x74>)
 8007654:	2200      	movs	r2, #0
 8007656:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007658:	4b0d      	ldr	r3, [pc, #52]	; (8007690 <USBH_LL_Init+0x74>)
 800765a:	2202      	movs	r2, #2
 800765c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800765e:	4b0c      	ldr	r3, [pc, #48]	; (8007690 <USBH_LL_Init+0x74>)
 8007660:	2200      	movs	r2, #0
 8007662:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007664:	480a      	ldr	r0, [pc, #40]	; (8007690 <USBH_LL_Init+0x74>)
 8007666:	f7f9 feb6 	bl	80013d6 <HAL_HCD_Init>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d001      	beq.n	8007674 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007670:	f7f9 f956 	bl	8000920 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007674:	4806      	ldr	r0, [pc, #24]	; (8007690 <USBH_LL_Init+0x74>)
 8007676:	f7fa fa9a 	bl	8001bae <HAL_HCD_GetCurrentFrame>
 800767a:	4603      	mov	r3, r0
 800767c:	4619      	mov	r1, r3
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f7fe ff60 	bl	8006544 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007684:	2300      	movs	r3, #0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3708      	adds	r7, #8
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	20000584 	.word	0x20000584

08007694 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7fa fa09 	bl	8001ac2 <HAL_HCD_Start>
 80076b0:	4603      	mov	r3, r0
 80076b2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
 80076b6:	4618      	mov	r0, r3
 80076b8:	f000 f95c 	bl	8007974 <USBH_Get_USB_Status>
 80076bc:	4603      	mov	r3, r0
 80076be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b084      	sub	sp, #16
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076d2:	2300      	movs	r3, #0
 80076d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076d6:	2300      	movs	r3, #0
 80076d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7fa fa11 	bl	8001b08 <HAL_HCD_Stop>
 80076e6:	4603      	mov	r3, r0
 80076e8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076ea:	7bfb      	ldrb	r3, [r7, #15]
 80076ec:	4618      	mov	r0, r3
 80076ee:	f000 f941 	bl	8007974 <USBH_Get_USB_Status>
 80076f2:	4603      	mov	r3, r0
 80076f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007708:	2301      	movs	r3, #1
 800770a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007712:	4618      	mov	r0, r3
 8007714:	f7fa fa59 	bl	8001bca <HAL_HCD_GetCurrentSpeed>
 8007718:	4603      	mov	r3, r0
 800771a:	2b02      	cmp	r3, #2
 800771c:	d00c      	beq.n	8007738 <USBH_LL_GetSpeed+0x38>
 800771e:	2b02      	cmp	r3, #2
 8007720:	d80d      	bhi.n	800773e <USBH_LL_GetSpeed+0x3e>
 8007722:	2b00      	cmp	r3, #0
 8007724:	d002      	beq.n	800772c <USBH_LL_GetSpeed+0x2c>
 8007726:	2b01      	cmp	r3, #1
 8007728:	d003      	beq.n	8007732 <USBH_LL_GetSpeed+0x32>
 800772a:	e008      	b.n	800773e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800772c:	2300      	movs	r3, #0
 800772e:	73fb      	strb	r3, [r7, #15]
    break;
 8007730:	e008      	b.n	8007744 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007732:	2301      	movs	r3, #1
 8007734:	73fb      	strb	r3, [r7, #15]
    break;
 8007736:	e005      	b.n	8007744 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007738:	2302      	movs	r3, #2
 800773a:	73fb      	strb	r3, [r7, #15]
    break;
 800773c:	e002      	b.n	8007744 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800773e:	2301      	movs	r3, #1
 8007740:	73fb      	strb	r3, [r7, #15]
    break;
 8007742:	bf00      	nop
  }
  return  speed;
 8007744:	7bfb      	ldrb	r3, [r7, #15]
}
 8007746:	4618      	mov	r0, r3
 8007748:	3710      	adds	r7, #16
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b084      	sub	sp, #16
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007756:	2300      	movs	r3, #0
 8007758:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800775a:	2300      	movs	r3, #0
 800775c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007764:	4618      	mov	r0, r3
 8007766:	f7fa f9ec 	bl	8001b42 <HAL_HCD_ResetPort>
 800776a:	4603      	mov	r3, r0
 800776c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800776e:	7bfb      	ldrb	r3, [r7, #15]
 8007770:	4618      	mov	r0, r3
 8007772:	f000 f8ff 	bl	8007974 <USBH_Get_USB_Status>
 8007776:	4603      	mov	r3, r0
 8007778:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800777a:	7bbb      	ldrb	r3, [r7, #14]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	460b      	mov	r3, r1
 800778e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007796:	78fa      	ldrb	r2, [r7, #3]
 8007798:	4611      	mov	r1, r2
 800779a:	4618      	mov	r0, r3
 800779c:	f7fa f9f3 	bl	8001b86 <HAL_HCD_HC_GetXferCount>
 80077a0:	4603      	mov	r3, r0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80077aa:	b590      	push	{r4, r7, lr}
 80077ac:	b089      	sub	sp, #36	; 0x24
 80077ae:	af04      	add	r7, sp, #16
 80077b0:	6078      	str	r0, [r7, #4]
 80077b2:	4608      	mov	r0, r1
 80077b4:	4611      	mov	r1, r2
 80077b6:	461a      	mov	r2, r3
 80077b8:	4603      	mov	r3, r0
 80077ba:	70fb      	strb	r3, [r7, #3]
 80077bc:	460b      	mov	r3, r1
 80077be:	70bb      	strb	r3, [r7, #2]
 80077c0:	4613      	mov	r3, r2
 80077c2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077c4:	2300      	movs	r3, #0
 80077c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077c8:	2300      	movs	r3, #0
 80077ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80077d2:	787c      	ldrb	r4, [r7, #1]
 80077d4:	78ba      	ldrb	r2, [r7, #2]
 80077d6:	78f9      	ldrb	r1, [r7, #3]
 80077d8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077da:	9302      	str	r3, [sp, #8]
 80077dc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80077e0:	9301      	str	r3, [sp, #4]
 80077e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80077e6:	9300      	str	r3, [sp, #0]
 80077e8:	4623      	mov	r3, r4
 80077ea:	f7f9 fe56 	bl	800149a <HAL_HCD_HC_Init>
 80077ee:	4603      	mov	r3, r0
 80077f0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80077f2:	7bfb      	ldrb	r3, [r7, #15]
 80077f4:	4618      	mov	r0, r3
 80077f6:	f000 f8bd 	bl	8007974 <USBH_Get_USB_Status>
 80077fa:	4603      	mov	r3, r0
 80077fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80077fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8007800:	4618      	mov	r0, r3
 8007802:	3714      	adds	r7, #20
 8007804:	46bd      	mov	sp, r7
 8007806:	bd90      	pop	{r4, r7, pc}

08007808 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007814:	2300      	movs	r3, #0
 8007816:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007818:	2300      	movs	r3, #0
 800781a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007822:	78fa      	ldrb	r2, [r7, #3]
 8007824:	4611      	mov	r1, r2
 8007826:	4618      	mov	r0, r3
 8007828:	f7f9 fec6 	bl	80015b8 <HAL_HCD_HC_Halt>
 800782c:	4603      	mov	r3, r0
 800782e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007830:	7bfb      	ldrb	r3, [r7, #15]
 8007832:	4618      	mov	r0, r3
 8007834:	f000 f89e 	bl	8007974 <USBH_Get_USB_Status>
 8007838:	4603      	mov	r3, r0
 800783a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800783c:	7bbb      	ldrb	r3, [r7, #14]
}
 800783e:	4618      	mov	r0, r3
 8007840:	3710      	adds	r7, #16
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007846:	b590      	push	{r4, r7, lr}
 8007848:	b089      	sub	sp, #36	; 0x24
 800784a:	af04      	add	r7, sp, #16
 800784c:	6078      	str	r0, [r7, #4]
 800784e:	4608      	mov	r0, r1
 8007850:	4611      	mov	r1, r2
 8007852:	461a      	mov	r2, r3
 8007854:	4603      	mov	r3, r0
 8007856:	70fb      	strb	r3, [r7, #3]
 8007858:	460b      	mov	r3, r1
 800785a:	70bb      	strb	r3, [r7, #2]
 800785c:	4613      	mov	r3, r2
 800785e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007860:	2300      	movs	r3, #0
 8007862:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007864:	2300      	movs	r3, #0
 8007866:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800786e:	787c      	ldrb	r4, [r7, #1]
 8007870:	78ba      	ldrb	r2, [r7, #2]
 8007872:	78f9      	ldrb	r1, [r7, #3]
 8007874:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007878:	9303      	str	r3, [sp, #12]
 800787a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800787c:	9302      	str	r3, [sp, #8]
 800787e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007880:	9301      	str	r3, [sp, #4]
 8007882:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007886:	9300      	str	r3, [sp, #0]
 8007888:	4623      	mov	r3, r4
 800788a:	f7f9 feb9 	bl	8001600 <HAL_HCD_HC_SubmitRequest>
 800788e:	4603      	mov	r3, r0
 8007890:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007892:	7bfb      	ldrb	r3, [r7, #15]
 8007894:	4618      	mov	r0, r3
 8007896:	f000 f86d 	bl	8007974 <USBH_Get_USB_Status>
 800789a:	4603      	mov	r3, r0
 800789c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800789e:	7bbb      	ldrb	r3, [r7, #14]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd90      	pop	{r4, r7, pc}

080078a8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	460b      	mov	r3, r1
 80078b2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80078ba:	78fa      	ldrb	r2, [r7, #3]
 80078bc:	4611      	mov	r1, r2
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fa f94d 	bl	8001b5e <HAL_HCD_HC_GetURBState>
 80078c4:	4603      	mov	r3, r0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3708      	adds	r7, #8
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b082      	sub	sp, #8
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
 80078d6:	460b      	mov	r3, r1
 80078d8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d103      	bne.n	80078ec <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80078e4:	78fb      	ldrb	r3, [r7, #3]
 80078e6:	4618      	mov	r0, r3
 80078e8:	f000 f870 	bl	80079cc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80078ec:	20c8      	movs	r0, #200	; 0xc8
 80078ee:	f7f9 fa6d 	bl	8000dcc <HAL_Delay>
  return USBH_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3708      	adds	r7, #8
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	460b      	mov	r3, r1
 8007906:	70fb      	strb	r3, [r7, #3]
 8007908:	4613      	mov	r3, r2
 800790a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007912:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007914:	78fb      	ldrb	r3, [r7, #3]
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	212c      	movs	r1, #44	; 0x2c
 800791a:	fb01 f303 	mul.w	r3, r1, r3
 800791e:	4413      	add	r3, r2
 8007920:	333b      	adds	r3, #59	; 0x3b
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d009      	beq.n	800793c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007928:	78fb      	ldrb	r3, [r7, #3]
 800792a:	68fa      	ldr	r2, [r7, #12]
 800792c:	212c      	movs	r1, #44	; 0x2c
 800792e:	fb01 f303 	mul.w	r3, r1, r3
 8007932:	4413      	add	r3, r2
 8007934:	3354      	adds	r3, #84	; 0x54
 8007936:	78ba      	ldrb	r2, [r7, #2]
 8007938:	701a      	strb	r2, [r3, #0]
 800793a:	e008      	b.n	800794e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800793c:	78fb      	ldrb	r3, [r7, #3]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	212c      	movs	r1, #44	; 0x2c
 8007942:	fb01 f303 	mul.w	r3, r1, r3
 8007946:	4413      	add	r3, r2
 8007948:	3355      	adds	r3, #85	; 0x55
 800794a:	78ba      	ldrb	r2, [r7, #2]
 800794c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800794e:	2300      	movs	r3, #0
}
 8007950:	4618      	mov	r0, r3
 8007952:	3714      	adds	r7, #20
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7f9 fa31 	bl	8000dcc <HAL_Delay>
}
 800796a:	bf00      	nop
 800796c:	3708      	adds	r7, #8
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
	...

08007974 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	4603      	mov	r3, r0
 800797c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800797e:	2300      	movs	r3, #0
 8007980:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007982:	79fb      	ldrb	r3, [r7, #7]
 8007984:	2b03      	cmp	r3, #3
 8007986:	d817      	bhi.n	80079b8 <USBH_Get_USB_Status+0x44>
 8007988:	a201      	add	r2, pc, #4	; (adr r2, 8007990 <USBH_Get_USB_Status+0x1c>)
 800798a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800798e:	bf00      	nop
 8007990:	080079a1 	.word	0x080079a1
 8007994:	080079a7 	.word	0x080079a7
 8007998:	080079ad 	.word	0x080079ad
 800799c:	080079b3 	.word	0x080079b3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	73fb      	strb	r3, [r7, #15]
    break;
 80079a4:	e00b      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80079a6:	2302      	movs	r3, #2
 80079a8:	73fb      	strb	r3, [r7, #15]
    break;
 80079aa:	e008      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80079ac:	2301      	movs	r3, #1
 80079ae:	73fb      	strb	r3, [r7, #15]
    break;
 80079b0:	e005      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80079b2:	2302      	movs	r3, #2
 80079b4:	73fb      	strb	r3, [r7, #15]
    break;
 80079b6:	e002      	b.n	80079be <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80079b8:	2302      	movs	r3, #2
 80079ba:	73fb      	strb	r3, [r7, #15]
    break;
 80079bc:	bf00      	nop
  }
  return usb_status;
 80079be:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3714      	adds	r7, #20
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	4603      	mov	r3, r0
 80079d4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80079d6:	79fb      	ldrb	r3, [r7, #7]
 80079d8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80079da:	79fb      	ldrb	r3, [r7, #7]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d102      	bne.n	80079e6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80079e0:	2300      	movs	r3, #0
 80079e2:	73fb      	strb	r3, [r7, #15]
 80079e4:	e001      	b.n	80079ea <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80079e6:	2301      	movs	r3, #1
 80079e8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80079ea:	7bfb      	ldrb	r3, [r7, #15]
 80079ec:	461a      	mov	r2, r3
 80079ee:	2101      	movs	r1, #1
 80079f0:	4803      	ldr	r0, [pc, #12]	; (8007a00 <MX_DriverVbusFS+0x34>)
 80079f2:	f7f9 fcbd 	bl	8001370 <HAL_GPIO_WritePin>
}
 80079f6:	bf00      	nop
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}
 80079fe:	bf00      	nop
 8007a00:	40020800 	.word	0x40020800

08007a04 <__errno>:
 8007a04:	4b01      	ldr	r3, [pc, #4]	; (8007a0c <__errno+0x8>)
 8007a06:	6818      	ldr	r0, [r3, #0]
 8007a08:	4770      	bx	lr
 8007a0a:	bf00      	nop
 8007a0c:	2000002c 	.word	0x2000002c

08007a10 <__libc_init_array>:
 8007a10:	b570      	push	{r4, r5, r6, lr}
 8007a12:	4d0d      	ldr	r5, [pc, #52]	; (8007a48 <__libc_init_array+0x38>)
 8007a14:	4c0d      	ldr	r4, [pc, #52]	; (8007a4c <__libc_init_array+0x3c>)
 8007a16:	1b64      	subs	r4, r4, r5
 8007a18:	10a4      	asrs	r4, r4, #2
 8007a1a:	2600      	movs	r6, #0
 8007a1c:	42a6      	cmp	r6, r4
 8007a1e:	d109      	bne.n	8007a34 <__libc_init_array+0x24>
 8007a20:	4d0b      	ldr	r5, [pc, #44]	; (8007a50 <__libc_init_array+0x40>)
 8007a22:	4c0c      	ldr	r4, [pc, #48]	; (8007a54 <__libc_init_array+0x44>)
 8007a24:	f000 f92e 	bl	8007c84 <_init>
 8007a28:	1b64      	subs	r4, r4, r5
 8007a2a:	10a4      	asrs	r4, r4, #2
 8007a2c:	2600      	movs	r6, #0
 8007a2e:	42a6      	cmp	r6, r4
 8007a30:	d105      	bne.n	8007a3e <__libc_init_array+0x2e>
 8007a32:	bd70      	pop	{r4, r5, r6, pc}
 8007a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a38:	4798      	blx	r3
 8007a3a:	3601      	adds	r6, #1
 8007a3c:	e7ee      	b.n	8007a1c <__libc_init_array+0xc>
 8007a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a42:	4798      	blx	r3
 8007a44:	3601      	adds	r6, #1
 8007a46:	e7f2      	b.n	8007a2e <__libc_init_array+0x1e>
 8007a48:	08007cc0 	.word	0x08007cc0
 8007a4c:	08007cc0 	.word	0x08007cc0
 8007a50:	08007cc0 	.word	0x08007cc0
 8007a54:	08007cc4 	.word	0x08007cc4

08007a58 <malloc>:
 8007a58:	4b02      	ldr	r3, [pc, #8]	; (8007a64 <malloc+0xc>)
 8007a5a:	4601      	mov	r1, r0
 8007a5c:	6818      	ldr	r0, [r3, #0]
 8007a5e:	f000 b87f 	b.w	8007b60 <_malloc_r>
 8007a62:	bf00      	nop
 8007a64:	2000002c 	.word	0x2000002c

08007a68 <free>:
 8007a68:	4b02      	ldr	r3, [pc, #8]	; (8007a74 <free+0xc>)
 8007a6a:	4601      	mov	r1, r0
 8007a6c:	6818      	ldr	r0, [r3, #0]
 8007a6e:	f000 b80b 	b.w	8007a88 <_free_r>
 8007a72:	bf00      	nop
 8007a74:	2000002c 	.word	0x2000002c

08007a78 <memset>:
 8007a78:	4402      	add	r2, r0
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d100      	bne.n	8007a82 <memset+0xa>
 8007a80:	4770      	bx	lr
 8007a82:	f803 1b01 	strb.w	r1, [r3], #1
 8007a86:	e7f9      	b.n	8007a7c <memset+0x4>

08007a88 <_free_r>:
 8007a88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a8a:	2900      	cmp	r1, #0
 8007a8c:	d044      	beq.n	8007b18 <_free_r+0x90>
 8007a8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a92:	9001      	str	r0, [sp, #4]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f1a1 0404 	sub.w	r4, r1, #4
 8007a9a:	bfb8      	it	lt
 8007a9c:	18e4      	addlt	r4, r4, r3
 8007a9e:	f000 f8e3 	bl	8007c68 <__malloc_lock>
 8007aa2:	4a1e      	ldr	r2, [pc, #120]	; (8007b1c <_free_r+0x94>)
 8007aa4:	9801      	ldr	r0, [sp, #4]
 8007aa6:	6813      	ldr	r3, [r2, #0]
 8007aa8:	b933      	cbnz	r3, 8007ab8 <_free_r+0x30>
 8007aaa:	6063      	str	r3, [r4, #4]
 8007aac:	6014      	str	r4, [r2, #0]
 8007aae:	b003      	add	sp, #12
 8007ab0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ab4:	f000 b8de 	b.w	8007c74 <__malloc_unlock>
 8007ab8:	42a3      	cmp	r3, r4
 8007aba:	d908      	bls.n	8007ace <_free_r+0x46>
 8007abc:	6825      	ldr	r5, [r4, #0]
 8007abe:	1961      	adds	r1, r4, r5
 8007ac0:	428b      	cmp	r3, r1
 8007ac2:	bf01      	itttt	eq
 8007ac4:	6819      	ldreq	r1, [r3, #0]
 8007ac6:	685b      	ldreq	r3, [r3, #4]
 8007ac8:	1949      	addeq	r1, r1, r5
 8007aca:	6021      	streq	r1, [r4, #0]
 8007acc:	e7ed      	b.n	8007aaa <_free_r+0x22>
 8007ace:	461a      	mov	r2, r3
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	b10b      	cbz	r3, 8007ad8 <_free_r+0x50>
 8007ad4:	42a3      	cmp	r3, r4
 8007ad6:	d9fa      	bls.n	8007ace <_free_r+0x46>
 8007ad8:	6811      	ldr	r1, [r2, #0]
 8007ada:	1855      	adds	r5, r2, r1
 8007adc:	42a5      	cmp	r5, r4
 8007ade:	d10b      	bne.n	8007af8 <_free_r+0x70>
 8007ae0:	6824      	ldr	r4, [r4, #0]
 8007ae2:	4421      	add	r1, r4
 8007ae4:	1854      	adds	r4, r2, r1
 8007ae6:	42a3      	cmp	r3, r4
 8007ae8:	6011      	str	r1, [r2, #0]
 8007aea:	d1e0      	bne.n	8007aae <_free_r+0x26>
 8007aec:	681c      	ldr	r4, [r3, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	6053      	str	r3, [r2, #4]
 8007af2:	4421      	add	r1, r4
 8007af4:	6011      	str	r1, [r2, #0]
 8007af6:	e7da      	b.n	8007aae <_free_r+0x26>
 8007af8:	d902      	bls.n	8007b00 <_free_r+0x78>
 8007afa:	230c      	movs	r3, #12
 8007afc:	6003      	str	r3, [r0, #0]
 8007afe:	e7d6      	b.n	8007aae <_free_r+0x26>
 8007b00:	6825      	ldr	r5, [r4, #0]
 8007b02:	1961      	adds	r1, r4, r5
 8007b04:	428b      	cmp	r3, r1
 8007b06:	bf04      	itt	eq
 8007b08:	6819      	ldreq	r1, [r3, #0]
 8007b0a:	685b      	ldreq	r3, [r3, #4]
 8007b0c:	6063      	str	r3, [r4, #4]
 8007b0e:	bf04      	itt	eq
 8007b10:	1949      	addeq	r1, r1, r5
 8007b12:	6021      	streq	r1, [r4, #0]
 8007b14:	6054      	str	r4, [r2, #4]
 8007b16:	e7ca      	b.n	8007aae <_free_r+0x26>
 8007b18:	b003      	add	sp, #12
 8007b1a:	bd30      	pop	{r4, r5, pc}
 8007b1c:	20000888 	.word	0x20000888

08007b20 <sbrk_aligned>:
 8007b20:	b570      	push	{r4, r5, r6, lr}
 8007b22:	4e0e      	ldr	r6, [pc, #56]	; (8007b5c <sbrk_aligned+0x3c>)
 8007b24:	460c      	mov	r4, r1
 8007b26:	6831      	ldr	r1, [r6, #0]
 8007b28:	4605      	mov	r5, r0
 8007b2a:	b911      	cbnz	r1, 8007b32 <sbrk_aligned+0x12>
 8007b2c:	f000 f88c 	bl	8007c48 <_sbrk_r>
 8007b30:	6030      	str	r0, [r6, #0]
 8007b32:	4621      	mov	r1, r4
 8007b34:	4628      	mov	r0, r5
 8007b36:	f000 f887 	bl	8007c48 <_sbrk_r>
 8007b3a:	1c43      	adds	r3, r0, #1
 8007b3c:	d00a      	beq.n	8007b54 <sbrk_aligned+0x34>
 8007b3e:	1cc4      	adds	r4, r0, #3
 8007b40:	f024 0403 	bic.w	r4, r4, #3
 8007b44:	42a0      	cmp	r0, r4
 8007b46:	d007      	beq.n	8007b58 <sbrk_aligned+0x38>
 8007b48:	1a21      	subs	r1, r4, r0
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f000 f87c 	bl	8007c48 <_sbrk_r>
 8007b50:	3001      	adds	r0, #1
 8007b52:	d101      	bne.n	8007b58 <sbrk_aligned+0x38>
 8007b54:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007b58:	4620      	mov	r0, r4
 8007b5a:	bd70      	pop	{r4, r5, r6, pc}
 8007b5c:	2000088c 	.word	0x2000088c

08007b60 <_malloc_r>:
 8007b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b64:	1ccd      	adds	r5, r1, #3
 8007b66:	f025 0503 	bic.w	r5, r5, #3
 8007b6a:	3508      	adds	r5, #8
 8007b6c:	2d0c      	cmp	r5, #12
 8007b6e:	bf38      	it	cc
 8007b70:	250c      	movcc	r5, #12
 8007b72:	2d00      	cmp	r5, #0
 8007b74:	4607      	mov	r7, r0
 8007b76:	db01      	blt.n	8007b7c <_malloc_r+0x1c>
 8007b78:	42a9      	cmp	r1, r5
 8007b7a:	d905      	bls.n	8007b88 <_malloc_r+0x28>
 8007b7c:	230c      	movs	r3, #12
 8007b7e:	603b      	str	r3, [r7, #0]
 8007b80:	2600      	movs	r6, #0
 8007b82:	4630      	mov	r0, r6
 8007b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b88:	4e2e      	ldr	r6, [pc, #184]	; (8007c44 <_malloc_r+0xe4>)
 8007b8a:	f000 f86d 	bl	8007c68 <__malloc_lock>
 8007b8e:	6833      	ldr	r3, [r6, #0]
 8007b90:	461c      	mov	r4, r3
 8007b92:	bb34      	cbnz	r4, 8007be2 <_malloc_r+0x82>
 8007b94:	4629      	mov	r1, r5
 8007b96:	4638      	mov	r0, r7
 8007b98:	f7ff ffc2 	bl	8007b20 <sbrk_aligned>
 8007b9c:	1c43      	adds	r3, r0, #1
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	d14d      	bne.n	8007c3e <_malloc_r+0xde>
 8007ba2:	6834      	ldr	r4, [r6, #0]
 8007ba4:	4626      	mov	r6, r4
 8007ba6:	2e00      	cmp	r6, #0
 8007ba8:	d140      	bne.n	8007c2c <_malloc_r+0xcc>
 8007baa:	6823      	ldr	r3, [r4, #0]
 8007bac:	4631      	mov	r1, r6
 8007bae:	4638      	mov	r0, r7
 8007bb0:	eb04 0803 	add.w	r8, r4, r3
 8007bb4:	f000 f848 	bl	8007c48 <_sbrk_r>
 8007bb8:	4580      	cmp	r8, r0
 8007bba:	d13a      	bne.n	8007c32 <_malloc_r+0xd2>
 8007bbc:	6821      	ldr	r1, [r4, #0]
 8007bbe:	3503      	adds	r5, #3
 8007bc0:	1a6d      	subs	r5, r5, r1
 8007bc2:	f025 0503 	bic.w	r5, r5, #3
 8007bc6:	3508      	adds	r5, #8
 8007bc8:	2d0c      	cmp	r5, #12
 8007bca:	bf38      	it	cc
 8007bcc:	250c      	movcc	r5, #12
 8007bce:	4629      	mov	r1, r5
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7ff ffa5 	bl	8007b20 <sbrk_aligned>
 8007bd6:	3001      	adds	r0, #1
 8007bd8:	d02b      	beq.n	8007c32 <_malloc_r+0xd2>
 8007bda:	6823      	ldr	r3, [r4, #0]
 8007bdc:	442b      	add	r3, r5
 8007bde:	6023      	str	r3, [r4, #0]
 8007be0:	e00e      	b.n	8007c00 <_malloc_r+0xa0>
 8007be2:	6822      	ldr	r2, [r4, #0]
 8007be4:	1b52      	subs	r2, r2, r5
 8007be6:	d41e      	bmi.n	8007c26 <_malloc_r+0xc6>
 8007be8:	2a0b      	cmp	r2, #11
 8007bea:	d916      	bls.n	8007c1a <_malloc_r+0xba>
 8007bec:	1961      	adds	r1, r4, r5
 8007bee:	42a3      	cmp	r3, r4
 8007bf0:	6025      	str	r5, [r4, #0]
 8007bf2:	bf18      	it	ne
 8007bf4:	6059      	strne	r1, [r3, #4]
 8007bf6:	6863      	ldr	r3, [r4, #4]
 8007bf8:	bf08      	it	eq
 8007bfa:	6031      	streq	r1, [r6, #0]
 8007bfc:	5162      	str	r2, [r4, r5]
 8007bfe:	604b      	str	r3, [r1, #4]
 8007c00:	4638      	mov	r0, r7
 8007c02:	f104 060b 	add.w	r6, r4, #11
 8007c06:	f000 f835 	bl	8007c74 <__malloc_unlock>
 8007c0a:	f026 0607 	bic.w	r6, r6, #7
 8007c0e:	1d23      	adds	r3, r4, #4
 8007c10:	1af2      	subs	r2, r6, r3
 8007c12:	d0b6      	beq.n	8007b82 <_malloc_r+0x22>
 8007c14:	1b9b      	subs	r3, r3, r6
 8007c16:	50a3      	str	r3, [r4, r2]
 8007c18:	e7b3      	b.n	8007b82 <_malloc_r+0x22>
 8007c1a:	6862      	ldr	r2, [r4, #4]
 8007c1c:	42a3      	cmp	r3, r4
 8007c1e:	bf0c      	ite	eq
 8007c20:	6032      	streq	r2, [r6, #0]
 8007c22:	605a      	strne	r2, [r3, #4]
 8007c24:	e7ec      	b.n	8007c00 <_malloc_r+0xa0>
 8007c26:	4623      	mov	r3, r4
 8007c28:	6864      	ldr	r4, [r4, #4]
 8007c2a:	e7b2      	b.n	8007b92 <_malloc_r+0x32>
 8007c2c:	4634      	mov	r4, r6
 8007c2e:	6876      	ldr	r6, [r6, #4]
 8007c30:	e7b9      	b.n	8007ba6 <_malloc_r+0x46>
 8007c32:	230c      	movs	r3, #12
 8007c34:	603b      	str	r3, [r7, #0]
 8007c36:	4638      	mov	r0, r7
 8007c38:	f000 f81c 	bl	8007c74 <__malloc_unlock>
 8007c3c:	e7a1      	b.n	8007b82 <_malloc_r+0x22>
 8007c3e:	6025      	str	r5, [r4, #0]
 8007c40:	e7de      	b.n	8007c00 <_malloc_r+0xa0>
 8007c42:	bf00      	nop
 8007c44:	20000888 	.word	0x20000888

08007c48 <_sbrk_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4d06      	ldr	r5, [pc, #24]	; (8007c64 <_sbrk_r+0x1c>)
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4604      	mov	r4, r0
 8007c50:	4608      	mov	r0, r1
 8007c52:	602b      	str	r3, [r5, #0]
 8007c54:	f7f8 ffd6 	bl	8000c04 <_sbrk>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	d102      	bne.n	8007c62 <_sbrk_r+0x1a>
 8007c5c:	682b      	ldr	r3, [r5, #0]
 8007c5e:	b103      	cbz	r3, 8007c62 <_sbrk_r+0x1a>
 8007c60:	6023      	str	r3, [r4, #0]
 8007c62:	bd38      	pop	{r3, r4, r5, pc}
 8007c64:	20000890 	.word	0x20000890

08007c68 <__malloc_lock>:
 8007c68:	4801      	ldr	r0, [pc, #4]	; (8007c70 <__malloc_lock+0x8>)
 8007c6a:	f000 b809 	b.w	8007c80 <__retarget_lock_acquire_recursive>
 8007c6e:	bf00      	nop
 8007c70:	20000894 	.word	0x20000894

08007c74 <__malloc_unlock>:
 8007c74:	4801      	ldr	r0, [pc, #4]	; (8007c7c <__malloc_unlock+0x8>)
 8007c76:	f000 b804 	b.w	8007c82 <__retarget_lock_release_recursive>
 8007c7a:	bf00      	nop
 8007c7c:	20000894 	.word	0x20000894

08007c80 <__retarget_lock_acquire_recursive>:
 8007c80:	4770      	bx	lr

08007c82 <__retarget_lock_release_recursive>:
 8007c82:	4770      	bx	lr

08007c84 <_init>:
 8007c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c86:	bf00      	nop
 8007c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c8a:	bc08      	pop	{r3}
 8007c8c:	469e      	mov	lr, r3
 8007c8e:	4770      	bx	lr

08007c90 <_fini>:
 8007c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c92:	bf00      	nop
 8007c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c96:	bc08      	pop	{r3}
 8007c98:	469e      	mov	lr, r3
 8007c9a:	4770      	bx	lr
