// Seed: 1691408137
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri  id_2,
    output tri0 id_3,
    output tri0 id_4
);
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd83
) (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3
    , id_7,
    input tri _id_4,
    output logic id_5
);
  task id_8;
    int [-1 : ""] id_9;
    id_5 = ~id_9;
  endtask
  wire id_10;
  logic [1 : id_4] id_11;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_3,
      id_3
  );
  logic id_12;
  assign id_8 = id_11[""==-1];
  or primCall (id_3, id_9, id_1, id_2, id_8, id_10, id_7, id_11);
endmodule
