[2025-09-18 08:25:35] START suite=qualcomm_srv trace=srv613_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv613_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2618839 heartbeat IPC: 3.818 cumulative IPC: 3.818 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5060908 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5060908 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5060909 heartbeat IPC: 4.095 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13661691 heartbeat IPC: 1.163 cumulative IPC: 1.163 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22286423 heartbeat IPC: 1.159 cumulative IPC: 1.161 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 30960788 heartbeat IPC: 1.153 cumulative IPC: 1.158 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 39455976 heartbeat IPC: 1.177 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 48008449 heartbeat IPC: 1.169 cumulative IPC: 1.164 (Simulation time: 00 hr 06 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv613_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000022 cycles: 56198241 heartbeat IPC: 1.221 cumulative IPC: 1.173 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 64710567 heartbeat IPC: 1.175 cumulative IPC: 1.174 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 73245120 heartbeat IPC: 1.172 cumulative IPC: 1.173 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 81932670 heartbeat IPC: 1.151 cumulative IPC: 1.171 (Simulation time: 00 hr 11 min 25 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85501893 cumulative IPC: 1.17 (Simulation time: 00 hr 12 min 34 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85501893 cumulative IPC: 1.17 (Simulation time: 00 hr 12 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv613_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.17 instructions: 100000002 cycles: 85501893
CPU 0 Branch Prediction Accuracy: 91.54% MPKI: 14.96 Average ROB Occupancy at Mispredict: 27.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2867
BRANCH_INDIRECT: 0.4169
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7451
BRANCH_INDIRECT_CALL: 0.5162
BRANCH_RETURN: 0.4789


====Backend Stall Breakdown====
ROB_STALL: 123004
LQ_STALL: 0
SQ_STALL: 589884


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 110.31579
REPLAY_LOAD: 48.23567
NON_REPLAY_LOAD: 11.192057

== Total ==
ADDR_TRANS: 12576
REPLAY_LOAD: 7573
NON_REPLAY_LOAD: 102855

== Counts ==
ADDR_TRANS: 114
REPLAY_LOAD: 157
NON_REPLAY_LOAD: 9190

cpu0->cpu0_STLB TOTAL        ACCESS:    1771939 HIT:    1766191 MISS:       5748 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1771939 HIT:    1766191 MISS:       5748 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 187.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8117588 HIT:    7030754 MISS:    1086834 MSHR_MERGE:      81030
cpu0->cpu0_L2C LOAD         ACCESS:    6299403 HIT:    5491311 MISS:     808092 MSHR_MERGE:      12597
cpu0->cpu0_L2C RFO          ACCESS:     544089 HIT:     405931 MISS:     138158 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     329772 HIT:     207026 MISS:     122746 MSHR_MERGE:      68433
cpu0->cpu0_L2C WRITE        ACCESS:     934010 HIT:     924840 MISS:       9170 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10314 HIT:       1646 MISS:       8668 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     402735 ISSUED:     202452 USEFUL:      12643 USELESS:      10891
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14474142 HIT:    8049657 MISS:    6424485 MSHR_MERGE:    1551998
cpu0->cpu0_L1I LOAD         ACCESS:   14474142 HIT:    8049657 MISS:    6424485 MSHR_MERGE:    1551998
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30442803 HIT:   26809483 MISS:    3633320 MSHR_MERGE:    1492824
cpu0->cpu0_L1D LOAD         ACCESS:   16840566 HIT:   15056646 MISS:    1783920 MSHR_MERGE:     356968
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     584051 HIT:     337184 MISS:     246867 MSHR_MERGE:      87744
cpu0->cpu0_L1D WRITE        ACCESS:   13006303 HIT:   11414096 MISS:    1592207 MSHR_MERGE:    1048100
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11883 HIT:       1557 MISS:      10326 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:     834360 ISSUED:     584051 USEFUL:      33305 USELESS:      43362
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12082629 HIT:   10340382 MISS:    1742247 MSHR_MERGE:     878373
cpu0->cpu0_ITLB LOAD         ACCESS:   12082629 HIT:   10340382 MISS:    1742247 MSHR_MERGE:     878373
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.156 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28247123 HIT:   27029662 MISS:    1217461 MSHR_MERGE:     309395
cpu0->cpu0_DTLB LOAD         ACCESS:   28247123 HIT:   27029662 MISS:    1217461 MSHR_MERGE:     309395
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.041 cycles
cpu0->LLC TOTAL        ACCESS:    1203814 HIT:    1127131 MISS:      76683 MSHR_MERGE:       2053
cpu0->LLC LOAD         ACCESS:     795495 HIT:     771232 MISS:      24263 MSHR_MERGE:        241
cpu0->LLC RFO          ACCESS:     138158 HIT:     103267 MISS:      34891 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      54313 HIT:      41350 MISS:      12963 MSHR_MERGE:       1812
cpu0->LLC WRITE        ACCESS:     207180 HIT:     206845 MISS:        335 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8668 HIT:       4437 MISS:       4231 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2997
  ROW_BUFFER_MISS:      71292
  AVG DBUS CONGESTED CYCLE: 3.68
Channel 0 WQ ROW_BUFFER_HIT:       1763
  ROW_BUFFER_MISS:      31483
  FULL:          0
Channel 0 REFRESHES ISSUED:       7125

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       528080       417600        80685         4474
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          459          461          214
  STLB miss resolved @ L2C                0          454          542          669          133
  STLB miss resolved @ LLC                0          224          464         2446          903
  STLB miss resolved @ MEM                0            3          245         2056         2154

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158332        50489      1147713       121047          672
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          334          147           72
  STLB miss resolved @ L2C                0          275          392           85           11
  STLB miss resolved @ LLC                0           96          317          481          105
  STLB miss resolved @ MEM                0            1          107          291          254
[2025-09-18 08:38:09] END   suite=qualcomm_srv trace=srv613_ap (rc=0)
