git clone --depth 1 --no-tags https://github.com/aktastunahan/Arithmetic-Logic-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365034899
git clone --depth 1 --no-tags https://github.com/lackofdream/32bit-multicycle-mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365514789
git clone --depth 1 --no-tags https://github.com/AndresSanchez117/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365474213
git clone --depth 1 --no-tags https://github.com/x8BADF00D/CMPE125.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364784578
git clone --depth 1 --no-tags https://github.com/x8BADF00D/CMPE140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364781617
git clone --depth 1 --no-tags https://github.com/victor4700/MSEE_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368743788
git clone --depth 1 --no-tags https://github.com/e-Erdem/VSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368696589
git clone --depth 1 --no-tags https://github.com/indhrajith1199/Votingmachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367917387
git clone --depth 1 --no-tags https://github.com/jonathanschroeter/CS-4341-ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367147383
git clone --depth 1 --no-tags https://github.com/Firestarter97/micro-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369413934
git clone --depth 1 --no-tags https://github.com/ber-mun02/SemArq_ProyectoFinal_D12E4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368886580
git clone --depth 1 --no-tags https://github.com/kamahori/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367567470
git clone --depth 1 --no-tags https://github.com/AhmadGon/Advanced-Digital-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366334142
git clone --depth 1 --no-tags https://github.com/afaringhazal/CEIT-LC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365312896
git clone --depth 1 --no-tags https://github.com/preston-Glenn/CE4304_CPU_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366618052
git clone --depth 1 --no-tags https://github.com/LinyueWang/AD7693_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366648522
git clone --depth 1 --no-tags https://github.com/Ghcrghcr/boothmul256_64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366666199
git clone --depth 1 --no-tags https://github.com/Nexusoft/nexus-hash-fpga-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366844681
git clone --depth 1 --no-tags https://github.com/jongai/Chips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366921275
git clone --depth 1 --no-tags https://github.com/esteban11519/SistemasEmbebidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366918257
git clone --depth 1 --no-tags https://github.com/suuzen/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374322054
git clone --depth 1 --no-tags https://github.com/lylechan42/DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374379132
git clone --depth 1 --no-tags https://github.com/hsntrq/TwoPlayerTankGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374212378
git clone --depth 1 --no-tags https://github.com/adhilartz/fpgacam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373360989
git clone --depth 1 --no-tags https://github.com/eerielocus/system_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373610167
git clone --depth 1 --no-tags https://github.com/SidhartheneeNayak/1011-Sequence-Detector-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374049455
git clone --depth 1 --no-tags https://github.com/SaiAshwith/Crypto-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371342772
git clone --depth 1 --no-tags https://github.com/Advait13/sky130RTLDesignAndSynthesisWorkshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371439675
git clone --depth 1 --no-tags https://github.com/Atulgupta251/team03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371224833
git clone --depth 1 --no-tags https://github.com/alvin870203/ntu_CA20F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371483773
git clone --depth 1 --no-tags https://github.com/qinfen1127/IP_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372799175
git clone --depth 1 --no-tags https://github.com/sgurkirpal/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370018303
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/MIPS_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370073079
git clone --depth 1 --no-tags https://github.com/Nafis-Mustakim-Taskin/Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369877628
git clone --depth 1 --no-tags https://github.com/ne-egor/qflow_diff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369201373
git clone --depth 1 --no-tags https://github.com/mrazimi99/Pipelined-ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370334580
git clone --depth 1 --no-tags https://github.com/soulrrrrr/NCTU-Computer-Organization-2021-Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370900479
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/Aes_algo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372562042
git clone --depth 1 --no-tags https://github.com/madorskya/alct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370836382
git clone --depth 1 --no-tags https://github.com/klokaj/FLASH_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372067292
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-Alchitry-Verilog-Si7021-temperature.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371100948
git clone --depth 1 --no-tags https://github.com/romulusae/romulus-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371023005
git clone --depth 1 --no-tags https://github.com/Timothysthomas4316/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364241661
git clone --depth 1 --no-tags https://github.com/onagbonoga/onagbonoga.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373586632
git clone --depth 1 --no-tags https://github.com/YC-Vertex/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371940507
git clone --depth 1 --no-tags https://github.com/gitzhangzhao/toy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372791877
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Radio-86RK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373226696
git clone --depth 1 --no-tags https://github.com/standanley/oscillator_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373328510
git clone --depth 1 --no-tags https://github.com/yovikas1730/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371776550
git clone --depth 1 --no-tags https://github.com/raae7742/study-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371376892
git clone --depth 1 --no-tags https://github.com/PrashantMata/Pico_compressed_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373477990
git clone --depth 1 --no-tags https://github.com/tecbarry/git_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374260909
git clone --depth 1 --no-tags https://github.com/martinribelotta/apio-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374209054
git clone --depth 1 --no-tags https://github.com/rogerpease/PYNQSubtractBranchNegative.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374471518
git clone --depth 1 --no-tags https://github.com/russellfiras12/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366195314
git clone --depth 1 --no-tags https://github.com/neovasudeva/Nanium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367456293
git clone --depth 1 --no-tags https://github.com/amar-singh-wisesciencewise/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367612953
git clone --depth 1 --no-tags https://github.com/vonmon2/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370870783
git clone --depth 1 --no-tags https://github.com/mohamedayman15069/Pipelined-RISC-V-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372597682
git clone --depth 1 --no-tags https://github.com/longshiine/COSE222_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372360853
git clone --depth 1 --no-tags https://github.com/MohammadAliKazmi/TLC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369868619
git clone --depth 1 --no-tags https://github.com/Yangxuhao/verilog_lessons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368881217
git clone --depth 1 --no-tags https://github.com/arjun1995237/interesting-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369151597
git clone --depth 1 --no-tags https://github.com/lipijain2/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370009950
git clone --depth 1 --no-tags https://github.com/manig1729/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368955348
git clone --depth 1 --no-tags https://github.com/ponpon1980/N26091607_ponpon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364448995
git clone --depth 1 --no-tags https://github.com/MaxMorning/Seme4CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366982753
git clone --depth 1 --no-tags https://github.com/hudongyue1/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366981391
git clone --depth 1 --no-tags https://github.com/NTUEE-DSD-G1/Pipelined-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369480888
git clone --depth 1 --no-tags https://github.com/MuhmmtKara-zz/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370673078
git clone --depth 1 --no-tags https://github.com/cyanvestige/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365092411
git clone --depth 1 --no-tags https://github.com/CansWang/skywater-130nm-adk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365686332
git clone --depth 1 --no-tags https://github.com/yangyang0611/Raiden.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366798399
git clone --depth 1 --no-tags https://github.com/korey-corkscrew/5-Stage_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372094249
git clone --depth 1 --no-tags https://github.com/3bdlslam/FFT_32_cooly_tukey_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372039670
git clone --depth 1 --no-tags https://github.com/calinbucur/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369275311
git clone --depth 1 --no-tags https://github.com/Sevzera/aoc2-cefet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371483438
git clone --depth 1 --no-tags https://github.com/njomzaismailii/CPU16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373640489
git clone --depth 1 --no-tags https://github.com/craciunoiuc/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373465855
git clone --depth 1 --no-tags https://github.com/habeebasakr/riscvprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365403677
git clone --depth 1 --no-tags https://github.com/ShervinAmbrose/FloatingPointAddition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368287932
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-SDRAM_Pt2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368687541
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364388260
git clone --depth 1 --no-tags https://github.com/KeithLin724/Verilog-Lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364666122
git clone --depth 1 --no-tags https://github.com/SujayAmbekar/Sequence-Generator-Even-Number-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364441431
git clone --depth 1 --no-tags https://github.com/faberc/ece544_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367490323
git clone --depth 1 --no-tags https://github.com/dvarshney1/PACMAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367555154
git clone --depth 1 --no-tags https://github.com/karentp/Validation-bits-Management-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367542115
git clone --depth 1 --no-tags https://github.com/PE-611/I2C-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366964164
git clone --depth 1 --no-tags https://github.com/zappos23/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367283568
git clone --depth 1 --no-tags https://github.com/pixel-debug/Processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370511389
git clone --depth 1 --no-tags https://github.com/BeatrizMartinsA/Processador-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370195409
git clone --depth 1 --no-tags https://github.com/pingzhili/Greedy_Snake-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371891168
git clone --depth 1 --no-tags https://github.com/bmcswee/cpu-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372027106
git clone --depth 1 --no-tags https://github.com/Zebio/ALU-Assincrona.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371146115
git clone --depth 1 --no-tags https://github.com/bmsce-vlsi-projects/32-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372477668
git clone --depth 1 --no-tags https://github.com/haowoo0112/verilog_DW8051_IR_LCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368480583
