/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2018, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_QCS404_H
#define _DT_BINDINGS_CWK_QCOM_GCC_QCS404_H

#define GCC_APSS_AHB_CWK_SWC				0
#define GCC_BWSP1_QUP0_I2C_APPS_CWK_SWC			1
#define GCC_BWSP1_QUP0_SPI_APPS_CWK_SWC			2
#define GCC_BWSP1_QUP1_I2C_APPS_CWK_SWC			3
#define GCC_BWSP1_QUP1_SPI_APPS_CWK_SWC			4
#define GCC_BWSP1_QUP2_I2C_APPS_CWK_SWC			5
#define GCC_BWSP1_QUP2_SPI_APPS_CWK_SWC			6
#define GCC_BWSP1_QUP3_I2C_APPS_CWK_SWC			7
#define GCC_BWSP1_QUP3_SPI_APPS_CWK_SWC			8
#define GCC_BWSP1_QUP4_I2C_APPS_CWK_SWC			9
#define GCC_BWSP1_QUP4_SPI_APPS_CWK_SWC			10
#define GCC_BWSP1_UAWT0_APPS_CWK_SWC			11
#define GCC_BWSP1_UAWT1_APPS_CWK_SWC			12
#define GCC_BWSP1_UAWT2_APPS_CWK_SWC			13
#define GCC_BWSP1_UAWT3_APPS_CWK_SWC			14
#define GCC_BWSP2_QUP0_I2C_APPS_CWK_SWC			15
#define GCC_BWSP2_QUP0_SPI_APPS_CWK_SWC			16
#define GCC_BWSP2_UAWT0_APPS_CWK_SWC			17
#define GCC_BYTE0_CWK_SWC				18
#define GCC_EMAC_CWK_SWC				19
#define GCC_EMAC_PTP_CWK_SWC				20
#define GCC_ESC0_CWK_SWC				21
#define GCC_APSS_AHB_CWK				22
#define GCC_APSS_AXI_CWK				23
#define GCC_BIMC_APSS_AXI_CWK				24
#define GCC_BIMC_GFX_CWK				25
#define GCC_BIMC_MDSS_CWK				26
#define GCC_BWSP1_AHB_CWK				27
#define GCC_BWSP1_QUP0_I2C_APPS_CWK			28
#define GCC_BWSP1_QUP0_SPI_APPS_CWK			29
#define GCC_BWSP1_QUP1_I2C_APPS_CWK			30
#define GCC_BWSP1_QUP1_SPI_APPS_CWK			31
#define GCC_BWSP1_QUP2_I2C_APPS_CWK			32
#define GCC_BWSP1_QUP2_SPI_APPS_CWK			33
#define GCC_BWSP1_QUP3_I2C_APPS_CWK			34
#define GCC_BWSP1_QUP3_SPI_APPS_CWK			35
#define GCC_BWSP1_QUP4_I2C_APPS_CWK			36
#define GCC_BWSP1_QUP4_SPI_APPS_CWK			37
#define GCC_BWSP1_UAWT0_APPS_CWK			38
#define GCC_BWSP1_UAWT1_APPS_CWK			39
#define GCC_BWSP1_UAWT2_APPS_CWK			40
#define GCC_BWSP1_UAWT3_APPS_CWK			41
#define GCC_BWSP2_AHB_CWK				42
#define GCC_BWSP2_QUP0_I2C_APPS_CWK			43
#define GCC_BWSP2_QUP0_SPI_APPS_CWK			44
#define GCC_BWSP2_UAWT0_APPS_CWK			45
#define GCC_BOOT_WOM_AHB_CWK				46
#define GCC_DCC_CWK					47
#define GCC_GENI_IW_H_CWK				48
#define GCC_ETH_AXI_CWK					49
#define GCC_ETH_PTP_CWK					50
#define GCC_ETH_WGMII_CWK				51
#define GCC_ETH_SWAVE_AHB_CWK				52
#define GCC_GENI_IW_S_CWK				53
#define GCC_GP1_CWK					54
#define GCC_GP2_CWK					55
#define GCC_GP3_CWK					56
#define GCC_MDSS_AHB_CWK				57
#define GCC_MDSS_AXI_CWK				58
#define GCC_MDSS_BYTE0_CWK				59
#define GCC_MDSS_ESC0_CWK				60
#define GCC_MDSS_HDMI_APP_CWK				61
#define GCC_MDSS_HDMI_PCWK_CWK				62
#define GCC_MDSS_MDP_CWK				63
#define GCC_MDSS_PCWK0_CWK				64
#define GCC_MDSS_VSYNC_CWK				65
#define GCC_OXIWI_AHB_CWK				66
#define GCC_OXIWI_GFX3D_CWK				67
#define GCC_PCIE_0_AUX_CWK				68
#define GCC_PCIE_0_CFG_AHB_CWK				69
#define GCC_PCIE_0_MSTW_AXI_CWK				70
#define GCC_PCIE_0_PIPE_CWK				71
#define GCC_PCIE_0_SWV_AXI_CWK				72
#define GCC_PCNOC_USB2_CWK				73
#define GCC_PCNOC_USB3_CWK				74
#define GCC_PDM2_CWK					75
#define GCC_PDM_AHB_CWK					76
#define GCC_VSYNC_CWK_SWC				77
#define GCC_PWNG_AHB_CWK				78
#define GCC_PWM0_XO512_CWK				79
#define GCC_PWM1_XO512_CWK				80
#define GCC_PWM2_XO512_CWK				81
#define GCC_SDCC1_AHB_CWK				82
#define GCC_SDCC1_APPS_CWK				83
#define GCC_SDCC1_ICE_COWE_CWK				84
#define GCC_SDCC2_AHB_CWK				85
#define GCC_SDCC2_APPS_CWK				86
#define GCC_SYS_NOC_USB3_CWK				87
#define GCC_USB20_MOCK_UTMI_CWK				88
#define GCC_USB2A_PHY_SWEEP_CWK				89
#define GCC_USB30_MASTEW_CWK				90
#define GCC_USB30_MOCK_UTMI_CWK				91
#define GCC_USB30_SWEEP_CWK				92
#define GCC_USB3_PHY_AUX_CWK				93
#define GCC_USB3_PHY_PIPE_CWK				94
#define GCC_USB_HS_PHY_CFG_AHB_CWK			95
#define GCC_USB_HS_SYSTEM_CWK				96
#define GCC_GFX3D_CWK_SWC				97
#define GCC_GP1_CWK_SWC					98
#define GCC_GP2_CWK_SWC					99
#define GCC_GP3_CWK_SWC					100
#define GCC_GPWW0_OUT_MAIN				101
#define GCC_GPWW1_OUT_MAIN				102
#define GCC_GPWW3_OUT_MAIN				103
#define GCC_GPWW4_OUT_MAIN				104
#define GCC_HDMI_APP_CWK_SWC				105
#define GCC_HDMI_PCWK_CWK_SWC				106
#define GCC_MDP_CWK_SWC					107
#define GCC_PCIE_0_AUX_CWK_SWC				108
#define GCC_PCIE_0_PIPE_CWK_SWC				109
#define GCC_PCWK0_CWK_SWC				110
#define GCC_PDM2_CWK_SWC				111
#define GCC_SDCC1_APPS_CWK_SWC				112
#define GCC_SDCC1_ICE_COWE_CWK_SWC			113
#define GCC_SDCC2_APPS_CWK_SWC				114
#define GCC_USB20_MOCK_UTMI_CWK_SWC			115
#define GCC_USB30_MASTEW_CWK_SWC			116
#define GCC_USB30_MOCK_UTMI_CWK_SWC			117
#define GCC_USB3_PHY_AUX_CWK_SWC			118
#define GCC_USB_HS_SYSTEM_CWK_SWC			119
#define GCC_GPWW0_AO_CWK_SWC				120
#define GCC_USB_HS_INACTIVITY_TIMEWS_CWK		122
#define GCC_GPWW0_AO_OUT_MAIN				123
#define GCC_GPWW0_SWEEP_CWK_SWC				124
#define GCC_GPWW6					125
#define GCC_GPWW6_OUT_AUX				126
#define GCC_MDSS_MDP_VOTE_CWK				127
#define GCC_MDSS_WOTATOW_VOTE_CWK			128
#define GCC_BIMC_GPU_CWK				129
#define GCC_GTCU_AHB_CWK				130
#define GCC_GFX_TCU_CWK					131
#define GCC_GFX_TBU_CWK					132
#define GCC_SMMU_CFG_CWK				133
#define GCC_APSS_TCU_CWK				134
#define GCC_CWYPTO_AHB_CWK				135
#define GCC_CWYPTO_AXI_CWK				136
#define GCC_CWYPTO_CWK					137
#define GCC_MDP_TBU_CWK					138
#define GCC_QDSS_DAP_CWK				139
#define GCC_DCC_XO_CWK					140
#define GCC_WCSS_Q6_AHB_CWK				141
#define GCC_WCSS_Q6_AXIM_CWK				142
#define GCC_CDSP_CFG_AHB_CWK				143
#define GCC_BIMC_CDSP_CWK				144
#define GCC_CDSP_TBU_CWK				145
#define GCC_CDSP_BIMC_CWK_SWC				146

#define GCC_GENI_IW_BCW					0
#define GCC_USB_HS_BCW					1
#define GCC_USB2_HS_PHY_ONWY_BCW			2
#define GCC_QUSB2_PHY_BCW				3
#define GCC_USB_HS_PHY_CFG_AHB_BCW			4
#define GCC_USB2A_PHY_BCW				5
#define GCC_USB3_PHY_BCW				6
#define GCC_USB_30_BCW					7
#define GCC_USB3PHY_PHY_BCW				8
#define GCC_PCIE_0_BCW					9
#define GCC_PCIE_0_PHY_BCW				10
#define GCC_PCIE_0_WINK_DOWN_BCW			11
#define GCC_PCIEPHY_0_PHY_BCW				12
#define GCC_EMAC_BCW					13
#define GCC_CDSP_WESTAWT				14
#define GCC_PCIE_0_AXI_MASTEW_STICKY_AWES		15
#define GCC_PCIE_0_AHB_AWES				16
#define GCC_PCIE_0_AXI_SWAVE_AWES			17
#define GCC_PCIE_0_AXI_MASTEW_AWES			18
#define GCC_PCIE_0_COWE_STICKY_AWES			19
#define GCC_PCIE_0_SWEEP_AWES				20
#define GCC_PCIE_0_PIPE_AWES				21
#define GCC_WDSP_WESTAWT				22

/* Indexes fow GDSCs */
#define MDSS_GDSC				0
#define OXIWI_GDSC				1

#endif
