-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    max_out_TREADY : IN STD_LOGIC;
    min_out_TREADY : IN STD_LOGIC;
    avg_out_TREADY : IN STD_LOGIC;
    out_w : IN STD_LOGIC_VECTOR (30 downto 0);
    mul_ln82 : IN STD_LOGIC_VECTOR (59 downto 0);
    sub199 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_result_ce0 : OUT STD_LOGIC;
    max_result_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    min_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    min_result_ce0 : OUT STD_LOGIC;
    min_result_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    avg_result_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    avg_result_ce0 : OUT STD_LOGIC;
    avg_result_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    sub202 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_out_TVALID : OUT STD_LOGIC;
    max_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    max_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    min_out_TVALID : OUT STD_LOGIC;
    min_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    min_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    avg_out_TVALID : OUT STD_LOGIC;
    avg_out_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    avg_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv60_1 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln98_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal max_out_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal min_out_TDATA_blk_n : STD_LOGIC;
    signal avg_out_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal out_w_cast_fu_286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_w_cast_reg_471 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_reg_476 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln98_1_fu_313_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln98_1_reg_480 : STD_LOGIC_VECTOR (59 downto 0);
    signal icmp_ln99_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_reg_485 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln104_fu_355_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln104_reg_490 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln101_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln101_reg_495 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln101_reg_495_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln99_fu_364_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln99_reg_500 : STD_LOGIC_VECTOR (30 downto 0);
    signal cmp200_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp200_reg_505 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_411_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_reg_510 : STD_LOGIC_VECTOR (13 downto 0);
    signal last_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_reg_530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal zext_ln104_1_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_118 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal y_fu_122 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal select_ln98_1_fu_383_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvar_flatten48_fu_126 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    signal ap_sig_allocacmp_indvar_flatten48_load : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal max_result_ce0_local : STD_LOGIC;
    signal min_result_ce0_local : STD_LOGIC;
    signal avg_result_ce0_local : STD_LOGIC;
    signal zext_ln99_fu_322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln99_fu_331_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln98_2_fu_343_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln98_fu_335_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln104_fu_351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln98_fu_377_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln98_fu_390_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln98_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_398_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component process_images_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component process_images_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten48_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    indvar_flatten48_fu_126 <= ap_const_lv60_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln98_reg_476 = ap_const_lv1_0))) then 
                    indvar_flatten48_fu_126 <= add_ln98_1_reg_480;
                end if;
            end if; 
        end if;
    end process;

    x_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_fu_118 <= ap_const_lv31_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    x_fu_118 <= add_ln99_reg_500;
                end if;
            end if; 
        end if;
    end process;

    y_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    y_fu_122 <= ap_const_lv31_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    y_fu_122 <= select_ln98_1_fu_383_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                add_ln104_reg_510 <= add_ln104_fu_411_p2;
                add_ln99_reg_500 <= add_ln99_fu_364_p2;
                cmp200_reg_505 <= cmp200_fu_406_p2;
                icmp_ln101_reg_495 <= icmp_ln101_fu_359_p2;
                icmp_ln101_reg_495_pp0_iter3_reg <= icmp_ln101_reg_495;
                icmp_ln99_reg_485 <= icmp_ln99_fu_326_p2;
                last_reg_530 <= last_fu_431_p2;
                trunc_ln104_reg_490 <= trunc_ln104_fu_355_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln98_1_reg_480 <= add_ln98_1_fu_313_p2;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln98_reg_476 <= icmp_ln98_fu_308_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                out_w_cast_reg_471 <= out_w_cast_fu_286_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln104_fu_411_p2 <= std_logic_vector(unsigned(tmp_s_fu_398_p3) + unsigned(trunc_ln104_reg_490));
    add_ln98_1_fu_313_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten48_load) + unsigned(ap_const_lv60_1));
    add_ln98_fu_377_p2 <= std_logic_vector(unsigned(y_fu_122) + unsigned(ap_const_lv31_1));
    add_ln99_fu_364_p2 <= std_logic_vector(unsigned(select_ln98_fu_335_p3) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state6_pp0_stage0_iter5_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5_grp1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state6_pp0_stage0_iter5_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state6_pp0_stage0_iter5_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state6_pp0_stage0_iter5_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5_grp1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter5_grp1_assign_proc : process(max_out_TREADY, min_out_TREADY, avg_out_TREADY)
    begin
                ap_block_state6_pp0_stage0_iter5_grp1 <= ((avg_out_TREADY = ap_const_logic_0) or (min_out_TREADY = ap_const_logic_0) or (max_out_TREADY = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln98_fu_308_p2)
    begin
        if (((icmp_ln98_fu_308_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln98_reg_476)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln98_reg_476 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten48_load_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln98_reg_476, add_ln98_1_reg_480, indvar_flatten48_fu_126, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln98_reg_476 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_indvar_flatten48_load <= add_ln98_1_reg_480;
        else 
            ap_sig_allocacmp_indvar_flatten48_load <= indvar_flatten48_fu_126;
        end if; 
    end process;


    ap_sig_allocacmp_x_1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_grp1, add_ln99_reg_500, x_fu_118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_1 <= add_ln99_reg_500;
        else 
            ap_sig_allocacmp_x_1 <= x_fu_118;
        end if; 
    end process;

    avg_out_TDATA <= avg_result_q0;

    avg_out_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, avg_out_TREADY, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            avg_out_TDATA_blk_n <= avg_out_TREADY;
        else 
            avg_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    avg_out_TDEST <= "X";
    avg_out_TID <= "X";
    avg_out_TKEEP <= ap_const_lv1_1;
    avg_out_TLAST <= last_reg_530;
    avg_out_TSTRB <= ap_const_lv1_1;
    avg_out_TUSER <= "X";

    avg_out_TVALID_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            avg_out_TVALID <= ap_const_logic_1;
        else 
            avg_out_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    avg_result_address0 <= zext_ln104_1_fu_425_p1(14 - 1 downto 0);
    avg_result_ce0 <= avg_result_ce0_local;

    avg_result_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            avg_result_ce0_local <= ap_const_logic_1;
        else 
            avg_result_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cmp200_fu_406_p2 <= "1" when (zext_ln98_fu_394_p1 = sub199) else "0";
    icmp_ln101_fu_359_p2 <= "1" when (zext_ln104_fu_351_p1 = sub202) else "0";
    icmp_ln98_fu_308_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten48_load = mul_ln82) else "0";
    icmp_ln99_fu_326_p2 <= "1" when (signed(zext_ln99_fu_322_p1) < signed(out_w_cast_reg_471)) else "0";
    last_fu_431_p2 <= (icmp_ln101_reg_495_pp0_iter3_reg and cmp200_reg_505);
    max_out_TDATA <= max_result_q0;

    max_out_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, max_out_TREADY, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            max_out_TDATA_blk_n <= max_out_TREADY;
        else 
            max_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    max_out_TDEST <= "X";
    max_out_TID <= "X";
    max_out_TKEEP <= ap_const_lv1_1;
    max_out_TLAST <= last_reg_530;
    max_out_TSTRB <= ap_const_lv1_1;
    max_out_TUSER <= "X";

    max_out_TVALID_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            max_out_TVALID <= ap_const_logic_1;
        else 
            max_out_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    max_result_address0 <= zext_ln104_1_fu_425_p1(14 - 1 downto 0);
    max_result_ce0 <= max_result_ce0_local;

    max_result_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            max_result_ce0_local <= ap_const_logic_1;
        else 
            max_result_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    min_out_TDATA <= min_result_q0;

    min_out_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, min_out_TREADY, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            min_out_TDATA_blk_n <= min_out_TREADY;
        else 
            min_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    min_out_TDEST <= "X";
    min_out_TID <= "X";
    min_out_TKEEP <= ap_const_lv1_1;
    min_out_TLAST <= last_reg_530;
    min_out_TSTRB <= ap_const_lv1_1;
    min_out_TUSER <= "X";

    min_out_TVALID_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            min_out_TVALID <= ap_const_logic_1;
        else 
            min_out_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    min_result_address0 <= zext_ln104_1_fu_425_p1(14 - 1 downto 0);
    min_result_ce0 <= min_result_ce0_local;

    min_result_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            min_result_ce0_local <= ap_const_logic_1;
        else 
            min_result_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        out_w_cast_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_w),32));

    select_ln98_1_fu_383_p3 <= 
        y_fu_122 when (icmp_ln99_reg_485(0) = '1') else 
        add_ln98_fu_377_p2;
    select_ln98_2_fu_343_p3 <= 
        trunc_ln99_fu_331_p1 when (icmp_ln99_fu_326_p2(0) = '1') else 
        ap_const_lv30_0;
    select_ln98_fu_335_p3 <= 
        ap_sig_allocacmp_x_1 when (icmp_ln99_fu_326_p2(0) = '1') else 
        ap_const_lv31_0;
    tmp_s_fu_398_p3 <= (trunc_ln98_fu_390_p1 & ap_const_lv7_0);
    trunc_ln104_fu_355_p1 <= select_ln98_fu_335_p3(14 - 1 downto 0);
    trunc_ln98_fu_390_p1 <= select_ln98_1_fu_383_p3(7 - 1 downto 0);
    trunc_ln99_fu_331_p1 <= ap_sig_allocacmp_x_1(30 - 1 downto 0);
    zext_ln104_1_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln104_reg_510),64));
    zext_ln104_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln98_2_fu_343_p3),32));
    zext_ln98_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln98_1_fu_383_p3),32));
    zext_ln99_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_1),32));
end behav;
