--------- Begin Simulation Statistics ----------
# Stats desc:
final_tick
sim_ticks
system.acc0_datapath.dma_setup_cycles
system.acc0_datapath.sim_cycles
system.switch_cpus.idleCycles
system.switch_cpus.numCycles
system.switch_cpus.quiesceCycles
system.switch_cpus.timesIdled
system.systolic_array_acc.idleCycles
system.systolic_array_acc.numCycles
system.systolic_array_acc.tickCycles
system.switch_cpus.pwrStateResidencyTicks::ON
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED
system.switch_cpus.pwrStateResidencyTicks::OFF
system.acc0_datapath.clk_domain.clock
system.ruby.phys_mem
system.mem_ctrls.totQLat
system.mem_ctrls.totBusLat
system.mem_ctrls.totMemAccLat
system.mem_ctrls.bytesReadDRAM
system.mem_ctrls.rank1.memoryStateTime::
system.mem_ctrls.rank0.memoryStateTime::
system.clk_domain.clock
system.cpu_clk_domain.clock
---------- End Simulation Statistics   ----------
