# APB-Based-SPI-Protocol
This project implements a synthesizable APB-based SPI Master Controller in Verilog HDL. The design follows standard SPI architecture using a structured register set (CR1, CR2, Baud Rate Register, Status Register, Data Register) accessible through an APB slave interface. 
