
*** Running vivado
    with args -log design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_processing_system7_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1121.266 ; gain = 190.086 ; free physical = 2173 ; free virtual = 12893
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1162.734 ; gain = 231.555 ; free physical = 2042 ; free virtual = 12762
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1162.734 ; gain = 231.555 ; free physical = 2039 ; free virtual = 12759
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1425.410 ; gain = 0.000 ; free physical = 1533 ; free virtual = 12253
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1425.410 ; gain = 494.230 ; free physical = 1402 ; free virtual = 12123
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1425.410 ; gain = 494.230 ; free physical = 1402 ; free virtual = 12123
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1425.410 ; gain = 494.230 ; free physical = 1394 ; free virtual = 12115
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1425.410 ; gain = 494.230 ; free physical = 1376 ; free virtual = 12097
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1433.418 ; gain = 502.238 ; free physical = 1359 ; free virtual = 12080
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1625.418 ; gain = 694.238 ; free physical = 2076 ; free virtual = 12797
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1645.426 ; gain = 714.246 ; free physical = 2056 ; free virtual = 12777
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 2008 ; free virtual = 12729
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1996 ; free virtual = 12717
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1996 ; free virtual = 12717
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1996 ; free virtual = 12717
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1996 ; free virtual = 12717
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1996 ; free virtual = 12717
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1996 ; free virtual = 12717

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1653.434 ; gain = 722.254 ; free physical = 1996 ; free virtual = 12717
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 1664.434 ; gain = 628.750 ; free physical = 1737 ; free virtual = 12458
