# verilog-divider-fsm
An implementation of a 16-bit divider finite state machine (FSM) in Verilog, designed to demonstrate sequential logic and modular design principles.
