|Single_Cycle_CPU
SRAM_CE_N <= Mem_Access:inst.SRAM_CE_N
INPUT_WE => Mem_Access:inst.INPUT_WE
DRAM_CKE => Mem_Access:inst.DRAM_CKE
DRAM_CLK => Mem_Access:inst.DRAM_CLK
Arena_clk => active_low.IN0
instr[0] => Mem_Access:inst.INPUT_DATA_IN[0]
instr[1] => Mem_Access:inst.INPUT_DATA_IN[1]
instr[2] => Mem_Access:inst.INPUT_DATA_IN[2]
instr[3] => Mem_Access:inst.INPUT_DATA_IN[3]
instr[4] => Mem_Access:inst.INPUT_DATA_IN[4]
instr[5] => Mem_Access:inst.INPUT_DATA_IN[5]
instr[6] => Mem_Access:inst.INPUT_DATA_IN[6]
instr[7] => Mem_Access:inst.INPUT_DATA_IN[7]
instr[8] => Mem_Access:inst.INPUT_DATA_IN[8]
instr[9] => Mem_Access:inst.INPUT_DATA_IN[9]
instr[10] => Mem_Access:inst.INPUT_DATA_IN[10]
instr[11] => Mem_Access:inst.INPUT_DATA_IN[11]
instr[12] => Mem_Access:inst.INPUT_DATA_IN[12]
instr[13] => Mem_Access:inst.INPUT_DATA_IN[13]
instr[14] => Mem_Access:inst.INPUT_DATA_IN[14]
instr[15] => Mem_Access:inst.INPUT_DATA_IN[15]
instr[16] => Mem_Access:inst.INPUT_DATA_IN[16]
instr[17] => Mem_Access:inst.INPUT_DATA_IN[17]
instr[18] => Mem_Access:inst.INPUT_DATA_IN[18]
instr[19] => Mem_Access:inst.INPUT_DATA_IN[19]
instr[20] => Mem_Access:inst.INPUT_DATA_IN[20]
instr[21] => Mem_Access:inst.INPUT_DATA_IN[21]
instr[22] => Mem_Access:inst.INPUT_DATA_IN[22]
instr[23] => Mem_Access:inst.INPUT_DATA_IN[23]
instr[24] => Mem_Access:inst.INPUT_DATA_IN[24]
instr[25] => Mem_Access:inst.INPUT_DATA_IN[25]
instr[26] => Mem_Access:inst.INPUT_DATA_IN[26]
instr[27] => Mem_Access:inst.INPUT_DATA_IN[27]
instr[28] => Mem_Access:inst.INPUT_DATA_IN[28]
instr[29] => Mem_Access:inst.INPUT_DATA_IN[29]
instr[30] => Mem_Access:inst.INPUT_DATA_IN[30]
instr[31] => Mem_Access:inst.INPUT_DATA_IN[31]
SRAM_OE_N <= Mem_Access:inst.SRAM_OE_N
SRAM_WE_N <= Mem_Access:inst.SRAM_WE_N
SRAM_UB_N <= Mem_Access:inst.SRAM_UB_N
SRAM_LB_N <= Mem_Access:inst.SRAM_LB_N
DRAM_CE_N <= Mem_Access:inst.DRAM_CE_N
DRAM_OE_N <= Mem_Access:inst.DRAM_OE_N
DRAM_WE_N <= Mem_Access:inst.DRAM_WE_N
DRAM_LDQM <= Mem_Access:inst.DRAM_LDQM
DRAM_UDQM <= Mem_Access:inst.DRAM_UDQM
Arena_button => Arena_ProgramCounter_32bit:Instruction_Input.Arena_button
Arena_octalBits[0] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[0]
Arena_octalBits[1] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[1]
Arena_octalBits[2] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[2]
Arena_octalBits[3] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[3]
Arena_octalBits[4] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[4]
Arena_octalBits[5] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[5]
Arena_octalBits[6] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[6]
Arena_octalBits[7] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalBits[7]
Arena_octalOpcode[0] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalOpcode[0]
Arena_octalOpcode[1] => Arena_ProgramCounter_32bit:Instruction_Input.Arena_octalOpcode[1]


|Single_Cycle_CPU|Mem_Access:inst
INPUT_ADDR[0] => SRAM_ADDR[0].DATAIN
INPUT_ADDR[1] => SRAM_ADDR[1].DATAIN
INPUT_ADDR[2] => SRAM_ADDR[2].DATAIN
INPUT_ADDR[3] => SRAM_ADDR[3].DATAIN
INPUT_ADDR[4] => SRAM_ADDR[4].DATAIN
INPUT_ADDR[5] => SRAM_ADDR[5].DATAIN
INPUT_ADDR[6] => SRAM_ADDR[6].DATAIN
INPUT_ADDR[7] => SRAM_ADDR[7].DATAIN
INPUT_ADDR[8] => SRAM_ADDR[8].DATAIN
INPUT_ADDR[9] => SRAM_ADDR[9].DATAIN
INPUT_ADDR[10] => SRAM_ADDR[10].DATAIN
INPUT_ADDR[11] => SRAM_ADDR[11].DATAIN
INPUT_ADDR[12] => SRAM_ADDR[12].DATAIN
INPUT_ADDR[13] => SRAM_ADDR[13].DATAIN
INPUT_ADDR[14] => SRAM_ADDR[14].DATAIN
INPUT_ADDR[15] => SRAM_ADDR[15].DATAIN
INPUT_ADDR[16] => SRAM_ADDR[16].DATAIN
INPUT_ADDR[17] => SRAM_ADDR[17].DATAIN
INPUT_ADDR[18] => SDRAM_ADDR[0].DATAIN
INPUT_ADDR[19] => SDRAM_ADDR[1].DATAIN
INPUT_ADDR[20] => SDRAM_ADDR[2].DATAIN
INPUT_ADDR[21] => SDRAM_ADDR[3].DATAIN
INPUT_ADDR[22] => SDRAM_ADDR[4].DATAIN
INPUT_ADDR[23] => SDRAM_ADDR[5].DATAIN
INPUT_ADDR[24] => SDRAM_ADDR[6].DATAIN
INPUT_ADDR[25] => SDRAM_ADDR[7].DATAIN
INPUT_ADDR[26] => SDRAM_ADDR[8].DATAIN
INPUT_ADDR[27] => SDRAM_ADDR[9].DATAIN
INPUT_ADDR[28] => SDRAM_ADDR[10].DATAIN
INPUT_ADDR[29] => SDRAM_ADDR[11].DATAIN
INPUT_ADDR[30] => ~NO_FANOUT~
INPUT_ADDR[31] => ~NO_FANOUT~
INPUT_DATA_IN[0] => SRAM_DQ[0].DATAIN
INPUT_DATA_IN[1] => SRAM_DQ[1].DATAIN
INPUT_DATA_IN[2] => SRAM_DQ[2].DATAIN
INPUT_DATA_IN[3] => SRAM_DQ[3].DATAIN
INPUT_DATA_IN[4] => SRAM_DQ[4].DATAIN
INPUT_DATA_IN[5] => SRAM_DQ[5].DATAIN
INPUT_DATA_IN[6] => SRAM_DQ[6].DATAIN
INPUT_DATA_IN[7] => SRAM_DQ[7].DATAIN
INPUT_DATA_IN[8] => SRAM_DQ[8].DATAIN
INPUT_DATA_IN[9] => SRAM_DQ[9].DATAIN
INPUT_DATA_IN[10] => SRAM_DQ[10].DATAIN
INPUT_DATA_IN[11] => SRAM_DQ[11].DATAIN
INPUT_DATA_IN[12] => SRAM_DQ[12].DATAIN
INPUT_DATA_IN[13] => SRAM_DQ[13].DATAIN
INPUT_DATA_IN[14] => SRAM_DQ[14].DATAIN
INPUT_DATA_IN[15] => SRAM_DQ[15].DATAIN
INPUT_DATA_IN[16] => DRAM_DQ[0].DATAIN
INPUT_DATA_IN[17] => DRAM_DQ[1].DATAIN
INPUT_DATA_IN[18] => DRAM_DQ[2].DATAIN
INPUT_DATA_IN[19] => DRAM_DQ[3].DATAIN
INPUT_DATA_IN[20] => DRAM_DQ[4].DATAIN
INPUT_DATA_IN[21] => DRAM_DQ[5].DATAIN
INPUT_DATA_IN[22] => DRAM_DQ[6].DATAIN
INPUT_DATA_IN[23] => DRAM_DQ[7].DATAIN
INPUT_DATA_IN[24] => DRAM_DQ[8].DATAIN
INPUT_DATA_IN[25] => DRAM_DQ[9].DATAIN
INPUT_DATA_IN[26] => DRAM_DQ[10].DATAIN
INPUT_DATA_IN[27] => DRAM_DQ[11].DATAIN
INPUT_DATA_IN[28] => DRAM_DQ[12].DATAIN
INPUT_DATA_IN[29] => DRAM_DQ[13].DATAIN
INPUT_DATA_IN[30] => DRAM_DQ[14].DATAIN
INPUT_DATA_IN[31] => DRAM_DQ[15].DATAIN
INPUT_WE => DRAM_DQ[0].OE
INPUT_WE => DRAM_DQ[1].OE
INPUT_WE => DRAM_DQ[2].OE
INPUT_WE => DRAM_DQ[3].OE
INPUT_WE => DRAM_DQ[4].OE
INPUT_WE => DRAM_DQ[5].OE
INPUT_WE => DRAM_DQ[6].OE
INPUT_WE => DRAM_DQ[7].OE
INPUT_WE => DRAM_DQ[8].OE
INPUT_WE => DRAM_DQ[9].OE
INPUT_WE => DRAM_DQ[10].OE
INPUT_WE => DRAM_DQ[11].OE
INPUT_WE => DRAM_DQ[12].OE
INPUT_WE => DRAM_DQ[13].OE
INPUT_WE => DRAM_DQ[14].OE
INPUT_WE => DRAM_DQ[15].OE
INPUT_WE => SRAM_DQ[0].OE
INPUT_WE => SRAM_DQ[1].OE
INPUT_WE => SRAM_DQ[2].OE
INPUT_WE => SRAM_DQ[3].OE
INPUT_WE => SRAM_DQ[4].OE
INPUT_WE => SRAM_DQ[5].OE
INPUT_WE => SRAM_DQ[6].OE
INPUT_WE => SRAM_DQ[7].OE
INPUT_WE => SRAM_DQ[8].OE
INPUT_WE => SRAM_DQ[9].OE
INPUT_WE => SRAM_DQ[10].OE
INPUT_WE => SRAM_DQ[11].OE
INPUT_WE => SRAM_DQ[12].OE
INPUT_WE => SRAM_DQ[13].OE
INPUT_WE => SRAM_DQ[14].OE
INPUT_WE => SRAM_DQ[15].OE
INPUT_WE => SRAM_OE_N.DATAIN
INPUT_WE => DRAM_OE_N.DATAIN
INPUT_WE => SRAM_WE_N.DATAIN
INPUT_WE => DRAM_WE_N.DATAIN
SRAM_ADDR[0] <= INPUT_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= INPUT_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= INPUT_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= INPUT_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= INPUT_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= INPUT_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= INPUT_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= INPUT_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= INPUT_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= INPUT_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= INPUT_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= INPUT_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= INPUT_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= INPUT_ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= INPUT_ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= INPUT_ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= INPUT_ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= INPUT_ADDR[17].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[0] <= INPUT_ADDR[18].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[1] <= INPUT_ADDR[19].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[2] <= INPUT_ADDR[20].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[3] <= INPUT_ADDR[21].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[4] <= INPUT_ADDR[22].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[5] <= INPUT_ADDR[23].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[6] <= INPUT_ADDR[24].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[7] <= INPUT_ADDR[25].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[8] <= INPUT_ADDR[26].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[9] <= INPUT_ADDR[27].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[10] <= INPUT_ADDR[28].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_ADDR[11] <= INPUT_ADDR[29].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_CKE => ~NO_FANOUT~
DRAM_CLK => ~NO_FANOUT~
SRAM_CE_N <= <GND>
SRAM_OE_N <= INPUT_WE.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= INPUT_WE.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
DRAM_CE_N <= <GND>
DRAM_OE_N <= INPUT_WE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= INPUT_WE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
RAM_Instruction[0] <= RAM_Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[1] <= RAM_Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[2] <= RAM_Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[3] <= RAM_Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[4] <= RAM_Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[5] <= RAM_Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[6] <= RAM_Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[7] <= RAM_Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[8] <= RAM_Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[9] <= RAM_Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[10] <= RAM_Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[11] <= RAM_Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[12] <= RAM_Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[13] <= RAM_Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[14] <= RAM_Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[15] <= RAM_Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[16] <= RAM_Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[17] <= RAM_Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[18] <= RAM_Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[19] <= RAM_Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[20] <= RAM_Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[21] <= RAM_Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[22] <= RAM_Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[23] <= RAM_Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[24] <= RAM_Instruction[24].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[25] <= RAM_Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[26] <= RAM_Instruction[26].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[27] <= RAM_Instruction[27].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[28] <= RAM_Instruction[28].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[29] <= RAM_Instruction[29].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[30] <= RAM_Instruction[30].DB_MAX_OUTPUT_PORT_TYPE
RAM_Instruction[31] <= RAM_Instruction[31].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|lpm_add_sub0:PC_Incrementer
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|Single_Cycle_CPU|lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_dph:auto_generated.dataa[0]
dataa[1] => add_sub_dph:auto_generated.dataa[1]
dataa[2] => add_sub_dph:auto_generated.dataa[2]
dataa[3] => add_sub_dph:auto_generated.dataa[3]
dataa[4] => add_sub_dph:auto_generated.dataa[4]
dataa[5] => add_sub_dph:auto_generated.dataa[5]
dataa[6] => add_sub_dph:auto_generated.dataa[6]
dataa[7] => add_sub_dph:auto_generated.dataa[7]
dataa[8] => add_sub_dph:auto_generated.dataa[8]
dataa[9] => add_sub_dph:auto_generated.dataa[9]
dataa[10] => add_sub_dph:auto_generated.dataa[10]
dataa[11] => add_sub_dph:auto_generated.dataa[11]
dataa[12] => add_sub_dph:auto_generated.dataa[12]
dataa[13] => add_sub_dph:auto_generated.dataa[13]
dataa[14] => add_sub_dph:auto_generated.dataa[14]
dataa[15] => add_sub_dph:auto_generated.dataa[15]
dataa[16] => add_sub_dph:auto_generated.dataa[16]
dataa[17] => add_sub_dph:auto_generated.dataa[17]
dataa[18] => add_sub_dph:auto_generated.dataa[18]
dataa[19] => add_sub_dph:auto_generated.dataa[19]
dataa[20] => add_sub_dph:auto_generated.dataa[20]
dataa[21] => add_sub_dph:auto_generated.dataa[21]
dataa[22] => add_sub_dph:auto_generated.dataa[22]
dataa[23] => add_sub_dph:auto_generated.dataa[23]
dataa[24] => add_sub_dph:auto_generated.dataa[24]
dataa[25] => add_sub_dph:auto_generated.dataa[25]
dataa[26] => add_sub_dph:auto_generated.dataa[26]
dataa[27] => add_sub_dph:auto_generated.dataa[27]
dataa[28] => add_sub_dph:auto_generated.dataa[28]
dataa[29] => add_sub_dph:auto_generated.dataa[29]
dataa[30] => add_sub_dph:auto_generated.dataa[30]
dataa[31] => add_sub_dph:auto_generated.dataa[31]
datab[0] => add_sub_dph:auto_generated.datab[0]
datab[1] => add_sub_dph:auto_generated.datab[1]
datab[2] => add_sub_dph:auto_generated.datab[2]
datab[3] => add_sub_dph:auto_generated.datab[3]
datab[4] => add_sub_dph:auto_generated.datab[4]
datab[5] => add_sub_dph:auto_generated.datab[5]
datab[6] => add_sub_dph:auto_generated.datab[6]
datab[7] => add_sub_dph:auto_generated.datab[7]
datab[8] => add_sub_dph:auto_generated.datab[8]
datab[9] => add_sub_dph:auto_generated.datab[9]
datab[10] => add_sub_dph:auto_generated.datab[10]
datab[11] => add_sub_dph:auto_generated.datab[11]
datab[12] => add_sub_dph:auto_generated.datab[12]
datab[13] => add_sub_dph:auto_generated.datab[13]
datab[14] => add_sub_dph:auto_generated.datab[14]
datab[15] => add_sub_dph:auto_generated.datab[15]
datab[16] => add_sub_dph:auto_generated.datab[16]
datab[17] => add_sub_dph:auto_generated.datab[17]
datab[18] => add_sub_dph:auto_generated.datab[18]
datab[19] => add_sub_dph:auto_generated.datab[19]
datab[20] => add_sub_dph:auto_generated.datab[20]
datab[21] => add_sub_dph:auto_generated.datab[21]
datab[22] => add_sub_dph:auto_generated.datab[22]
datab[23] => add_sub_dph:auto_generated.datab[23]
datab[24] => add_sub_dph:auto_generated.datab[24]
datab[25] => add_sub_dph:auto_generated.datab[25]
datab[26] => add_sub_dph:auto_generated.datab[26]
datab[27] => add_sub_dph:auto_generated.datab[27]
datab[28] => add_sub_dph:auto_generated.datab[28]
datab[29] => add_sub_dph:auto_generated.datab[29]
datab[30] => add_sub_dph:auto_generated.datab[30]
datab[31] => add_sub_dph:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dph:auto_generated.result[0]
result[1] <= add_sub_dph:auto_generated.result[1]
result[2] <= add_sub_dph:auto_generated.result[2]
result[3] <= add_sub_dph:auto_generated.result[3]
result[4] <= add_sub_dph:auto_generated.result[4]
result[5] <= add_sub_dph:auto_generated.result[5]
result[6] <= add_sub_dph:auto_generated.result[6]
result[7] <= add_sub_dph:auto_generated.result[7]
result[8] <= add_sub_dph:auto_generated.result[8]
result[9] <= add_sub_dph:auto_generated.result[9]
result[10] <= add_sub_dph:auto_generated.result[10]
result[11] <= add_sub_dph:auto_generated.result[11]
result[12] <= add_sub_dph:auto_generated.result[12]
result[13] <= add_sub_dph:auto_generated.result[13]
result[14] <= add_sub_dph:auto_generated.result[14]
result[15] <= add_sub_dph:auto_generated.result[15]
result[16] <= add_sub_dph:auto_generated.result[16]
result[17] <= add_sub_dph:auto_generated.result[17]
result[18] <= add_sub_dph:auto_generated.result[18]
result[19] <= add_sub_dph:auto_generated.result[19]
result[20] <= add_sub_dph:auto_generated.result[20]
result[21] <= add_sub_dph:auto_generated.result[21]
result[22] <= add_sub_dph:auto_generated.result[22]
result[23] <= add_sub_dph:auto_generated.result[23]
result[24] <= add_sub_dph:auto_generated.result[24]
result[25] <= add_sub_dph:auto_generated.result[25]
result[26] <= add_sub_dph:auto_generated.result[26]
result[27] <= add_sub_dph:auto_generated.result[27]
result[28] <= add_sub_dph:auto_generated.result[28]
result[29] <= add_sub_dph:auto_generated.result[29]
result[30] <= add_sub_dph:auto_generated.result[30]
result[31] <= add_sub_dph:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|Single_Cycle_CPU|lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component|add_sub_dph:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|BUSMUX:ALUSrcMux
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|Single_Cycle_CPU|BUSMUX:ALUSrcMux|lpm_mux:$00000
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|Single_Cycle_CPU|BUSMUX:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Single_Cycle_CPU|Arena_Control:inst1
Arena_opCode[0] => Mux0.IN6
Arena_opCode[0] => Mux1.IN6
Arena_opCode[0] => Mux2.IN69
Arena_opCode[1] => Mux0.IN5
Arena_opCode[1] => Mux1.IN5
Arena_opCode[1] => Mux2.IN68
Arena_opCode[2] => Mux0.IN4
Arena_opCode[2] => Mux1.IN4
Arena_opCode[2] => Mux2.IN67
Arena_opCode[3] => Mux0.IN3
Arena_opCode[3] => Mux1.IN3
Arena_opCode[3] => Mux2.IN66
Arena_opCode[4] => Mux0.IN2
Arena_opCode[4] => Mux1.IN2
Arena_opCode[4] => Mux2.IN65
Arena_opCode[5] => Mux0.IN1
Arena_opCode[5] => Mux1.IN1
Arena_opCode[5] => Mux2.IN64
Arena_controlLines[0] <= Arena_controlLines[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_controlLines[1] <= Arena_controlLines[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_controlLines[2] <= Arena_controlLines[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_controlLines[3] <= Arena_controlLines[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_controlLines[4] <= Arena_controlLines[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_controlLines[5] <= Arena_controlLines[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_controlLines[6] <= Arena_controlLines[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_aluOP[0] <= Arena_controlLines[6].DB_MAX_OUTPUT_PORT_TYPE
Arena_aluOP[1] <= Arena_aluOP[1].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|ram3port:Registers
qa[0] <= lpm_3ramport:lpm_2port_a.q[0]
qa[1] <= lpm_3ramport:lpm_2port_a.q[1]
qa[2] <= lpm_3ramport:lpm_2port_a.q[2]
qa[3] <= lpm_3ramport:lpm_2port_a.q[3]
qa[4] <= lpm_3ramport:lpm_2port_a.q[4]
qa[5] <= lpm_3ramport:lpm_2port_a.q[5]
qa[6] <= lpm_3ramport:lpm_2port_a.q[6]
qa[7] <= lpm_3ramport:lpm_2port_a.q[7]
qa[8] <= lpm_3ramport:lpm_2port_a.q[8]
qa[9] <= lpm_3ramport:lpm_2port_a.q[9]
qa[10] <= lpm_3ramport:lpm_2port_a.q[10]
qa[11] <= lpm_3ramport:lpm_2port_a.q[11]
qa[12] <= lpm_3ramport:lpm_2port_a.q[12]
qa[13] <= lpm_3ramport:lpm_2port_a.q[13]
qa[14] <= lpm_3ramport:lpm_2port_a.q[14]
qa[15] <= lpm_3ramport:lpm_2port_a.q[15]
qa[16] <= lpm_3ramport:lpm_2port_a.q[16]
qa[17] <= lpm_3ramport:lpm_2port_a.q[17]
qa[18] <= lpm_3ramport:lpm_2port_a.q[18]
qa[19] <= lpm_3ramport:lpm_2port_a.q[19]
qa[20] <= lpm_3ramport:lpm_2port_a.q[20]
qa[21] <= lpm_3ramport:lpm_2port_a.q[21]
qa[22] <= lpm_3ramport:lpm_2port_a.q[22]
qa[23] <= lpm_3ramport:lpm_2port_a.q[23]
qa[24] <= lpm_3ramport:lpm_2port_a.q[24]
qa[25] <= lpm_3ramport:lpm_2port_a.q[25]
qa[26] <= lpm_3ramport:lpm_2port_a.q[26]
qa[27] <= lpm_3ramport:lpm_2port_a.q[27]
qa[28] <= lpm_3ramport:lpm_2port_a.q[28]
qa[29] <= lpm_3ramport:lpm_2port_a.q[29]
qa[30] <= lpm_3ramport:lpm_2port_a.q[30]
qa[31] <= lpm_3ramport:lpm_2port_a.q[31]
wren => lpm_3ramport:lpm_2port_a.wren
wren => lpm_3ramport:lpm_2port_b.wren
clock => lpm_3ramport:lpm_2port_a.clock
clock => lpm_3ramport:lpm_2port_b.clock
data[0] => lpm_3ramport:lpm_2port_a.data[0]
data[0] => lpm_3ramport:lpm_2port_b.data[0]
data[1] => lpm_3ramport:lpm_2port_a.data[1]
data[1] => lpm_3ramport:lpm_2port_b.data[1]
data[2] => lpm_3ramport:lpm_2port_a.data[2]
data[2] => lpm_3ramport:lpm_2port_b.data[2]
data[3] => lpm_3ramport:lpm_2port_a.data[3]
data[3] => lpm_3ramport:lpm_2port_b.data[3]
data[4] => lpm_3ramport:lpm_2port_a.data[4]
data[4] => lpm_3ramport:lpm_2port_b.data[4]
data[5] => lpm_3ramport:lpm_2port_a.data[5]
data[5] => lpm_3ramport:lpm_2port_b.data[5]
data[6] => lpm_3ramport:lpm_2port_a.data[6]
data[6] => lpm_3ramport:lpm_2port_b.data[6]
data[7] => lpm_3ramport:lpm_2port_a.data[7]
data[7] => lpm_3ramport:lpm_2port_b.data[7]
data[8] => lpm_3ramport:lpm_2port_a.data[8]
data[8] => lpm_3ramport:lpm_2port_b.data[8]
data[9] => lpm_3ramport:lpm_2port_a.data[9]
data[9] => lpm_3ramport:lpm_2port_b.data[9]
data[10] => lpm_3ramport:lpm_2port_a.data[10]
data[10] => lpm_3ramport:lpm_2port_b.data[10]
data[11] => lpm_3ramport:lpm_2port_a.data[11]
data[11] => lpm_3ramport:lpm_2port_b.data[11]
data[12] => lpm_3ramport:lpm_2port_a.data[12]
data[12] => lpm_3ramport:lpm_2port_b.data[12]
data[13] => lpm_3ramport:lpm_2port_a.data[13]
data[13] => lpm_3ramport:lpm_2port_b.data[13]
data[14] => lpm_3ramport:lpm_2port_a.data[14]
data[14] => lpm_3ramport:lpm_2port_b.data[14]
data[15] => lpm_3ramport:lpm_2port_a.data[15]
data[15] => lpm_3ramport:lpm_2port_b.data[15]
data[16] => lpm_3ramport:lpm_2port_a.data[16]
data[16] => lpm_3ramport:lpm_2port_b.data[16]
data[17] => lpm_3ramport:lpm_2port_a.data[17]
data[17] => lpm_3ramport:lpm_2port_b.data[17]
data[18] => lpm_3ramport:lpm_2port_a.data[18]
data[18] => lpm_3ramport:lpm_2port_b.data[18]
data[19] => lpm_3ramport:lpm_2port_a.data[19]
data[19] => lpm_3ramport:lpm_2port_b.data[19]
data[20] => lpm_3ramport:lpm_2port_a.data[20]
data[20] => lpm_3ramport:lpm_2port_b.data[20]
data[21] => lpm_3ramport:lpm_2port_a.data[21]
data[21] => lpm_3ramport:lpm_2port_b.data[21]
data[22] => lpm_3ramport:lpm_2port_a.data[22]
data[22] => lpm_3ramport:lpm_2port_b.data[22]
data[23] => lpm_3ramport:lpm_2port_a.data[23]
data[23] => lpm_3ramport:lpm_2port_b.data[23]
data[24] => lpm_3ramport:lpm_2port_a.data[24]
data[24] => lpm_3ramport:lpm_2port_b.data[24]
data[25] => lpm_3ramport:lpm_2port_a.data[25]
data[25] => lpm_3ramport:lpm_2port_b.data[25]
data[26] => lpm_3ramport:lpm_2port_a.data[26]
data[26] => lpm_3ramport:lpm_2port_b.data[26]
data[27] => lpm_3ramport:lpm_2port_a.data[27]
data[27] => lpm_3ramport:lpm_2port_b.data[27]
data[28] => lpm_3ramport:lpm_2port_a.data[28]
data[28] => lpm_3ramport:lpm_2port_b.data[28]
data[29] => lpm_3ramport:lpm_2port_a.data[29]
data[29] => lpm_3ramport:lpm_2port_b.data[29]
data[30] => lpm_3ramport:lpm_2port_a.data[30]
data[30] => lpm_3ramport:lpm_2port_b.data[30]
data[31] => lpm_3ramport:lpm_2port_a.data[31]
data[31] => lpm_3ramport:lpm_2port_b.data[31]
rdaddress_a[0] => lpm_3ramport:lpm_2port_a.rdaddress[0]
rdaddress_a[1] => lpm_3ramport:lpm_2port_a.rdaddress[1]
rdaddress_a[2] => lpm_3ramport:lpm_2port_a.rdaddress[2]
rdaddress_a[3] => lpm_3ramport:lpm_2port_a.rdaddress[3]
rdaddress_a[4] => lpm_3ramport:lpm_2port_a.rdaddress[4]
wraddress[0] => lpm_3ramport:lpm_2port_a.wraddress[0]
wraddress[0] => lpm_3ramport:lpm_2port_b.wraddress[0]
wraddress[1] => lpm_3ramport:lpm_2port_a.wraddress[1]
wraddress[1] => lpm_3ramport:lpm_2port_b.wraddress[1]
wraddress[2] => lpm_3ramport:lpm_2port_a.wraddress[2]
wraddress[2] => lpm_3ramport:lpm_2port_b.wraddress[2]
wraddress[3] => lpm_3ramport:lpm_2port_a.wraddress[3]
wraddress[3] => lpm_3ramport:lpm_2port_b.wraddress[3]
wraddress[4] => lpm_3ramport:lpm_2port_a.wraddress[4]
wraddress[4] => lpm_3ramport:lpm_2port_b.wraddress[4]
qb[0] <= lpm_3ramport:lpm_2port_b.q[0]
qb[1] <= lpm_3ramport:lpm_2port_b.q[1]
qb[2] <= lpm_3ramport:lpm_2port_b.q[2]
qb[3] <= lpm_3ramport:lpm_2port_b.q[3]
qb[4] <= lpm_3ramport:lpm_2port_b.q[4]
qb[5] <= lpm_3ramport:lpm_2port_b.q[5]
qb[6] <= lpm_3ramport:lpm_2port_b.q[6]
qb[7] <= lpm_3ramport:lpm_2port_b.q[7]
qb[8] <= lpm_3ramport:lpm_2port_b.q[8]
qb[9] <= lpm_3ramport:lpm_2port_b.q[9]
qb[10] <= lpm_3ramport:lpm_2port_b.q[10]
qb[11] <= lpm_3ramport:lpm_2port_b.q[11]
qb[12] <= lpm_3ramport:lpm_2port_b.q[12]
qb[13] <= lpm_3ramport:lpm_2port_b.q[13]
qb[14] <= lpm_3ramport:lpm_2port_b.q[14]
qb[15] <= lpm_3ramport:lpm_2port_b.q[15]
qb[16] <= lpm_3ramport:lpm_2port_b.q[16]
qb[17] <= lpm_3ramport:lpm_2port_b.q[17]
qb[18] <= lpm_3ramport:lpm_2port_b.q[18]
qb[19] <= lpm_3ramport:lpm_2port_b.q[19]
qb[20] <= lpm_3ramport:lpm_2port_b.q[20]
qb[21] <= lpm_3ramport:lpm_2port_b.q[21]
qb[22] <= lpm_3ramport:lpm_2port_b.q[22]
qb[23] <= lpm_3ramport:lpm_2port_b.q[23]
qb[24] <= lpm_3ramport:lpm_2port_b.q[24]
qb[25] <= lpm_3ramport:lpm_2port_b.q[25]
qb[26] <= lpm_3ramport:lpm_2port_b.q[26]
qb[27] <= lpm_3ramport:lpm_2port_b.q[27]
qb[28] <= lpm_3ramport:lpm_2port_b.q[28]
qb[29] <= lpm_3ramport:lpm_2port_b.q[29]
qb[30] <= lpm_3ramport:lpm_2port_b.q[30]
qb[31] <= lpm_3ramport:lpm_2port_b.q[31]
rdaddress_b[0] => lpm_3ramport:lpm_2port_b.rdaddress[0]
rdaddress_b[1] => lpm_3ramport:lpm_2port_b.rdaddress[1]
rdaddress_b[2] => lpm_3ramport:lpm_2port_b.rdaddress[2]
rdaddress_b[3] => lpm_3ramport:lpm_2port_b.rdaddress[3]
rdaddress_b[4] => lpm_3ramport:lpm_2port_b.rdaddress[4]


|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component
wren_a => altsyncram_c9o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c9o1:auto_generated.data_a[0]
data_a[1] => altsyncram_c9o1:auto_generated.data_a[1]
data_a[2] => altsyncram_c9o1:auto_generated.data_a[2]
data_a[3] => altsyncram_c9o1:auto_generated.data_a[3]
data_a[4] => altsyncram_c9o1:auto_generated.data_a[4]
data_a[5] => altsyncram_c9o1:auto_generated.data_a[5]
data_a[6] => altsyncram_c9o1:auto_generated.data_a[6]
data_a[7] => altsyncram_c9o1:auto_generated.data_a[7]
data_a[8] => altsyncram_c9o1:auto_generated.data_a[8]
data_a[9] => altsyncram_c9o1:auto_generated.data_a[9]
data_a[10] => altsyncram_c9o1:auto_generated.data_a[10]
data_a[11] => altsyncram_c9o1:auto_generated.data_a[11]
data_a[12] => altsyncram_c9o1:auto_generated.data_a[12]
data_a[13] => altsyncram_c9o1:auto_generated.data_a[13]
data_a[14] => altsyncram_c9o1:auto_generated.data_a[14]
data_a[15] => altsyncram_c9o1:auto_generated.data_a[15]
data_a[16] => altsyncram_c9o1:auto_generated.data_a[16]
data_a[17] => altsyncram_c9o1:auto_generated.data_a[17]
data_a[18] => altsyncram_c9o1:auto_generated.data_a[18]
data_a[19] => altsyncram_c9o1:auto_generated.data_a[19]
data_a[20] => altsyncram_c9o1:auto_generated.data_a[20]
data_a[21] => altsyncram_c9o1:auto_generated.data_a[21]
data_a[22] => altsyncram_c9o1:auto_generated.data_a[22]
data_a[23] => altsyncram_c9o1:auto_generated.data_a[23]
data_a[24] => altsyncram_c9o1:auto_generated.data_a[24]
data_a[25] => altsyncram_c9o1:auto_generated.data_a[25]
data_a[26] => altsyncram_c9o1:auto_generated.data_a[26]
data_a[27] => altsyncram_c9o1:auto_generated.data_a[27]
data_a[28] => altsyncram_c9o1:auto_generated.data_a[28]
data_a[29] => altsyncram_c9o1:auto_generated.data_a[29]
data_a[30] => altsyncram_c9o1:auto_generated.data_a[30]
data_a[31] => altsyncram_c9o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_c9o1:auto_generated.address_a[0]
address_a[1] => altsyncram_c9o1:auto_generated.address_a[1]
address_a[2] => altsyncram_c9o1:auto_generated.address_a[2]
address_a[3] => altsyncram_c9o1:auto_generated.address_a[3]
address_a[4] => altsyncram_c9o1:auto_generated.address_a[4]
address_b[0] => altsyncram_c9o1:auto_generated.address_b[0]
address_b[1] => altsyncram_c9o1:auto_generated.address_b[1]
address_b[2] => altsyncram_c9o1:auto_generated.address_b[2]
address_b[3] => altsyncram_c9o1:auto_generated.address_b[3]
address_b[4] => altsyncram_c9o1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c9o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_c9o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c9o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c9o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c9o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c9o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c9o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c9o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c9o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c9o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c9o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c9o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c9o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c9o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c9o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c9o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c9o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c9o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c9o1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c9o1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c9o1:auto_generated.q_b[19]
q_b[20] <= altsyncram_c9o1:auto_generated.q_b[20]
q_b[21] <= altsyncram_c9o1:auto_generated.q_b[21]
q_b[22] <= altsyncram_c9o1:auto_generated.q_b[22]
q_b[23] <= altsyncram_c9o1:auto_generated.q_b[23]
q_b[24] <= altsyncram_c9o1:auto_generated.q_b[24]
q_b[25] <= altsyncram_c9o1:auto_generated.q_b[25]
q_b[26] <= altsyncram_c9o1:auto_generated.q_b[26]
q_b[27] <= altsyncram_c9o1:auto_generated.q_b[27]
q_b[28] <= altsyncram_c9o1:auto_generated.q_b[28]
q_b[29] <= altsyncram_c9o1:auto_generated.q_b[29]
q_b[30] <= altsyncram_c9o1:auto_generated.q_b[30]
q_b[31] <= altsyncram_c9o1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component
wren_a => altsyncram_c9o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c9o1:auto_generated.data_a[0]
data_a[1] => altsyncram_c9o1:auto_generated.data_a[1]
data_a[2] => altsyncram_c9o1:auto_generated.data_a[2]
data_a[3] => altsyncram_c9o1:auto_generated.data_a[3]
data_a[4] => altsyncram_c9o1:auto_generated.data_a[4]
data_a[5] => altsyncram_c9o1:auto_generated.data_a[5]
data_a[6] => altsyncram_c9o1:auto_generated.data_a[6]
data_a[7] => altsyncram_c9o1:auto_generated.data_a[7]
data_a[8] => altsyncram_c9o1:auto_generated.data_a[8]
data_a[9] => altsyncram_c9o1:auto_generated.data_a[9]
data_a[10] => altsyncram_c9o1:auto_generated.data_a[10]
data_a[11] => altsyncram_c9o1:auto_generated.data_a[11]
data_a[12] => altsyncram_c9o1:auto_generated.data_a[12]
data_a[13] => altsyncram_c9o1:auto_generated.data_a[13]
data_a[14] => altsyncram_c9o1:auto_generated.data_a[14]
data_a[15] => altsyncram_c9o1:auto_generated.data_a[15]
data_a[16] => altsyncram_c9o1:auto_generated.data_a[16]
data_a[17] => altsyncram_c9o1:auto_generated.data_a[17]
data_a[18] => altsyncram_c9o1:auto_generated.data_a[18]
data_a[19] => altsyncram_c9o1:auto_generated.data_a[19]
data_a[20] => altsyncram_c9o1:auto_generated.data_a[20]
data_a[21] => altsyncram_c9o1:auto_generated.data_a[21]
data_a[22] => altsyncram_c9o1:auto_generated.data_a[22]
data_a[23] => altsyncram_c9o1:auto_generated.data_a[23]
data_a[24] => altsyncram_c9o1:auto_generated.data_a[24]
data_a[25] => altsyncram_c9o1:auto_generated.data_a[25]
data_a[26] => altsyncram_c9o1:auto_generated.data_a[26]
data_a[27] => altsyncram_c9o1:auto_generated.data_a[27]
data_a[28] => altsyncram_c9o1:auto_generated.data_a[28]
data_a[29] => altsyncram_c9o1:auto_generated.data_a[29]
data_a[30] => altsyncram_c9o1:auto_generated.data_a[30]
data_a[31] => altsyncram_c9o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_c9o1:auto_generated.address_a[0]
address_a[1] => altsyncram_c9o1:auto_generated.address_a[1]
address_a[2] => altsyncram_c9o1:auto_generated.address_a[2]
address_a[3] => altsyncram_c9o1:auto_generated.address_a[3]
address_a[4] => altsyncram_c9o1:auto_generated.address_a[4]
address_b[0] => altsyncram_c9o1:auto_generated.address_b[0]
address_b[1] => altsyncram_c9o1:auto_generated.address_b[1]
address_b[2] => altsyncram_c9o1:auto_generated.address_b[2]
address_b[3] => altsyncram_c9o1:auto_generated.address_b[3]
address_b[4] => altsyncram_c9o1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c9o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_c9o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c9o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c9o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c9o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c9o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c9o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c9o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c9o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c9o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c9o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c9o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c9o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c9o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c9o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c9o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c9o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c9o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c9o1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c9o1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c9o1:auto_generated.q_b[19]
q_b[20] <= altsyncram_c9o1:auto_generated.q_b[20]
q_b[21] <= altsyncram_c9o1:auto_generated.q_b[21]
q_b[22] <= altsyncram_c9o1:auto_generated.q_b[22]
q_b[23] <= altsyncram_c9o1:auto_generated.q_b[23]
q_b[24] <= altsyncram_c9o1:auto_generated.q_b[24]
q_b[25] <= altsyncram_c9o1:auto_generated.q_b[25]
q_b[26] <= altsyncram_c9o1:auto_generated.q_b[26]
q_b[27] <= altsyncram_c9o1:auto_generated.q_b[27]
q_b[28] <= altsyncram_c9o1:auto_generated.q_b[28]
q_b[29] <= altsyncram_c9o1:auto_generated.q_b[29]
q_b[30] <= altsyncram_c9o1:auto_generated.q_b[30]
q_b[31] <= altsyncram_c9o1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Single_Cycle_CPU|BUSMUX:DataMemMux
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|Single_Cycle_CPU|BUSMUX:DataMemMux|lpm_mux:$00000
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|Single_Cycle_CPU|BUSMUX:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Single_Cycle_CPU|Arena_ALU:inst3
Arena_IN_A[0] => Arena_ALU_OUT.IN0
Arena_IN_A[0] => Arena_ALU_OUT.IN0
Arena_IN_A[0] => LessThan0.IN32
Arena_IN_A[0] => Mux68.IN7
Arena_IN_A[1] => Arena_ALU_OUT.IN0
Arena_IN_A[1] => Arena_ALU_OUT.IN0
Arena_IN_A[1] => LessThan0.IN31
Arena_IN_A[1] => Mux69.IN7
Arena_IN_A[2] => Arena_ALU_OUT.IN0
Arena_IN_A[2] => Arena_ALU_OUT.IN0
Arena_IN_A[2] => LessThan0.IN30
Arena_IN_A[2] => Mux70.IN7
Arena_IN_A[3] => Arena_ALU_OUT.IN0
Arena_IN_A[3] => Arena_ALU_OUT.IN0
Arena_IN_A[3] => LessThan0.IN29
Arena_IN_A[3] => Mux71.IN7
Arena_IN_A[4] => Arena_ALU_OUT.IN0
Arena_IN_A[4] => Arena_ALU_OUT.IN0
Arena_IN_A[4] => LessThan0.IN28
Arena_IN_A[4] => Mux72.IN7
Arena_IN_A[5] => Arena_ALU_OUT.IN0
Arena_IN_A[5] => Arena_ALU_OUT.IN0
Arena_IN_A[5] => LessThan0.IN27
Arena_IN_A[5] => Mux73.IN7
Arena_IN_A[6] => Arena_ALU_OUT.IN0
Arena_IN_A[6] => Arena_ALU_OUT.IN0
Arena_IN_A[6] => LessThan0.IN26
Arena_IN_A[6] => Mux74.IN7
Arena_IN_A[7] => Arena_ALU_OUT.IN0
Arena_IN_A[7] => Arena_ALU_OUT.IN0
Arena_IN_A[7] => LessThan0.IN25
Arena_IN_A[7] => Mux75.IN7
Arena_IN_A[8] => Arena_ALU_OUT.IN0
Arena_IN_A[8] => Arena_ALU_OUT.IN0
Arena_IN_A[8] => LessThan0.IN24
Arena_IN_A[8] => Mux76.IN7
Arena_IN_A[9] => Arena_ALU_OUT.IN0
Arena_IN_A[9] => Arena_ALU_OUT.IN0
Arena_IN_A[9] => LessThan0.IN23
Arena_IN_A[9] => Mux77.IN7
Arena_IN_A[10] => Arena_ALU_OUT.IN0
Arena_IN_A[10] => Arena_ALU_OUT.IN0
Arena_IN_A[10] => LessThan0.IN22
Arena_IN_A[10] => Mux78.IN7
Arena_IN_A[11] => Arena_ALU_OUT.IN0
Arena_IN_A[11] => Arena_ALU_OUT.IN0
Arena_IN_A[11] => LessThan0.IN21
Arena_IN_A[11] => Mux79.IN7
Arena_IN_A[12] => Arena_ALU_OUT.IN0
Arena_IN_A[12] => Arena_ALU_OUT.IN0
Arena_IN_A[12] => LessThan0.IN20
Arena_IN_A[12] => Mux80.IN7
Arena_IN_A[13] => Arena_ALU_OUT.IN0
Arena_IN_A[13] => Arena_ALU_OUT.IN0
Arena_IN_A[13] => LessThan0.IN19
Arena_IN_A[13] => Mux81.IN7
Arena_IN_A[14] => Arena_ALU_OUT.IN0
Arena_IN_A[14] => Arena_ALU_OUT.IN0
Arena_IN_A[14] => LessThan0.IN18
Arena_IN_A[14] => Mux82.IN7
Arena_IN_A[15] => Arena_ALU_OUT.IN0
Arena_IN_A[15] => Arena_ALU_OUT.IN0
Arena_IN_A[15] => LessThan0.IN17
Arena_IN_A[15] => Mux83.IN7
Arena_IN_A[16] => Arena_ALU_OUT.IN0
Arena_IN_A[16] => Arena_ALU_OUT.IN0
Arena_IN_A[16] => LessThan0.IN16
Arena_IN_A[16] => Mux84.IN7
Arena_IN_A[17] => Arena_ALU_OUT.IN0
Arena_IN_A[17] => Arena_ALU_OUT.IN0
Arena_IN_A[17] => LessThan0.IN15
Arena_IN_A[17] => Mux85.IN7
Arena_IN_A[18] => Arena_ALU_OUT.IN0
Arena_IN_A[18] => Arena_ALU_OUT.IN0
Arena_IN_A[18] => LessThan0.IN14
Arena_IN_A[18] => Mux86.IN7
Arena_IN_A[19] => Arena_ALU_OUT.IN0
Arena_IN_A[19] => Arena_ALU_OUT.IN0
Arena_IN_A[19] => LessThan0.IN13
Arena_IN_A[19] => Mux87.IN7
Arena_IN_A[20] => Arena_ALU_OUT.IN0
Arena_IN_A[20] => Arena_ALU_OUT.IN0
Arena_IN_A[20] => LessThan0.IN12
Arena_IN_A[20] => Mux88.IN7
Arena_IN_A[21] => Arena_ALU_OUT.IN0
Arena_IN_A[21] => Arena_ALU_OUT.IN0
Arena_IN_A[21] => LessThan0.IN11
Arena_IN_A[21] => Mux89.IN7
Arena_IN_A[22] => Arena_ALU_OUT.IN0
Arena_IN_A[22] => Arena_ALU_OUT.IN0
Arena_IN_A[22] => LessThan0.IN10
Arena_IN_A[22] => Mux90.IN7
Arena_IN_A[23] => Arena_ALU_OUT.IN0
Arena_IN_A[23] => Arena_ALU_OUT.IN0
Arena_IN_A[23] => LessThan0.IN9
Arena_IN_A[23] => Mux91.IN7
Arena_IN_A[24] => Arena_ALU_OUT.IN0
Arena_IN_A[24] => Arena_ALU_OUT.IN0
Arena_IN_A[24] => LessThan0.IN8
Arena_IN_A[24] => Mux92.IN7
Arena_IN_A[25] => Arena_ALU_OUT.IN0
Arena_IN_A[25] => Arena_ALU_OUT.IN0
Arena_IN_A[25] => LessThan0.IN7
Arena_IN_A[25] => Mux93.IN7
Arena_IN_A[26] => Arena_ALU_OUT.IN0
Arena_IN_A[26] => Arena_ALU_OUT.IN0
Arena_IN_A[26] => LessThan0.IN6
Arena_IN_A[26] => Mux94.IN7
Arena_IN_A[27] => Arena_ALU_OUT.IN0
Arena_IN_A[27] => Arena_ALU_OUT.IN0
Arena_IN_A[27] => LessThan0.IN5
Arena_IN_A[27] => Mux95.IN7
Arena_IN_A[28] => Arena_ALU_OUT.IN0
Arena_IN_A[28] => Arena_ALU_OUT.IN0
Arena_IN_A[28] => LessThan0.IN4
Arena_IN_A[28] => Mux96.IN7
Arena_IN_A[29] => Arena_ALU_OUT.IN0
Arena_IN_A[29] => Arena_ALU_OUT.IN0
Arena_IN_A[29] => LessThan0.IN3
Arena_IN_A[29] => Mux97.IN7
Arena_IN_A[30] => Arena_ALU_OUT.IN0
Arena_IN_A[30] => Arena_ALU_OUT.IN0
Arena_IN_A[30] => LessThan0.IN2
Arena_IN_A[30] => Mux98.IN7
Arena_IN_A[31] => Arena_ALU_OUT.IN0
Arena_IN_A[31] => Arena_ALU_OUT.IN0
Arena_IN_A[31] => LessThan0.IN1
Arena_IN_A[31] => Mux99.IN7
Arena_IN_B[0] => Arena_ALU_OUT.IN1
Arena_IN_B[0] => Arena_ALU_OUT.IN1
Arena_IN_B[0] => LessThan0.IN64
Arena_IN_B[0] => Mux35.IN7
Arena_IN_B[1] => Arena_ALU_OUT.IN1
Arena_IN_B[1] => Arena_ALU_OUT.IN1
Arena_IN_B[1] => LessThan0.IN63
Arena_IN_B[1] => Mux37.IN7
Arena_IN_B[2] => Arena_ALU_OUT.IN1
Arena_IN_B[2] => Arena_ALU_OUT.IN1
Arena_IN_B[2] => LessThan0.IN62
Arena_IN_B[2] => Mux38.IN7
Arena_IN_B[3] => Arena_ALU_OUT.IN1
Arena_IN_B[3] => Arena_ALU_OUT.IN1
Arena_IN_B[3] => LessThan0.IN61
Arena_IN_B[3] => Mux39.IN7
Arena_IN_B[4] => Arena_ALU_OUT.IN1
Arena_IN_B[4] => Arena_ALU_OUT.IN1
Arena_IN_B[4] => LessThan0.IN60
Arena_IN_B[4] => Mux40.IN7
Arena_IN_B[5] => Arena_ALU_OUT.IN1
Arena_IN_B[5] => Arena_ALU_OUT.IN1
Arena_IN_B[5] => LessThan0.IN59
Arena_IN_B[5] => Mux41.IN7
Arena_IN_B[6] => Arena_ALU_OUT.IN1
Arena_IN_B[6] => Arena_ALU_OUT.IN1
Arena_IN_B[6] => LessThan0.IN58
Arena_IN_B[6] => Mux42.IN7
Arena_IN_B[7] => Arena_ALU_OUT.IN1
Arena_IN_B[7] => Arena_ALU_OUT.IN1
Arena_IN_B[7] => LessThan0.IN57
Arena_IN_B[7] => Mux43.IN7
Arena_IN_B[8] => Arena_ALU_OUT.IN1
Arena_IN_B[8] => Arena_ALU_OUT.IN1
Arena_IN_B[8] => LessThan0.IN56
Arena_IN_B[8] => Mux44.IN7
Arena_IN_B[9] => Arena_ALU_OUT.IN1
Arena_IN_B[9] => Arena_ALU_OUT.IN1
Arena_IN_B[9] => LessThan0.IN55
Arena_IN_B[9] => Mux45.IN7
Arena_IN_B[10] => Arena_ALU_OUT.IN1
Arena_IN_B[10] => Arena_ALU_OUT.IN1
Arena_IN_B[10] => LessThan0.IN54
Arena_IN_B[10] => Mux46.IN7
Arena_IN_B[11] => Arena_ALU_OUT.IN1
Arena_IN_B[11] => Arena_ALU_OUT.IN1
Arena_IN_B[11] => LessThan0.IN53
Arena_IN_B[11] => Mux47.IN7
Arena_IN_B[12] => Arena_ALU_OUT.IN1
Arena_IN_B[12] => Arena_ALU_OUT.IN1
Arena_IN_B[12] => LessThan0.IN52
Arena_IN_B[12] => Mux48.IN7
Arena_IN_B[13] => Arena_ALU_OUT.IN1
Arena_IN_B[13] => Arena_ALU_OUT.IN1
Arena_IN_B[13] => LessThan0.IN51
Arena_IN_B[13] => Mux49.IN7
Arena_IN_B[14] => Arena_ALU_OUT.IN1
Arena_IN_B[14] => Arena_ALU_OUT.IN1
Arena_IN_B[14] => LessThan0.IN50
Arena_IN_B[14] => Mux50.IN7
Arena_IN_B[15] => Arena_ALU_OUT.IN1
Arena_IN_B[15] => Arena_ALU_OUT.IN1
Arena_IN_B[15] => LessThan0.IN49
Arena_IN_B[15] => Mux51.IN7
Arena_IN_B[16] => Arena_ALU_OUT.IN1
Arena_IN_B[16] => Arena_ALU_OUT.IN1
Arena_IN_B[16] => LessThan0.IN48
Arena_IN_B[16] => Mux52.IN7
Arena_IN_B[17] => Arena_ALU_OUT.IN1
Arena_IN_B[17] => Arena_ALU_OUT.IN1
Arena_IN_B[17] => LessThan0.IN47
Arena_IN_B[17] => Mux53.IN7
Arena_IN_B[18] => Arena_ALU_OUT.IN1
Arena_IN_B[18] => Arena_ALU_OUT.IN1
Arena_IN_B[18] => LessThan0.IN46
Arena_IN_B[18] => Mux54.IN7
Arena_IN_B[19] => Arena_ALU_OUT.IN1
Arena_IN_B[19] => Arena_ALU_OUT.IN1
Arena_IN_B[19] => LessThan0.IN45
Arena_IN_B[19] => Mux55.IN7
Arena_IN_B[20] => Arena_ALU_OUT.IN1
Arena_IN_B[20] => Arena_ALU_OUT.IN1
Arena_IN_B[20] => LessThan0.IN44
Arena_IN_B[20] => Mux56.IN7
Arena_IN_B[21] => Arena_ALU_OUT.IN1
Arena_IN_B[21] => Arena_ALU_OUT.IN1
Arena_IN_B[21] => LessThan0.IN43
Arena_IN_B[21] => Mux57.IN7
Arena_IN_B[22] => Arena_ALU_OUT.IN1
Arena_IN_B[22] => Arena_ALU_OUT.IN1
Arena_IN_B[22] => LessThan0.IN42
Arena_IN_B[22] => Mux58.IN7
Arena_IN_B[23] => Arena_ALU_OUT.IN1
Arena_IN_B[23] => Arena_ALU_OUT.IN1
Arena_IN_B[23] => LessThan0.IN41
Arena_IN_B[23] => Mux59.IN7
Arena_IN_B[24] => Arena_ALU_OUT.IN1
Arena_IN_B[24] => Arena_ALU_OUT.IN1
Arena_IN_B[24] => LessThan0.IN40
Arena_IN_B[24] => Mux60.IN7
Arena_IN_B[25] => Arena_ALU_OUT.IN1
Arena_IN_B[25] => Arena_ALU_OUT.IN1
Arena_IN_B[25] => LessThan0.IN39
Arena_IN_B[25] => Mux61.IN7
Arena_IN_B[26] => Arena_ALU_OUT.IN1
Arena_IN_B[26] => Arena_ALU_OUT.IN1
Arena_IN_B[26] => LessThan0.IN38
Arena_IN_B[26] => Mux62.IN7
Arena_IN_B[27] => Arena_ALU_OUT.IN1
Arena_IN_B[27] => Arena_ALU_OUT.IN1
Arena_IN_B[27] => LessThan0.IN37
Arena_IN_B[27] => Mux63.IN7
Arena_IN_B[28] => Arena_ALU_OUT.IN1
Arena_IN_B[28] => Arena_ALU_OUT.IN1
Arena_IN_B[28] => LessThan0.IN36
Arena_IN_B[28] => Mux64.IN7
Arena_IN_B[29] => Arena_ALU_OUT.IN1
Arena_IN_B[29] => Arena_ALU_OUT.IN1
Arena_IN_B[29] => LessThan0.IN35
Arena_IN_B[29] => Mux65.IN7
Arena_IN_B[30] => Arena_ALU_OUT.IN1
Arena_IN_B[30] => Arena_ALU_OUT.IN1
Arena_IN_B[30] => LessThan0.IN34
Arena_IN_B[30] => Mux66.IN7
Arena_IN_B[31] => Arena_ALU_OUT.IN1
Arena_IN_B[31] => Arena_ALU_OUT.IN1
Arena_IN_B[31] => LessThan0.IN33
Arena_IN_B[31] => Mux67.IN7
Arena_ALU_IN_Operation[0] => Mux0.IN19
Arena_ALU_IN_Operation[0] => Mux1.IN19
Arena_ALU_IN_Operation[0] => Mux2.IN19
Arena_ALU_IN_Operation[0] => Mux3.IN19
Arena_ALU_IN_Operation[0] => Mux4.IN19
Arena_ALU_IN_Operation[0] => Mux5.IN19
Arena_ALU_IN_Operation[0] => Mux6.IN19
Arena_ALU_IN_Operation[0] => Mux7.IN19
Arena_ALU_IN_Operation[0] => Mux8.IN19
Arena_ALU_IN_Operation[0] => Mux9.IN19
Arena_ALU_IN_Operation[0] => Mux10.IN19
Arena_ALU_IN_Operation[0] => Mux11.IN19
Arena_ALU_IN_Operation[0] => Mux12.IN19
Arena_ALU_IN_Operation[0] => Mux13.IN19
Arena_ALU_IN_Operation[0] => Mux14.IN19
Arena_ALU_IN_Operation[0] => Mux15.IN19
Arena_ALU_IN_Operation[0] => Mux16.IN19
Arena_ALU_IN_Operation[0] => Mux17.IN19
Arena_ALU_IN_Operation[0] => Mux18.IN19
Arena_ALU_IN_Operation[0] => Mux19.IN19
Arena_ALU_IN_Operation[0] => Mux20.IN19
Arena_ALU_IN_Operation[0] => Mux21.IN19
Arena_ALU_IN_Operation[0] => Mux22.IN19
Arena_ALU_IN_Operation[0] => Mux23.IN19
Arena_ALU_IN_Operation[0] => Mux24.IN19
Arena_ALU_IN_Operation[0] => Mux25.IN19
Arena_ALU_IN_Operation[0] => Mux26.IN19
Arena_ALU_IN_Operation[0] => Mux27.IN19
Arena_ALU_IN_Operation[0] => Mux28.IN19
Arena_ALU_IN_Operation[0] => Mux29.IN19
Arena_ALU_IN_Operation[0] => Mux30.IN19
Arena_ALU_IN_Operation[0] => Mux31.IN19
Arena_ALU_IN_Operation[0] => Mux32.IN19
Arena_ALU_IN_Operation[0] => Mux33.IN19
Arena_ALU_IN_Operation[0] => Mux34.IN19
Arena_ALU_IN_Operation[0] => Mux35.IN10
Arena_ALU_IN_Operation[0] => Mux36.IN10
Arena_ALU_IN_Operation[0] => Mux37.IN10
Arena_ALU_IN_Operation[0] => Mux38.IN10
Arena_ALU_IN_Operation[0] => Mux39.IN10
Arena_ALU_IN_Operation[0] => Mux40.IN10
Arena_ALU_IN_Operation[0] => Mux41.IN10
Arena_ALU_IN_Operation[0] => Mux42.IN10
Arena_ALU_IN_Operation[0] => Mux43.IN10
Arena_ALU_IN_Operation[0] => Mux44.IN10
Arena_ALU_IN_Operation[0] => Mux45.IN10
Arena_ALU_IN_Operation[0] => Mux46.IN10
Arena_ALU_IN_Operation[0] => Mux47.IN10
Arena_ALU_IN_Operation[0] => Mux48.IN10
Arena_ALU_IN_Operation[0] => Mux49.IN10
Arena_ALU_IN_Operation[0] => Mux50.IN10
Arena_ALU_IN_Operation[0] => Mux51.IN10
Arena_ALU_IN_Operation[0] => Mux52.IN10
Arena_ALU_IN_Operation[0] => Mux53.IN10
Arena_ALU_IN_Operation[0] => Mux54.IN10
Arena_ALU_IN_Operation[0] => Mux55.IN10
Arena_ALU_IN_Operation[0] => Mux56.IN10
Arena_ALU_IN_Operation[0] => Mux57.IN10
Arena_ALU_IN_Operation[0] => Mux58.IN10
Arena_ALU_IN_Operation[0] => Mux59.IN10
Arena_ALU_IN_Operation[0] => Mux60.IN10
Arena_ALU_IN_Operation[0] => Mux61.IN10
Arena_ALU_IN_Operation[0] => Mux62.IN10
Arena_ALU_IN_Operation[0] => Mux63.IN10
Arena_ALU_IN_Operation[0] => Mux64.IN10
Arena_ALU_IN_Operation[0] => Mux65.IN10
Arena_ALU_IN_Operation[0] => Mux66.IN10
Arena_ALU_IN_Operation[0] => Mux67.IN10
Arena_ALU_IN_Operation[0] => Mux68.IN10
Arena_ALU_IN_Operation[0] => Mux69.IN10
Arena_ALU_IN_Operation[0] => Mux70.IN10
Arena_ALU_IN_Operation[0] => Mux71.IN10
Arena_ALU_IN_Operation[0] => Mux72.IN10
Arena_ALU_IN_Operation[0] => Mux73.IN10
Arena_ALU_IN_Operation[0] => Mux74.IN10
Arena_ALU_IN_Operation[0] => Mux75.IN10
Arena_ALU_IN_Operation[0] => Mux76.IN10
Arena_ALU_IN_Operation[0] => Mux77.IN10
Arena_ALU_IN_Operation[0] => Mux78.IN10
Arena_ALU_IN_Operation[0] => Mux79.IN10
Arena_ALU_IN_Operation[0] => Mux80.IN10
Arena_ALU_IN_Operation[0] => Mux81.IN10
Arena_ALU_IN_Operation[0] => Mux82.IN10
Arena_ALU_IN_Operation[0] => Mux83.IN10
Arena_ALU_IN_Operation[0] => Mux84.IN10
Arena_ALU_IN_Operation[0] => Mux85.IN10
Arena_ALU_IN_Operation[0] => Mux86.IN10
Arena_ALU_IN_Operation[0] => Mux87.IN10
Arena_ALU_IN_Operation[0] => Mux88.IN10
Arena_ALU_IN_Operation[0] => Mux89.IN10
Arena_ALU_IN_Operation[0] => Mux90.IN10
Arena_ALU_IN_Operation[0] => Mux91.IN10
Arena_ALU_IN_Operation[0] => Mux92.IN10
Arena_ALU_IN_Operation[0] => Mux93.IN10
Arena_ALU_IN_Operation[0] => Mux94.IN10
Arena_ALU_IN_Operation[0] => Mux95.IN10
Arena_ALU_IN_Operation[0] => Mux96.IN10
Arena_ALU_IN_Operation[0] => Mux97.IN10
Arena_ALU_IN_Operation[0] => Mux98.IN10
Arena_ALU_IN_Operation[0] => Mux99.IN10
Arena_ALU_IN_Operation[0] => Mux100.IN17
Arena_ALU_IN_Operation[0] => Mux101.IN17
Arena_ALU_IN_Operation[0] => Mux102.IN17
Arena_ALU_IN_Operation[0] => Mux103.IN17
Arena_ALU_IN_Operation[0] => Mux104.IN17
Arena_ALU_IN_Operation[0] => Mux105.IN17
Arena_ALU_IN_Operation[0] => Mux106.IN17
Arena_ALU_IN_Operation[0] => Mux107.IN17
Arena_ALU_IN_Operation[0] => Mux108.IN17
Arena_ALU_IN_Operation[0] => Mux109.IN17
Arena_ALU_IN_Operation[0] => Mux110.IN17
Arena_ALU_IN_Operation[0] => Mux111.IN17
Arena_ALU_IN_Operation[0] => Mux112.IN17
Arena_ALU_IN_Operation[0] => Mux113.IN17
Arena_ALU_IN_Operation[0] => Mux114.IN17
Arena_ALU_IN_Operation[0] => Mux115.IN17
Arena_ALU_IN_Operation[0] => Mux116.IN17
Arena_ALU_IN_Operation[0] => Mux117.IN17
Arena_ALU_IN_Operation[0] => Mux118.IN17
Arena_ALU_IN_Operation[0] => Mux119.IN17
Arena_ALU_IN_Operation[0] => Mux120.IN17
Arena_ALU_IN_Operation[0] => Mux121.IN17
Arena_ALU_IN_Operation[0] => Mux122.IN17
Arena_ALU_IN_Operation[0] => Mux123.IN17
Arena_ALU_IN_Operation[0] => Mux124.IN17
Arena_ALU_IN_Operation[0] => Mux125.IN17
Arena_ALU_IN_Operation[0] => Mux126.IN17
Arena_ALU_IN_Operation[0] => Mux127.IN17
Arena_ALU_IN_Operation[0] => Mux128.IN17
Arena_ALU_IN_Operation[0] => Mux129.IN17
Arena_ALU_IN_Operation[0] => Mux130.IN17
Arena_ALU_IN_Operation[0] => Mux131.IN17
Arena_ALU_IN_Operation[0] => Mux132.IN19
Arena_ALU_IN_Operation[1] => Mux0.IN18
Arena_ALU_IN_Operation[1] => Mux1.IN18
Arena_ALU_IN_Operation[1] => Mux2.IN18
Arena_ALU_IN_Operation[1] => Mux3.IN18
Arena_ALU_IN_Operation[1] => Mux4.IN18
Arena_ALU_IN_Operation[1] => Mux5.IN18
Arena_ALU_IN_Operation[1] => Mux6.IN18
Arena_ALU_IN_Operation[1] => Mux7.IN18
Arena_ALU_IN_Operation[1] => Mux8.IN18
Arena_ALU_IN_Operation[1] => Mux9.IN18
Arena_ALU_IN_Operation[1] => Mux10.IN18
Arena_ALU_IN_Operation[1] => Mux11.IN18
Arena_ALU_IN_Operation[1] => Mux12.IN18
Arena_ALU_IN_Operation[1] => Mux13.IN18
Arena_ALU_IN_Operation[1] => Mux14.IN18
Arena_ALU_IN_Operation[1] => Mux15.IN18
Arena_ALU_IN_Operation[1] => Mux16.IN18
Arena_ALU_IN_Operation[1] => Mux17.IN18
Arena_ALU_IN_Operation[1] => Mux18.IN18
Arena_ALU_IN_Operation[1] => Mux19.IN18
Arena_ALU_IN_Operation[1] => Mux20.IN18
Arena_ALU_IN_Operation[1] => Mux21.IN18
Arena_ALU_IN_Operation[1] => Mux22.IN18
Arena_ALU_IN_Operation[1] => Mux23.IN18
Arena_ALU_IN_Operation[1] => Mux24.IN18
Arena_ALU_IN_Operation[1] => Mux25.IN18
Arena_ALU_IN_Operation[1] => Mux26.IN18
Arena_ALU_IN_Operation[1] => Mux27.IN18
Arena_ALU_IN_Operation[1] => Mux28.IN18
Arena_ALU_IN_Operation[1] => Mux29.IN18
Arena_ALU_IN_Operation[1] => Mux30.IN18
Arena_ALU_IN_Operation[1] => Mux31.IN18
Arena_ALU_IN_Operation[1] => Mux32.IN18
Arena_ALU_IN_Operation[1] => Mux33.IN18
Arena_ALU_IN_Operation[1] => Mux34.IN18
Arena_ALU_IN_Operation[1] => Mux35.IN9
Arena_ALU_IN_Operation[1] => Mux36.IN9
Arena_ALU_IN_Operation[1] => Mux37.IN9
Arena_ALU_IN_Operation[1] => Mux38.IN9
Arena_ALU_IN_Operation[1] => Mux39.IN9
Arena_ALU_IN_Operation[1] => Mux40.IN9
Arena_ALU_IN_Operation[1] => Mux41.IN9
Arena_ALU_IN_Operation[1] => Mux42.IN9
Arena_ALU_IN_Operation[1] => Mux43.IN9
Arena_ALU_IN_Operation[1] => Mux44.IN9
Arena_ALU_IN_Operation[1] => Mux45.IN9
Arena_ALU_IN_Operation[1] => Mux46.IN9
Arena_ALU_IN_Operation[1] => Mux47.IN9
Arena_ALU_IN_Operation[1] => Mux48.IN9
Arena_ALU_IN_Operation[1] => Mux49.IN9
Arena_ALU_IN_Operation[1] => Mux50.IN9
Arena_ALU_IN_Operation[1] => Mux51.IN9
Arena_ALU_IN_Operation[1] => Mux52.IN9
Arena_ALU_IN_Operation[1] => Mux53.IN9
Arena_ALU_IN_Operation[1] => Mux54.IN9
Arena_ALU_IN_Operation[1] => Mux55.IN9
Arena_ALU_IN_Operation[1] => Mux56.IN9
Arena_ALU_IN_Operation[1] => Mux57.IN9
Arena_ALU_IN_Operation[1] => Mux58.IN9
Arena_ALU_IN_Operation[1] => Mux59.IN9
Arena_ALU_IN_Operation[1] => Mux60.IN9
Arena_ALU_IN_Operation[1] => Mux61.IN9
Arena_ALU_IN_Operation[1] => Mux62.IN9
Arena_ALU_IN_Operation[1] => Mux63.IN9
Arena_ALU_IN_Operation[1] => Mux64.IN9
Arena_ALU_IN_Operation[1] => Mux65.IN9
Arena_ALU_IN_Operation[1] => Mux66.IN9
Arena_ALU_IN_Operation[1] => Mux67.IN9
Arena_ALU_IN_Operation[1] => Mux68.IN9
Arena_ALU_IN_Operation[1] => Mux69.IN9
Arena_ALU_IN_Operation[1] => Mux70.IN9
Arena_ALU_IN_Operation[1] => Mux71.IN9
Arena_ALU_IN_Operation[1] => Mux72.IN9
Arena_ALU_IN_Operation[1] => Mux73.IN9
Arena_ALU_IN_Operation[1] => Mux74.IN9
Arena_ALU_IN_Operation[1] => Mux75.IN9
Arena_ALU_IN_Operation[1] => Mux76.IN9
Arena_ALU_IN_Operation[1] => Mux77.IN9
Arena_ALU_IN_Operation[1] => Mux78.IN9
Arena_ALU_IN_Operation[1] => Mux79.IN9
Arena_ALU_IN_Operation[1] => Mux80.IN9
Arena_ALU_IN_Operation[1] => Mux81.IN9
Arena_ALU_IN_Operation[1] => Mux82.IN9
Arena_ALU_IN_Operation[1] => Mux83.IN9
Arena_ALU_IN_Operation[1] => Mux84.IN9
Arena_ALU_IN_Operation[1] => Mux85.IN9
Arena_ALU_IN_Operation[1] => Mux86.IN9
Arena_ALU_IN_Operation[1] => Mux87.IN9
Arena_ALU_IN_Operation[1] => Mux88.IN9
Arena_ALU_IN_Operation[1] => Mux89.IN9
Arena_ALU_IN_Operation[1] => Mux90.IN9
Arena_ALU_IN_Operation[1] => Mux91.IN9
Arena_ALU_IN_Operation[1] => Mux92.IN9
Arena_ALU_IN_Operation[1] => Mux93.IN9
Arena_ALU_IN_Operation[1] => Mux94.IN9
Arena_ALU_IN_Operation[1] => Mux95.IN9
Arena_ALU_IN_Operation[1] => Mux96.IN9
Arena_ALU_IN_Operation[1] => Mux97.IN9
Arena_ALU_IN_Operation[1] => Mux98.IN9
Arena_ALU_IN_Operation[1] => Mux99.IN9
Arena_ALU_IN_Operation[1] => Mux100.IN16
Arena_ALU_IN_Operation[1] => Mux101.IN16
Arena_ALU_IN_Operation[1] => Mux102.IN16
Arena_ALU_IN_Operation[1] => Mux103.IN16
Arena_ALU_IN_Operation[1] => Mux104.IN16
Arena_ALU_IN_Operation[1] => Mux105.IN16
Arena_ALU_IN_Operation[1] => Mux106.IN16
Arena_ALU_IN_Operation[1] => Mux107.IN16
Arena_ALU_IN_Operation[1] => Mux108.IN16
Arena_ALU_IN_Operation[1] => Mux109.IN16
Arena_ALU_IN_Operation[1] => Mux110.IN16
Arena_ALU_IN_Operation[1] => Mux111.IN16
Arena_ALU_IN_Operation[1] => Mux112.IN16
Arena_ALU_IN_Operation[1] => Mux113.IN16
Arena_ALU_IN_Operation[1] => Mux114.IN16
Arena_ALU_IN_Operation[1] => Mux115.IN16
Arena_ALU_IN_Operation[1] => Mux116.IN16
Arena_ALU_IN_Operation[1] => Mux117.IN16
Arena_ALU_IN_Operation[1] => Mux118.IN16
Arena_ALU_IN_Operation[1] => Mux119.IN16
Arena_ALU_IN_Operation[1] => Mux120.IN16
Arena_ALU_IN_Operation[1] => Mux121.IN16
Arena_ALU_IN_Operation[1] => Mux122.IN16
Arena_ALU_IN_Operation[1] => Mux123.IN16
Arena_ALU_IN_Operation[1] => Mux124.IN16
Arena_ALU_IN_Operation[1] => Mux125.IN16
Arena_ALU_IN_Operation[1] => Mux126.IN16
Arena_ALU_IN_Operation[1] => Mux127.IN16
Arena_ALU_IN_Operation[1] => Mux128.IN16
Arena_ALU_IN_Operation[1] => Mux129.IN16
Arena_ALU_IN_Operation[1] => Mux130.IN16
Arena_ALU_IN_Operation[1] => Mux131.IN16
Arena_ALU_IN_Operation[1] => Mux132.IN18
Arena_ALU_IN_Operation[2] => Mux0.IN17
Arena_ALU_IN_Operation[2] => Mux1.IN17
Arena_ALU_IN_Operation[2] => Mux2.IN17
Arena_ALU_IN_Operation[2] => Mux3.IN17
Arena_ALU_IN_Operation[2] => Mux4.IN17
Arena_ALU_IN_Operation[2] => Mux5.IN17
Arena_ALU_IN_Operation[2] => Mux6.IN17
Arena_ALU_IN_Operation[2] => Mux7.IN17
Arena_ALU_IN_Operation[2] => Mux8.IN17
Arena_ALU_IN_Operation[2] => Mux9.IN17
Arena_ALU_IN_Operation[2] => Mux10.IN17
Arena_ALU_IN_Operation[2] => Mux11.IN17
Arena_ALU_IN_Operation[2] => Mux12.IN17
Arena_ALU_IN_Operation[2] => Mux13.IN17
Arena_ALU_IN_Operation[2] => Mux14.IN17
Arena_ALU_IN_Operation[2] => Mux15.IN17
Arena_ALU_IN_Operation[2] => Mux16.IN17
Arena_ALU_IN_Operation[2] => Mux17.IN17
Arena_ALU_IN_Operation[2] => Mux18.IN17
Arena_ALU_IN_Operation[2] => Mux19.IN17
Arena_ALU_IN_Operation[2] => Mux20.IN17
Arena_ALU_IN_Operation[2] => Mux21.IN17
Arena_ALU_IN_Operation[2] => Mux22.IN17
Arena_ALU_IN_Operation[2] => Mux23.IN17
Arena_ALU_IN_Operation[2] => Mux24.IN17
Arena_ALU_IN_Operation[2] => Mux25.IN17
Arena_ALU_IN_Operation[2] => Mux26.IN17
Arena_ALU_IN_Operation[2] => Mux27.IN17
Arena_ALU_IN_Operation[2] => Mux28.IN17
Arena_ALU_IN_Operation[2] => Mux29.IN17
Arena_ALU_IN_Operation[2] => Mux30.IN17
Arena_ALU_IN_Operation[2] => Mux31.IN17
Arena_ALU_IN_Operation[2] => Mux32.IN17
Arena_ALU_IN_Operation[2] => Mux33.IN17
Arena_ALU_IN_Operation[2] => Mux34.IN17
Arena_ALU_IN_Operation[2] => Mux100.IN15
Arena_ALU_IN_Operation[2] => Mux101.IN15
Arena_ALU_IN_Operation[2] => Mux102.IN15
Arena_ALU_IN_Operation[2] => Mux103.IN15
Arena_ALU_IN_Operation[2] => Mux104.IN15
Arena_ALU_IN_Operation[2] => Mux105.IN15
Arena_ALU_IN_Operation[2] => Mux106.IN15
Arena_ALU_IN_Operation[2] => Mux107.IN15
Arena_ALU_IN_Operation[2] => Mux108.IN15
Arena_ALU_IN_Operation[2] => Mux109.IN15
Arena_ALU_IN_Operation[2] => Mux110.IN15
Arena_ALU_IN_Operation[2] => Mux111.IN15
Arena_ALU_IN_Operation[2] => Mux112.IN15
Arena_ALU_IN_Operation[2] => Mux113.IN15
Arena_ALU_IN_Operation[2] => Mux114.IN15
Arena_ALU_IN_Operation[2] => Mux115.IN15
Arena_ALU_IN_Operation[2] => Mux116.IN15
Arena_ALU_IN_Operation[2] => Mux117.IN15
Arena_ALU_IN_Operation[2] => Mux118.IN15
Arena_ALU_IN_Operation[2] => Mux119.IN15
Arena_ALU_IN_Operation[2] => Mux120.IN15
Arena_ALU_IN_Operation[2] => Mux121.IN15
Arena_ALU_IN_Operation[2] => Mux122.IN15
Arena_ALU_IN_Operation[2] => Mux123.IN15
Arena_ALU_IN_Operation[2] => Mux124.IN15
Arena_ALU_IN_Operation[2] => Mux125.IN15
Arena_ALU_IN_Operation[2] => Mux126.IN15
Arena_ALU_IN_Operation[2] => Mux127.IN15
Arena_ALU_IN_Operation[2] => Mux128.IN15
Arena_ALU_IN_Operation[2] => Mux129.IN15
Arena_ALU_IN_Operation[2] => Mux130.IN15
Arena_ALU_IN_Operation[2] => Mux131.IN15
Arena_ALU_IN_Operation[2] => Mux132.IN17
Arena_ALU_IN_Operation[3] => Mux0.IN16
Arena_ALU_IN_Operation[3] => Mux1.IN16
Arena_ALU_IN_Operation[3] => Mux2.IN16
Arena_ALU_IN_Operation[3] => Mux3.IN16
Arena_ALU_IN_Operation[3] => Mux4.IN16
Arena_ALU_IN_Operation[3] => Mux5.IN16
Arena_ALU_IN_Operation[3] => Mux6.IN16
Arena_ALU_IN_Operation[3] => Mux7.IN16
Arena_ALU_IN_Operation[3] => Mux8.IN16
Arena_ALU_IN_Operation[3] => Mux9.IN16
Arena_ALU_IN_Operation[3] => Mux10.IN16
Arena_ALU_IN_Operation[3] => Mux11.IN16
Arena_ALU_IN_Operation[3] => Mux12.IN16
Arena_ALU_IN_Operation[3] => Mux13.IN16
Arena_ALU_IN_Operation[3] => Mux14.IN16
Arena_ALU_IN_Operation[3] => Mux15.IN16
Arena_ALU_IN_Operation[3] => Mux16.IN16
Arena_ALU_IN_Operation[3] => Mux17.IN16
Arena_ALU_IN_Operation[3] => Mux18.IN16
Arena_ALU_IN_Operation[3] => Mux19.IN16
Arena_ALU_IN_Operation[3] => Mux20.IN16
Arena_ALU_IN_Operation[3] => Mux21.IN16
Arena_ALU_IN_Operation[3] => Mux22.IN16
Arena_ALU_IN_Operation[3] => Mux23.IN16
Arena_ALU_IN_Operation[3] => Mux24.IN16
Arena_ALU_IN_Operation[3] => Mux25.IN16
Arena_ALU_IN_Operation[3] => Mux26.IN16
Arena_ALU_IN_Operation[3] => Mux27.IN16
Arena_ALU_IN_Operation[3] => Mux28.IN16
Arena_ALU_IN_Operation[3] => Mux29.IN16
Arena_ALU_IN_Operation[3] => Mux30.IN16
Arena_ALU_IN_Operation[3] => Mux31.IN16
Arena_ALU_IN_Operation[3] => Mux32.IN16
Arena_ALU_IN_Operation[3] => Mux33.IN16
Arena_ALU_IN_Operation[3] => Mux34.IN16
Arena_ALU_IN_Operation[3] => Mux35.IN8
Arena_ALU_IN_Operation[3] => Mux36.IN8
Arena_ALU_IN_Operation[3] => Mux37.IN8
Arena_ALU_IN_Operation[3] => Mux38.IN8
Arena_ALU_IN_Operation[3] => Mux39.IN8
Arena_ALU_IN_Operation[3] => Mux40.IN8
Arena_ALU_IN_Operation[3] => Mux41.IN8
Arena_ALU_IN_Operation[3] => Mux42.IN8
Arena_ALU_IN_Operation[3] => Mux43.IN8
Arena_ALU_IN_Operation[3] => Mux44.IN8
Arena_ALU_IN_Operation[3] => Mux45.IN8
Arena_ALU_IN_Operation[3] => Mux46.IN8
Arena_ALU_IN_Operation[3] => Mux47.IN8
Arena_ALU_IN_Operation[3] => Mux48.IN8
Arena_ALU_IN_Operation[3] => Mux49.IN8
Arena_ALU_IN_Operation[3] => Mux50.IN8
Arena_ALU_IN_Operation[3] => Mux51.IN8
Arena_ALU_IN_Operation[3] => Mux52.IN8
Arena_ALU_IN_Operation[3] => Mux53.IN8
Arena_ALU_IN_Operation[3] => Mux54.IN8
Arena_ALU_IN_Operation[3] => Mux55.IN8
Arena_ALU_IN_Operation[3] => Mux56.IN8
Arena_ALU_IN_Operation[3] => Mux57.IN8
Arena_ALU_IN_Operation[3] => Mux58.IN8
Arena_ALU_IN_Operation[3] => Mux59.IN8
Arena_ALU_IN_Operation[3] => Mux60.IN8
Arena_ALU_IN_Operation[3] => Mux61.IN8
Arena_ALU_IN_Operation[3] => Mux62.IN8
Arena_ALU_IN_Operation[3] => Mux63.IN8
Arena_ALU_IN_Operation[3] => Mux64.IN8
Arena_ALU_IN_Operation[3] => Mux65.IN8
Arena_ALU_IN_Operation[3] => Mux66.IN8
Arena_ALU_IN_Operation[3] => Mux67.IN8
Arena_ALU_IN_Operation[3] => Mux68.IN8
Arena_ALU_IN_Operation[3] => Mux69.IN8
Arena_ALU_IN_Operation[3] => Mux70.IN8
Arena_ALU_IN_Operation[3] => Mux71.IN8
Arena_ALU_IN_Operation[3] => Mux72.IN8
Arena_ALU_IN_Operation[3] => Mux73.IN8
Arena_ALU_IN_Operation[3] => Mux74.IN8
Arena_ALU_IN_Operation[3] => Mux75.IN8
Arena_ALU_IN_Operation[3] => Mux76.IN8
Arena_ALU_IN_Operation[3] => Mux77.IN8
Arena_ALU_IN_Operation[3] => Mux78.IN8
Arena_ALU_IN_Operation[3] => Mux79.IN8
Arena_ALU_IN_Operation[3] => Mux80.IN8
Arena_ALU_IN_Operation[3] => Mux81.IN8
Arena_ALU_IN_Operation[3] => Mux82.IN8
Arena_ALU_IN_Operation[3] => Mux83.IN8
Arena_ALU_IN_Operation[3] => Mux84.IN8
Arena_ALU_IN_Operation[3] => Mux85.IN8
Arena_ALU_IN_Operation[3] => Mux86.IN8
Arena_ALU_IN_Operation[3] => Mux87.IN8
Arena_ALU_IN_Operation[3] => Mux88.IN8
Arena_ALU_IN_Operation[3] => Mux89.IN8
Arena_ALU_IN_Operation[3] => Mux90.IN8
Arena_ALU_IN_Operation[3] => Mux91.IN8
Arena_ALU_IN_Operation[3] => Mux92.IN8
Arena_ALU_IN_Operation[3] => Mux93.IN8
Arena_ALU_IN_Operation[3] => Mux94.IN8
Arena_ALU_IN_Operation[3] => Mux95.IN8
Arena_ALU_IN_Operation[3] => Mux96.IN8
Arena_ALU_IN_Operation[3] => Mux97.IN8
Arena_ALU_IN_Operation[3] => Mux98.IN8
Arena_ALU_IN_Operation[3] => Mux99.IN8
Arena_ALU_IN_Operation[3] => Mux100.IN14
Arena_ALU_IN_Operation[3] => Mux101.IN14
Arena_ALU_IN_Operation[3] => Mux102.IN14
Arena_ALU_IN_Operation[3] => Mux103.IN14
Arena_ALU_IN_Operation[3] => Mux104.IN14
Arena_ALU_IN_Operation[3] => Mux105.IN14
Arena_ALU_IN_Operation[3] => Mux106.IN14
Arena_ALU_IN_Operation[3] => Mux107.IN14
Arena_ALU_IN_Operation[3] => Mux108.IN14
Arena_ALU_IN_Operation[3] => Mux109.IN14
Arena_ALU_IN_Operation[3] => Mux110.IN14
Arena_ALU_IN_Operation[3] => Mux111.IN14
Arena_ALU_IN_Operation[3] => Mux112.IN14
Arena_ALU_IN_Operation[3] => Mux113.IN14
Arena_ALU_IN_Operation[3] => Mux114.IN14
Arena_ALU_IN_Operation[3] => Mux115.IN14
Arena_ALU_IN_Operation[3] => Mux116.IN14
Arena_ALU_IN_Operation[3] => Mux117.IN14
Arena_ALU_IN_Operation[3] => Mux118.IN14
Arena_ALU_IN_Operation[3] => Mux119.IN14
Arena_ALU_IN_Operation[3] => Mux120.IN14
Arena_ALU_IN_Operation[3] => Mux121.IN14
Arena_ALU_IN_Operation[3] => Mux122.IN14
Arena_ALU_IN_Operation[3] => Mux123.IN14
Arena_ALU_IN_Operation[3] => Mux124.IN14
Arena_ALU_IN_Operation[3] => Mux125.IN14
Arena_ALU_IN_Operation[3] => Mux126.IN14
Arena_ALU_IN_Operation[3] => Mux127.IN14
Arena_ALU_IN_Operation[3] => Mux128.IN14
Arena_ALU_IN_Operation[3] => Mux129.IN14
Arena_ALU_IN_Operation[3] => Mux130.IN14
Arena_ALU_IN_Operation[3] => Mux131.IN14
Arena_ALU_IN_Operation[3] => Mux132.IN16
Arena_ALU_OUT[0] <= Arena_ALU_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[1] <= Arena_ALU_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[2] <= Arena_ALU_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[3] <= Arena_ALU_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[4] <= Arena_ALU_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[5] <= Arena_ALU_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[6] <= Arena_ALU_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[7] <= Arena_ALU_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[8] <= Arena_ALU_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[9] <= Arena_ALU_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[10] <= Arena_ALU_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[11] <= Arena_ALU_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[12] <= Arena_ALU_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[13] <= Arena_ALU_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[14] <= Arena_ALU_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[15] <= Arena_ALU_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[16] <= Arena_ALU_OUT[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[17] <= Arena_ALU_OUT[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[18] <= Arena_ALU_OUT[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[19] <= Arena_ALU_OUT[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[20] <= Arena_ALU_OUT[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[21] <= Arena_ALU_OUT[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[22] <= Arena_ALU_OUT[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[23] <= Arena_ALU_OUT[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[24] <= Arena_ALU_OUT[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[25] <= Arena_ALU_OUT[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[26] <= Arena_ALU_OUT[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[27] <= Arena_ALU_OUT[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[28] <= Arena_ALU_OUT[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[29] <= Arena_ALU_OUT[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[30] <= Arena_ALU_OUT[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[31] <= Arena_ALU_OUT[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_Zero <= Arena_ALU_Zero$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|Arena_ALU_Control:inst2
Arena_operation[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Arena_operation[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Arena_operation[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Arena_operation[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALUOp[0] => inst.IN0
Arena_ALUOp[0] => inst3.IN0
Arena_ALUOp[0] => inst9.IN1
Arena_ALUOp[1] => inst8.IN0
Arena_ALUOp[1] => inst6.IN0
Arena_ALUOp[1] => inst4.IN0
Arena_funct[0] => inst2.IN0
Arena_funct[1] => inst8.IN1
Arena_funct[2] => inst7.IN0
Arena_funct[3] => inst2.IN1
Arena_funct[4] => ~NO_FANOUT~
Arena_funct[5] => ~NO_FANOUT~


|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME
Arena_memWrite => dataMem_loc.WE
Arena_memRead => Arena_readData[0]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[1]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[2]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[3]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[4]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[5]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[6]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[7]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[8]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[9]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[10]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[11]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[12]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[13]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[14]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[15]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[16]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[17]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[18]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[19]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[20]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[21]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[22]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[23]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[24]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[25]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[26]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[27]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[28]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[29]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[30]$latch.LATCH_ENABLE
Arena_memRead => Arena_readData[31]$latch.LATCH_ENABLE
Arena_address[0] => dataMem_loc.RADDR
Arena_address[0] => dataMem_loc.WADDR
Arena_address[1] => dataMem_loc.RADDR1
Arena_address[1] => dataMem_loc.WADDR1
Arena_address[2] => dataMem_loc.RADDR2
Arena_address[2] => dataMem_loc.WADDR2
Arena_address[3] => dataMem_loc.RADDR3
Arena_address[3] => dataMem_loc.WADDR3
Arena_address[4] => dataMem_loc.RADDR4
Arena_address[4] => dataMem_loc.WADDR4
Arena_address[5] => dataMem_loc.RADDR5
Arena_address[5] => dataMem_loc.WADDR5
Arena_address[6] => dataMem_loc.RADDR6
Arena_address[6] => dataMem_loc.WADDR6
Arena_address[7] => dataMem_loc.RADDR7
Arena_address[7] => dataMem_loc.WADDR7
Arena_writeData[0] => dataMem_loc.DATAIN
Arena_writeData[1] => dataMem_loc.DATAIN1
Arena_writeData[2] => dataMem_loc.DATAIN2
Arena_writeData[3] => dataMem_loc.DATAIN3
Arena_writeData[4] => dataMem_loc.DATAIN4
Arena_writeData[5] => dataMem_loc.DATAIN5
Arena_writeData[6] => dataMem_loc.DATAIN6
Arena_writeData[7] => dataMem_loc.DATAIN7
Arena_writeData[8] => dataMem_loc.DATAIN8
Arena_writeData[9] => dataMem_loc.DATAIN9
Arena_writeData[10] => dataMem_loc.DATAIN10
Arena_writeData[11] => dataMem_loc.DATAIN11
Arena_writeData[12] => dataMem_loc.DATAIN12
Arena_writeData[13] => dataMem_loc.DATAIN13
Arena_writeData[14] => dataMem_loc.DATAIN14
Arena_writeData[15] => dataMem_loc.DATAIN15
Arena_writeData[16] => dataMem_loc.DATAIN16
Arena_writeData[17] => dataMem_loc.DATAIN17
Arena_writeData[18] => dataMem_loc.DATAIN18
Arena_writeData[19] => dataMem_loc.DATAIN19
Arena_writeData[20] => dataMem_loc.DATAIN20
Arena_writeData[21] => dataMem_loc.DATAIN21
Arena_writeData[22] => dataMem_loc.DATAIN22
Arena_writeData[23] => dataMem_loc.DATAIN23
Arena_writeData[24] => dataMem_loc.DATAIN24
Arena_writeData[25] => dataMem_loc.DATAIN25
Arena_writeData[26] => dataMem_loc.DATAIN26
Arena_writeData[27] => dataMem_loc.DATAIN27
Arena_writeData[28] => dataMem_loc.DATAIN28
Arena_writeData[29] => dataMem_loc.DATAIN29
Arena_writeData[30] => dataMem_loc.DATAIN30
Arena_writeData[31] => dataMem_loc.DATAIN31
Arena_readData[0] <= Arena_readData[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[1] <= Arena_readData[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[2] <= Arena_readData[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[3] <= Arena_readData[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[4] <= Arena_readData[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[5] <= Arena_readData[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[6] <= Arena_readData[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[7] <= Arena_readData[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[8] <= Arena_readData[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[9] <= Arena_readData[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[10] <= Arena_readData[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[11] <= Arena_readData[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[12] <= Arena_readData[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[13] <= Arena_readData[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[14] <= Arena_readData[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[15] <= Arena_readData[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[16] <= Arena_readData[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[17] <= Arena_readData[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[18] <= Arena_readData[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[19] <= Arena_readData[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[20] <= Arena_readData[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[21] <= Arena_readData[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[22] <= Arena_readData[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[23] <= Arena_readData[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[24] <= Arena_readData[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[25] <= Arena_readData[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[26] <= Arena_readData[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[27] <= Arena_readData[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[28] <= Arena_readData[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[29] <= Arena_readData[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[30] <= Arena_readData[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_readData[31] <= Arena_readData[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|BUSMUX:RegDstMux
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]


|Single_Cycle_CPU|BUSMUX:RegDstMux|lpm_mux:$00000
data[0][0] => mux_pmc:auto_generated.data[0]
data[0][1] => mux_pmc:auto_generated.data[1]
data[0][2] => mux_pmc:auto_generated.data[2]
data[0][3] => mux_pmc:auto_generated.data[3]
data[0][4] => mux_pmc:auto_generated.data[4]
data[1][0] => mux_pmc:auto_generated.data[5]
data[1][1] => mux_pmc:auto_generated.data[6]
data[1][2] => mux_pmc:auto_generated.data[7]
data[1][3] => mux_pmc:auto_generated.data[8]
data[1][4] => mux_pmc:auto_generated.data[9]
sel[0] => mux_pmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pmc:auto_generated.result[0]
result[1] <= mux_pmc:auto_generated.result[1]
result[2] <= mux_pmc:auto_generated.result[2]
result[3] <= mux_pmc:auto_generated.result[3]
result[4] <= mux_pmc:auto_generated.result[4]


|Single_Cycle_CPU|BUSMUX:RegDstMux|lpm_mux:$00000|mux_pmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[0].IN1
data[6] => result_node[1].IN1
data[7] => result_node[2].IN1
data[8] => result_node[3].IN1
data[9] => result_node[4].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Single_Cycle_CPU|Arena_Sign_Extend_16to32:Sign_Extender
Arena_16bit_IMMEDIATE_IN[0] => Arena_32bit_IMMEDIATE_OUT[0].DATAIN
Arena_16bit_IMMEDIATE_IN[1] => Arena_32bit_IMMEDIATE_OUT[1].DATAIN
Arena_16bit_IMMEDIATE_IN[2] => Arena_32bit_IMMEDIATE_OUT[2].DATAIN
Arena_16bit_IMMEDIATE_IN[3] => Arena_32bit_IMMEDIATE_OUT[3].DATAIN
Arena_16bit_IMMEDIATE_IN[4] => Arena_32bit_IMMEDIATE_OUT[4].DATAIN
Arena_16bit_IMMEDIATE_IN[5] => Arena_32bit_IMMEDIATE_OUT[5].DATAIN
Arena_16bit_IMMEDIATE_IN[6] => Arena_32bit_IMMEDIATE_OUT[6].DATAIN
Arena_16bit_IMMEDIATE_IN[7] => Arena_32bit_IMMEDIATE_OUT[7].DATAIN
Arena_16bit_IMMEDIATE_IN[8] => Arena_32bit_IMMEDIATE_OUT[8].DATAIN
Arena_16bit_IMMEDIATE_IN[9] => Arena_32bit_IMMEDIATE_OUT[9].DATAIN
Arena_16bit_IMMEDIATE_IN[10] => Arena_32bit_IMMEDIATE_OUT[10].DATAIN
Arena_16bit_IMMEDIATE_IN[11] => Arena_32bit_IMMEDIATE_OUT[11].DATAIN
Arena_16bit_IMMEDIATE_IN[12] => Arena_32bit_IMMEDIATE_OUT[12].DATAIN
Arena_16bit_IMMEDIATE_IN[13] => Arena_32bit_IMMEDIATE_OUT[13].DATAIN
Arena_16bit_IMMEDIATE_IN[14] => Arena_32bit_IMMEDIATE_OUT[14].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[15].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[31].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[30].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[29].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[28].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[27].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[26].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[25].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[24].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[23].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[22].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[21].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[20].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[19].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[18].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[17].DATAIN
Arena_16bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[16].DATAIN
Arena_32bit_IMMEDIATE_OUT[0] <= Arena_16bit_IMMEDIATE_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[1] <= Arena_16bit_IMMEDIATE_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[2] <= Arena_16bit_IMMEDIATE_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[3] <= Arena_16bit_IMMEDIATE_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[4] <= Arena_16bit_IMMEDIATE_IN[4].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[5] <= Arena_16bit_IMMEDIATE_IN[5].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[6] <= Arena_16bit_IMMEDIATE_IN[6].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[7] <= Arena_16bit_IMMEDIATE_IN[7].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[8] <= Arena_16bit_IMMEDIATE_IN[8].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[9] <= Arena_16bit_IMMEDIATE_IN[9].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[10] <= Arena_16bit_IMMEDIATE_IN[10].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[11] <= Arena_16bit_IMMEDIATE_IN[11].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[12] <= Arena_16bit_IMMEDIATE_IN[12].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[13] <= Arena_16bit_IMMEDIATE_IN[13].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[14] <= Arena_16bit_IMMEDIATE_IN[14].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[15] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[16] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[17] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[18] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[19] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[20] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[21] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[22] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[23] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[24] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[25] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[26] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[27] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[28] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[29] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[30] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[31] <= Arena_16bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|Single_Cycle_CPU|BUSMUX:inst10|lpm_mux:$00000|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Single_Cycle_CPU|lpm_add_sub1:inst8
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|Single_Cycle_CPU|lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_meh:auto_generated.dataa[0]
dataa[1] => add_sub_meh:auto_generated.dataa[1]
dataa[2] => add_sub_meh:auto_generated.dataa[2]
dataa[3] => add_sub_meh:auto_generated.dataa[3]
dataa[4] => add_sub_meh:auto_generated.dataa[4]
dataa[5] => add_sub_meh:auto_generated.dataa[5]
dataa[6] => add_sub_meh:auto_generated.dataa[6]
dataa[7] => add_sub_meh:auto_generated.dataa[7]
dataa[8] => add_sub_meh:auto_generated.dataa[8]
dataa[9] => add_sub_meh:auto_generated.dataa[9]
dataa[10] => add_sub_meh:auto_generated.dataa[10]
dataa[11] => add_sub_meh:auto_generated.dataa[11]
dataa[12] => add_sub_meh:auto_generated.dataa[12]
dataa[13] => add_sub_meh:auto_generated.dataa[13]
dataa[14] => add_sub_meh:auto_generated.dataa[14]
dataa[15] => add_sub_meh:auto_generated.dataa[15]
dataa[16] => add_sub_meh:auto_generated.dataa[16]
dataa[17] => add_sub_meh:auto_generated.dataa[17]
dataa[18] => add_sub_meh:auto_generated.dataa[18]
dataa[19] => add_sub_meh:auto_generated.dataa[19]
dataa[20] => add_sub_meh:auto_generated.dataa[20]
dataa[21] => add_sub_meh:auto_generated.dataa[21]
dataa[22] => add_sub_meh:auto_generated.dataa[22]
dataa[23] => add_sub_meh:auto_generated.dataa[23]
dataa[24] => add_sub_meh:auto_generated.dataa[24]
dataa[25] => add_sub_meh:auto_generated.dataa[25]
dataa[26] => add_sub_meh:auto_generated.dataa[26]
dataa[27] => add_sub_meh:auto_generated.dataa[27]
dataa[28] => add_sub_meh:auto_generated.dataa[28]
dataa[29] => add_sub_meh:auto_generated.dataa[29]
dataa[30] => add_sub_meh:auto_generated.dataa[30]
dataa[31] => add_sub_meh:auto_generated.dataa[31]
datab[0] => add_sub_meh:auto_generated.datab[0]
datab[1] => add_sub_meh:auto_generated.datab[1]
datab[2] => add_sub_meh:auto_generated.datab[2]
datab[3] => add_sub_meh:auto_generated.datab[3]
datab[4] => add_sub_meh:auto_generated.datab[4]
datab[5] => add_sub_meh:auto_generated.datab[5]
datab[6] => add_sub_meh:auto_generated.datab[6]
datab[7] => add_sub_meh:auto_generated.datab[7]
datab[8] => add_sub_meh:auto_generated.datab[8]
datab[9] => add_sub_meh:auto_generated.datab[9]
datab[10] => add_sub_meh:auto_generated.datab[10]
datab[11] => add_sub_meh:auto_generated.datab[11]
datab[12] => add_sub_meh:auto_generated.datab[12]
datab[13] => add_sub_meh:auto_generated.datab[13]
datab[14] => add_sub_meh:auto_generated.datab[14]
datab[15] => add_sub_meh:auto_generated.datab[15]
datab[16] => add_sub_meh:auto_generated.datab[16]
datab[17] => add_sub_meh:auto_generated.datab[17]
datab[18] => add_sub_meh:auto_generated.datab[18]
datab[19] => add_sub_meh:auto_generated.datab[19]
datab[20] => add_sub_meh:auto_generated.datab[20]
datab[21] => add_sub_meh:auto_generated.datab[21]
datab[22] => add_sub_meh:auto_generated.datab[22]
datab[23] => add_sub_meh:auto_generated.datab[23]
datab[24] => add_sub_meh:auto_generated.datab[24]
datab[25] => add_sub_meh:auto_generated.datab[25]
datab[26] => add_sub_meh:auto_generated.datab[26]
datab[27] => add_sub_meh:auto_generated.datab[27]
datab[28] => add_sub_meh:auto_generated.datab[28]
datab[29] => add_sub_meh:auto_generated.datab[29]
datab[30] => add_sub_meh:auto_generated.datab[30]
datab[31] => add_sub_meh:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_meh:auto_generated.result[0]
result[1] <= add_sub_meh:auto_generated.result[1]
result[2] <= add_sub_meh:auto_generated.result[2]
result[3] <= add_sub_meh:auto_generated.result[3]
result[4] <= add_sub_meh:auto_generated.result[4]
result[5] <= add_sub_meh:auto_generated.result[5]
result[6] <= add_sub_meh:auto_generated.result[6]
result[7] <= add_sub_meh:auto_generated.result[7]
result[8] <= add_sub_meh:auto_generated.result[8]
result[9] <= add_sub_meh:auto_generated.result[9]
result[10] <= add_sub_meh:auto_generated.result[10]
result[11] <= add_sub_meh:auto_generated.result[11]
result[12] <= add_sub_meh:auto_generated.result[12]
result[13] <= add_sub_meh:auto_generated.result[13]
result[14] <= add_sub_meh:auto_generated.result[14]
result[15] <= add_sub_meh:auto_generated.result[15]
result[16] <= add_sub_meh:auto_generated.result[16]
result[17] <= add_sub_meh:auto_generated.result[17]
result[18] <= add_sub_meh:auto_generated.result[18]
result[19] <= add_sub_meh:auto_generated.result[19]
result[20] <= add_sub_meh:auto_generated.result[20]
result[21] <= add_sub_meh:auto_generated.result[21]
result[22] <= add_sub_meh:auto_generated.result[22]
result[23] <= add_sub_meh:auto_generated.result[23]
result[24] <= add_sub_meh:auto_generated.result[24]
result[25] <= add_sub_meh:auto_generated.result[25]
result[26] <= add_sub_meh:auto_generated.result[26]
result[27] <= add_sub_meh:auto_generated.result[27]
result[28] <= add_sub_meh:auto_generated.result[28]
result[29] <= add_sub_meh:auto_generated.result[29]
result[30] <= add_sub_meh:auto_generated.result[30]
result[31] <= add_sub_meh:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|Single_Cycle_CPU|lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component|add_sub_meh:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|Arena_Shift_Left_32bit:ShiftLEFT_2bits
Arena_32bit_IMMEDIATE_IN[0] => Arena_32bit_IMMEDIATE_OUT[2].DATAIN
Arena_32bit_IMMEDIATE_IN[1] => Arena_32bit_IMMEDIATE_OUT[3].DATAIN
Arena_32bit_IMMEDIATE_IN[2] => Arena_32bit_IMMEDIATE_OUT[4].DATAIN
Arena_32bit_IMMEDIATE_IN[3] => Arena_32bit_IMMEDIATE_OUT[5].DATAIN
Arena_32bit_IMMEDIATE_IN[4] => Arena_32bit_IMMEDIATE_OUT[6].DATAIN
Arena_32bit_IMMEDIATE_IN[5] => Arena_32bit_IMMEDIATE_OUT[7].DATAIN
Arena_32bit_IMMEDIATE_IN[6] => Arena_32bit_IMMEDIATE_OUT[8].DATAIN
Arena_32bit_IMMEDIATE_IN[7] => Arena_32bit_IMMEDIATE_OUT[9].DATAIN
Arena_32bit_IMMEDIATE_IN[8] => Arena_32bit_IMMEDIATE_OUT[10].DATAIN
Arena_32bit_IMMEDIATE_IN[9] => Arena_32bit_IMMEDIATE_OUT[11].DATAIN
Arena_32bit_IMMEDIATE_IN[10] => Arena_32bit_IMMEDIATE_OUT[12].DATAIN
Arena_32bit_IMMEDIATE_IN[11] => Arena_32bit_IMMEDIATE_OUT[13].DATAIN
Arena_32bit_IMMEDIATE_IN[12] => Arena_32bit_IMMEDIATE_OUT[14].DATAIN
Arena_32bit_IMMEDIATE_IN[13] => Arena_32bit_IMMEDIATE_OUT[15].DATAIN
Arena_32bit_IMMEDIATE_IN[14] => Arena_32bit_IMMEDIATE_OUT[16].DATAIN
Arena_32bit_IMMEDIATE_IN[15] => Arena_32bit_IMMEDIATE_OUT[17].DATAIN
Arena_32bit_IMMEDIATE_IN[16] => Arena_32bit_IMMEDIATE_OUT[18].DATAIN
Arena_32bit_IMMEDIATE_IN[17] => Arena_32bit_IMMEDIATE_OUT[19].DATAIN
Arena_32bit_IMMEDIATE_IN[18] => Arena_32bit_IMMEDIATE_OUT[20].DATAIN
Arena_32bit_IMMEDIATE_IN[19] => Arena_32bit_IMMEDIATE_OUT[21].DATAIN
Arena_32bit_IMMEDIATE_IN[20] => Arena_32bit_IMMEDIATE_OUT[22].DATAIN
Arena_32bit_IMMEDIATE_IN[21] => Arena_32bit_IMMEDIATE_OUT[23].DATAIN
Arena_32bit_IMMEDIATE_IN[22] => Arena_32bit_IMMEDIATE_OUT[24].DATAIN
Arena_32bit_IMMEDIATE_IN[23] => Arena_32bit_IMMEDIATE_OUT[25].DATAIN
Arena_32bit_IMMEDIATE_IN[24] => Arena_32bit_IMMEDIATE_OUT[26].DATAIN
Arena_32bit_IMMEDIATE_IN[25] => Arena_32bit_IMMEDIATE_OUT[27].DATAIN
Arena_32bit_IMMEDIATE_IN[26] => Arena_32bit_IMMEDIATE_OUT[28].DATAIN
Arena_32bit_IMMEDIATE_IN[27] => Arena_32bit_IMMEDIATE_OUT[29].DATAIN
Arena_32bit_IMMEDIATE_IN[28] => Arena_32bit_IMMEDIATE_OUT[30].DATAIN
Arena_32bit_IMMEDIATE_IN[29] => Arena_32bit_IMMEDIATE_OUT[31].DATAIN
Arena_32bit_IMMEDIATE_IN[30] => ~NO_FANOUT~
Arena_32bit_IMMEDIATE_IN[31] => ~NO_FANOUT~
Arena_32bit_IMMEDIATE_OUT[0] <= <GND>
Arena_32bit_IMMEDIATE_OUT[1] <= <GND>
Arena_32bit_IMMEDIATE_OUT[2] <= Arena_32bit_IMMEDIATE_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[3] <= Arena_32bit_IMMEDIATE_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[4] <= Arena_32bit_IMMEDIATE_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[5] <= Arena_32bit_IMMEDIATE_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[6] <= Arena_32bit_IMMEDIATE_IN[4].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[7] <= Arena_32bit_IMMEDIATE_IN[5].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[8] <= Arena_32bit_IMMEDIATE_IN[6].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[9] <= Arena_32bit_IMMEDIATE_IN[7].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[10] <= Arena_32bit_IMMEDIATE_IN[8].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[11] <= Arena_32bit_IMMEDIATE_IN[9].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[12] <= Arena_32bit_IMMEDIATE_IN[10].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[13] <= Arena_32bit_IMMEDIATE_IN[11].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[14] <= Arena_32bit_IMMEDIATE_IN[12].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[15] <= Arena_32bit_IMMEDIATE_IN[13].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[16] <= Arena_32bit_IMMEDIATE_IN[14].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[17] <= Arena_32bit_IMMEDIATE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[18] <= Arena_32bit_IMMEDIATE_IN[16].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[19] <= Arena_32bit_IMMEDIATE_IN[17].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[20] <= Arena_32bit_IMMEDIATE_IN[18].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[21] <= Arena_32bit_IMMEDIATE_IN[19].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[22] <= Arena_32bit_IMMEDIATE_IN[20].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[23] <= Arena_32bit_IMMEDIATE_IN[21].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[24] <= Arena_32bit_IMMEDIATE_IN[22].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[25] <= Arena_32bit_IMMEDIATE_IN[23].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[26] <= Arena_32bit_IMMEDIATE_IN[24].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[27] <= Arena_32bit_IMMEDIATE_IN[25].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[28] <= Arena_32bit_IMMEDIATE_IN[26].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[29] <= Arena_32bit_IMMEDIATE_IN[27].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[30] <= Arena_32bit_IMMEDIATE_IN[28].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bit_IMMEDIATE_OUT[31] <= Arena_32bit_IMMEDIATE_IN[29].DB_MAX_OUTPUT_PORT_TYPE


|Single_Cycle_CPU|Arena_ProgramCounter_32bit:Instruction_Input
Arena_button => Arena_32bitOutput[0]~reg0.CLK
Arena_button => Arena_32bitOutput[1]~reg0.CLK
Arena_button => Arena_32bitOutput[2]~reg0.CLK
Arena_button => Arena_32bitOutput[3]~reg0.CLK
Arena_button => Arena_32bitOutput[4]~reg0.CLK
Arena_button => Arena_32bitOutput[5]~reg0.CLK
Arena_button => Arena_32bitOutput[6]~reg0.CLK
Arena_button => Arena_32bitOutput[7]~reg0.CLK
Arena_button => Arena_32bitOutput[8]~reg0.CLK
Arena_button => Arena_32bitOutput[9]~reg0.CLK
Arena_button => Arena_32bitOutput[10]~reg0.CLK
Arena_button => Arena_32bitOutput[11]~reg0.CLK
Arena_button => Arena_32bitOutput[12]~reg0.CLK
Arena_button => Arena_32bitOutput[13]~reg0.CLK
Arena_button => Arena_32bitOutput[14]~reg0.CLK
Arena_button => Arena_32bitOutput[15]~reg0.CLK
Arena_button => Arena_32bitOutput[16]~reg0.CLK
Arena_button => Arena_32bitOutput[17]~reg0.CLK
Arena_button => Arena_32bitOutput[18]~reg0.CLK
Arena_button => Arena_32bitOutput[19]~reg0.CLK
Arena_button => Arena_32bitOutput[20]~reg0.CLK
Arena_button => Arena_32bitOutput[21]~reg0.CLK
Arena_button => Arena_32bitOutput[22]~reg0.CLK
Arena_button => Arena_32bitOutput[23]~reg0.CLK
Arena_button => Arena_32bitOutput[24]~reg0.CLK
Arena_button => Arena_32bitOutput[25]~reg0.CLK
Arena_button => Arena_32bitOutput[26]~reg0.CLK
Arena_button => Arena_32bitOutput[27]~reg0.CLK
Arena_button => Arena_32bitOutput[28]~reg0.CLK
Arena_button => Arena_32bitOutput[29]~reg0.CLK
Arena_button => Arena_32bitOutput[30]~reg0.CLK
Arena_button => Arena_32bitOutput[31]~reg0.CLK
Arena_octalBits[0] => Arena_32bitOutput.DATAB
Arena_octalBits[0] => Arena_32bitOutput.DATAB
Arena_octalBits[0] => Arena_32bitOutput.DATAB
Arena_octalBits[0] => Arena_32bitOutput[0]~reg0.DATAIN
Arena_octalBits[1] => Arena_32bitOutput.DATAB
Arena_octalBits[1] => Arena_32bitOutput.DATAB
Arena_octalBits[1] => Arena_32bitOutput.DATAB
Arena_octalBits[1] => Arena_32bitOutput[1]~reg0.DATAIN
Arena_octalBits[2] => Arena_32bitOutput.DATAB
Arena_octalBits[2] => Arena_32bitOutput.DATAB
Arena_octalBits[2] => Arena_32bitOutput.DATAB
Arena_octalBits[2] => Arena_32bitOutput[2]~reg0.DATAIN
Arena_octalBits[3] => Arena_32bitOutput.DATAB
Arena_octalBits[3] => Arena_32bitOutput.DATAB
Arena_octalBits[3] => Arena_32bitOutput.DATAB
Arena_octalBits[3] => Arena_32bitOutput[3]~reg0.DATAIN
Arena_octalBits[4] => Arena_32bitOutput.DATAB
Arena_octalBits[4] => Arena_32bitOutput.DATAB
Arena_octalBits[4] => Arena_32bitOutput.DATAB
Arena_octalBits[4] => Arena_32bitOutput[4]~reg0.DATAIN
Arena_octalBits[5] => Arena_32bitOutput.DATAB
Arena_octalBits[5] => Arena_32bitOutput.DATAB
Arena_octalBits[5] => Arena_32bitOutput.DATAB
Arena_octalBits[5] => Arena_32bitOutput[5]~reg0.DATAIN
Arena_octalBits[6] => Arena_32bitOutput.DATAB
Arena_octalBits[6] => Arena_32bitOutput.DATAB
Arena_octalBits[6] => Arena_32bitOutput.DATAB
Arena_octalBits[6] => Arena_32bitOutput[6]~reg0.DATAIN
Arena_octalBits[7] => Arena_32bitOutput.DATAB
Arena_octalBits[7] => Arena_32bitOutput.DATAB
Arena_octalBits[7] => Arena_32bitOutput.DATAB
Arena_octalBits[7] => Arena_32bitOutput[7]~reg0.DATAIN
Arena_octalOpcode[0] => Equal0.IN1
Arena_octalOpcode[0] => Equal1.IN1
Arena_octalOpcode[0] => Equal2.IN0
Arena_octalOpcode[0] => Equal3.IN1
Arena_octalOpcode[1] => Equal0.IN0
Arena_octalOpcode[1] => Equal1.IN0
Arena_octalOpcode[1] => Equal2.IN1
Arena_octalOpcode[1] => Equal3.IN0
Arena_32bitOutput[0] <= Arena_32bitOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[1] <= Arena_32bitOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[2] <= Arena_32bitOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[3] <= Arena_32bitOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[4] <= Arena_32bitOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[5] <= Arena_32bitOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[6] <= Arena_32bitOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[7] <= Arena_32bitOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[8] <= Arena_32bitOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[9] <= Arena_32bitOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[10] <= Arena_32bitOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[11] <= Arena_32bitOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[12] <= Arena_32bitOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[13] <= Arena_32bitOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[14] <= Arena_32bitOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[15] <= Arena_32bitOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[16] <= Arena_32bitOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[17] <= Arena_32bitOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[18] <= Arena_32bitOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[19] <= Arena_32bitOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[20] <= Arena_32bitOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[21] <= Arena_32bitOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[22] <= Arena_32bitOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[23] <= Arena_32bitOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[24] <= Arena_32bitOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[25] <= Arena_32bitOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[26] <= Arena_32bitOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[27] <= Arena_32bitOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[28] <= Arena_32bitOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[29] <= Arena_32bitOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[30] <= Arena_32bitOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOutput[31] <= Arena_32bitOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


