--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_M3.twx CNC2_FC_M3.ncd -o CNC2_FC_M3.twr CNC2_FC_M3.pcf -ucf
CNC2_FC_M3.ucf

Design file:              CNC2_FC_M3.ncd
Physical constraint file: CNC2_FC_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152999203 paths analyzed, 14740 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.902ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB (SLICE_X2Y66.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.829ns (Levels of Logic = 3)
  Clock Path Skew:      1.788ns (1.423 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y29.A6      net (fanout=1)        2.132   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>
    SLICE_X10Y29.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_429
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X21Y36.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<7>
    SLICE_X21Y36.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X39Y42.A6      net (fanout=2)        2.109   LB_MIII_DataOut<7>
    SLICE_X39Y42.A       Tilo                  0.259   N102
                                                       CNC2_FC_M3/ibus_DataIn<7>LogicTrst
    SLICE_X2Y66.BX       net (fanout=74)       5.389   CNC2_FC_M3/ibus_DataIn<7>
    SLICE_X2Y66.CLK      Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.829ns (2.946ns logic, 10.883ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.689ns (Levels of Logic = 3)
  Clock Path Skew:      1.796ns (1.423 - -0.373)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y29.D2      net (fanout=1)        1.969   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X10Y29.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_629
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X21Y36.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<7>
    SLICE_X21Y36.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X39Y42.A6      net (fanout=2)        2.109   LB_MIII_DataOut<7>
    SLICE_X39Y42.A       Tilo                  0.259   N102
                                                       CNC2_FC_M3/ibus_DataIn<7>LogicTrst
    SLICE_X2Y66.BX       net (fanout=74)       5.389   CNC2_FC_M3/ibus_DataIn<7>
    SLICE_X2Y66.CLK      Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.689ns (2.969ns logic, 10.720ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.639ns (Levels of Logic = 3)
  Clock Path Skew:      1.779ns (1.423 - -0.356)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y29.D6      net (fanout=1)        1.919   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>
    SLICE_X10Y29.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_629
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X21Y36.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<7>
    SLICE_X21Y36.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X39Y42.A6      net (fanout=2)        2.109   LB_MIII_DataOut<7>
    SLICE_X39Y42.A       Tilo                  0.259   N102
                                                       CNC2_FC_M3/ibus_DataIn<7>LogicTrst
    SLICE_X2Y66.BX       net (fanout=74)       5.389   CNC2_FC_M3/ibus_DataIn<7>
    SLICE_X2Y66.CLK      Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.639ns (2.969ns logic, 10.670ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (SLICE_X6Y68.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.748ns (Levels of Logic = 3)
  Clock Path Skew:      1.762ns (1.397 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y29.A6      net (fanout=1)        2.132   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>
    SLICE_X10Y29.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_429
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X21Y36.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<7>
    SLICE_X21Y36.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X39Y42.A6      net (fanout=2)        2.109   LB_MIII_DataOut<7>
    SLICE_X39Y42.A       Tilo                  0.259   N102
                                                       CNC2_FC_M3/ibus_DataIn<7>LogicTrst
    SLICE_X6Y68.BX       net (fanout=74)       5.308   CNC2_FC_M3/ibus_DataIn<7>
    SLICE_X6Y68.CLK      Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.748ns (2.946ns logic, 10.802ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.608ns (Levels of Logic = 3)
  Clock Path Skew:      1.770ns (1.397 - -0.373)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y29.D2      net (fanout=1)        1.969   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>
    SLICE_X10Y29.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_629
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X21Y36.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<7>
    SLICE_X21Y36.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X39Y42.A6      net (fanout=2)        2.109   LB_MIII_DataOut<7>
    SLICE_X39Y42.A       Tilo                  0.259   N102
                                                       CNC2_FC_M3/ibus_DataIn<7>LogicTrst
    SLICE_X6Y68.BX       net (fanout=74)       5.308   CNC2_FC_M3/ibus_DataIn<7>
    SLICE_X6Y68.CLK      Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.608ns (2.969ns logic, 10.639ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.558ns (Levels of Logic = 3)
  Clock Path Skew:      1.753ns (1.397 - -0.356)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y29.D6      net (fanout=1)        1.919   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>
    SLICE_X10Y29.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_629
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X21Y36.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<7>
    SLICE_X21Y36.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X39Y42.A6      net (fanout=2)        2.109   LB_MIII_DataOut<7>
    SLICE_X39Y42.A       Tilo                  0.259   N102
                                                       CNC2_FC_M3/ibus_DataIn<7>LogicTrst
    SLICE_X6Y68.BX       net (fanout=74)       5.308   CNC2_FC_M3/ibus_DataIn<7>
    SLICE_X6Y68.CLK      Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.558ns (2.969ns logic, 10.589ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (SLICE_X22Y51.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.632ns (Levels of Logic = 6)
  Clock Path Skew:      1.743ns (1.269 - -0.474)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y56.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y49.C6      net (fanout=21)       1.309   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y49.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X30Y55.C5      net (fanout=17)       0.882   AddressDecoderCS0n
    SLICE_X30Y55.C       Tilo                  0.204   CNC2_FC_M3/LocalBusBridge_1/_n0240<7>2
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X27Y55.D5      net (fanout=4)        0.692   CNC2_FC_M3/SacnHead_Select
    SLICE_X27Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<31>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Mmux_XY2_Select11
    SLICE_X23Y55.A6      net (fanout=25)       0.521   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Select
    SLICE_X23Y55.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X8Y61.A6       net (fanout=5)        1.714   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X8Y61.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X9Y62.B4       net (fanout=7)        0.509   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X9Y62.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X22Y51.CE      net (fanout=6)        5.755   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X22Y51.CLK     Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.632ns (2.250ns logic, 11.382ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.749ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.378 - 0.373)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.DQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_7
    SLICE_X30Y56.D3      net (fanout=2)        1.434   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
    SLICE_X30Y56.DMUX    Tilo                  0.261   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/ID[1]_iID[1]_equal_9_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X30Y56.C4      net (fanout=2)        0.299   N967
    SLICE_X30Y56.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/ID[1]_iID[1]_equal_9_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X8Y61.A1       net (fanout=19)       4.018   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X8Y61.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X9Y62.B4       net (fanout=7)        0.509   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X9Y62.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X22Y51.CE      net (fanout=6)        5.755   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X22Y51.CLK     Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.749ns (1.734ns logic, 12.015ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.466ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.378 - 0.373)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.CQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_6
    SLICE_X30Y56.D2      net (fanout=2)        1.151   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<6>
    SLICE_X30Y56.DMUX    Tilo                  0.261   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/ID[1]_iID[1]_equal_9_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>_SW0
    SLICE_X30Y56.C4      net (fanout=2)        0.299   N967
    SLICE_X30Y56.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/ID[1]_iID[1]_equal_9_o
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o<7>
    SLICE_X8Y61.A1       net (fanout=19)       4.018   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_358_o_GND_358_o_equal_6_o
    SLICE_X8Y61.A        Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X9Y62.B4       net (fanout=7)        0.509   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X9Y62.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X22Y51.CE      net (fanout=6)        5.755   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl3
    SLICE_X22Y51.CLK     Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.466ns (1.734ns logic, 11.732ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15 (SLICE_X28Y46.DX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_31 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.866ns (Levels of Logic = 2)
  Clock Path Skew:      1.410ns (1.089 - -0.321)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_31 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<31>
                                                       ML3MST_inst/reg_dout_31
    SLICE_X20Y41.A6      net (fanout=1)        0.539   ML3MST_inst/reg_dout<31>
    SLICE_X20Y41.A       Tilo                  0.142   ML3MST_inst/mux31_122
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X29Y46.C5      net (fanout=2)        0.624   LB_MIII_DataOut<31>
    SLICE_X29Y46.C       Tilo                  0.156   N118
                                                       CNC2_FC_M3/ibus_DataIn<15>LogicTrst
    SLICE_X28Y46.DX      net (fanout=72)       0.159   CNC2_FC_M3/ibus_DataIn<15>
    SLICE_X28Y46.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.544ns logic, 1.322ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_15 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Skew:      1.414ns (1.089 - -0.325)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_15 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y41.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/reg_dout_15
    SLICE_X23Y37.B5      net (fanout=1)        0.973   ML3MST_inst/reg_dout<15>
    SLICE_X23Y37.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<15>
                                                       ML3MST_inst/Mmux_host_data_r71
    SLICE_X29Y46.C6      net (fanout=2)        0.746   LB_MIII_DataOut<15>
    SLICE_X29Y46.C       Tilo                  0.156   N118
                                                       CNC2_FC_M3/ibus_DataIn<15>LogicTrst
    SLICE_X28Y46.DX      net (fanout=72)       0.159   CNC2_FC_M3/ibus_DataIn<15>
    SLICE_X28Y46.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.558ns logic, 1.878ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 3)
  Clock Path Skew:      1.306ns (1.089 - -0.217)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X10Y37.C5      net (fanout=128)      0.373   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X10Y37.BMUX    Topcb                 0.261   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X20Y41.A4      net (fanout=1)        0.622   ML3MST_inst/common_mem_douta<31>
    SLICE_X20Y41.A       Tilo                  0.142   ML3MST_inst/mux31_122
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X29Y46.C5      net (fanout=2)        0.624   LB_MIII_DataOut<31>
    SLICE_X29Y46.C       Tilo                  0.156   N118
                                                       CNC2_FC_M3/ibus_DataIn<15>LogicTrst
    SLICE_X28Y46.DX      net (fanout=72)       0.159   CNC2_FC_M3/ibus_DataIn<15>
    SLICE_X28Y46.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_15
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.805ns logic, 1.778ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD (SLICE_X33Y45.AX), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Clock Path Skew:      1.387ns (1.085 - -0.302)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y45.B5      net (fanout=5)        1.062   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X33Y45.BMUX    Tilo                  0.203   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o1
    SLICE_X33Y45.AX      net (fanout=17)       0.336   CNC2_FC_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o
    SLICE_X33Y45.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.460ns logic, 1.398ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.715ns (Levels of Logic = 2)
  Clock Path Skew:      1.350ns (1.085 - -0.265)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y56.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y49.C6      net (fanout=21)       0.786   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y49.C       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X33Y45.B3      net (fanout=17)       0.941   AddressDecoderCS0n
    SLICE_X33Y45.BMUX    Tilo                  0.203   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o1
    SLICE_X33Y45.AX      net (fanout=17)       0.336   CNC2_FC_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_13_o
    SLICE_X33Y45.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (0.652ns logic, 2.063ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (SLICE_X26Y46.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 2)
  Clock Path Skew:      1.418ns (1.101 - -0.317)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X27Y46.D3      net (fanout=1)        0.798   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X27Y46.D       Tilo                  0.156   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst_SW0
    SLICE_X27Y46.C4      net (fanout=3)        0.440   N106
    SLICE_X27Y46.C       Tilo                  0.156   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
    SLICE_X26Y46.AX      net (fanout=70)       0.299   CNC2_FC_M3/ibus_DataIn<9>
    SLICE_X26Y46.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (0.390ns logic, 1.537ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_9 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Skew:      1.455ns (1.101 - -0.354)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_9 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/reg_dout_9
    SLICE_X17Y34.A5      net (fanout=1)        0.701   ML3MST_inst/reg_dout<9>
    SLICE_X17Y34.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/_n13347_inv14
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X27Y46.C6      net (fanout=2)        0.876   LB_MIII_DataOut<9>
    SLICE_X27Y46.C       Tilo                  0.156   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
    SLICE_X26Y46.AX      net (fanout=70)       0.299   CNC2_FC_M3/ibus_DataIn<9>
    SLICE_X26Y46.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.390ns logic, 1.876ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_25 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 2)
  Clock Path Skew:      1.428ns (1.101 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_25 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.CQ      Tcko                  0.234   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/reg_dout_25
    SLICE_X18Y37.D5      net (fanout=1)        1.070   ML3MST_inst/reg_dout<25>
    SLICE_X18Y37.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<15>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X27Y46.C1      net (fanout=2)        0.786   LB_MIII_DataOut<25>
    SLICE_X27Y46.C       Tilo                  0.156   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Enable
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
    SLICE_X26Y46.AX      net (fanout=70)       0.299   CNC2_FC_M3/ibus_DataIn<9>
    SLICE_X26Y46.CLK     Tdh         (-Th)     0.120   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.426ns logic, 2.155ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.175ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X33Y26.C4), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.BQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X37Y31.B3      net (fanout=13)       2.458   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X37Y31.B       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X33Y26.C4      net (fanout=1)        0.913   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X33Y26.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.028ns logic, 3.371ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.935ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.244 - 0.290)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y25.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X30Y32.B1      net (fanout=12)       1.964   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X30Y32.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X33Y30.B4      net (fanout=16)       0.910   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X33Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X33Y30.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X33Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X33Y28.A1      net (fanout=1)        0.756   ML3MST_inst/N1291
    SLICE_X33Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X33Y28.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X33Y28.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X33Y29.A5      net (fanout=1)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X33Y29.A       Tilo                  0.259   ML3MST_inst/mux29_113
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X37Y31.A6      net (fanout=28)       0.834   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X37Y31.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X37Y31.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X37Y31.B       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X33Y26.C4      net (fanout=1)        0.913   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X33Y26.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      8.935ns (2.787ns logic, 6.148ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.903ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.244 - 0.290)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y25.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X30Y32.B2      net (fanout=12)       1.932   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X30Y32.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X33Y30.B4      net (fanout=16)       0.910   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X33Y30.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X33Y30.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X33Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X33Y28.A1      net (fanout=1)        0.756   ML3MST_inst/N1291
    SLICE_X33Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X33Y28.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X33Y28.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X33Y29.A5      net (fanout=1)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X33Y29.A       Tilo                  0.259   ML3MST_inst/mux29_113
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X37Y31.A6      net (fanout=28)       0.834   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X37Y31.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X37Y31.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X37Y31.B       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X33Y26.C4      net (fanout=1)        0.913   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X33Y26.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      8.903ns (2.787ns logic, 6.116ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X37Y16.A5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.270 - 0.258)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y26.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X37Y16.C4      net (fanout=11)       2.419   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X37Y16.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X37Y16.A5      net (fanout=1)        0.788   ML3MST_inst/N386
    SLICE_X37Y16.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.026ns logic, 3.207ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y20.DQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28
    SLICE_X37Y16.C1      net (fanout=2)        0.936   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
    SLICE_X37Y16.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X37Y16.A5      net (fanout=1)        0.788   ML3MST_inst/N386
    SLICE_X37Y16.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (1.043ns logic, 1.724ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (SLICE_X37Y16.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.270 - 0.258)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y26.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X37Y16.C4      net (fanout=11)       2.419   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X37Y16.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>_SW0
    SLICE_X37Y16.B4      net (fanout=1)        0.327   ML3MST_inst/N384
    SLICE_X37Y16.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.972ns logic, 2.746ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y20.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    SLICE_X37Y16.C5      net (fanout=2)        0.681   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<27>
    SLICE_X37Y16.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>_SW0
    SLICE_X37Y16.B4      net (fanout=1)        0.327   ML3MST_inst/N384
    SLICE_X37Y16.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.989ns logic, 1.008ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (SLICE_X36Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    SLICE_X36Y19.A6      net (fanout=2)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<20>
    SLICE_X36Y19.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_20
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (SLICE_X40Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y20.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    SLICE_X40Y20.A6      net (fanout=2)        0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<12>
    SLICE_X40Y20.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (SLICE_X36Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y29.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    SLICE_X36Y29.A6      net (fanout=2)        0.026   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
    SLICE_X36Y29.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y22.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.983ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (SLICE_X20Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.296 - 0.396)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y4.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X21Y5.C6       net (fanout=2)        0.662   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X21Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X20Y4.CE       net (fanout=4)        1.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X20Y4.CLK      Tceck                 0.315   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.982ns logic, 1.866ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y4.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X21Y5.C1       net (fanout=2)        0.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X21Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X20Y4.CE       net (fanout=4)        1.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X20Y4.CLK      Tceck                 0.315   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.965ns logic, 1.819ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (SLICE_X20Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.296 - 0.396)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y4.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X21Y5.C6       net (fanout=2)        0.662   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X21Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X20Y4.CE       net (fanout=4)        1.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X20Y4.CLK      Tceck                 0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.981ns logic, 1.866ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y4.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X21Y5.C1       net (fanout=2)        0.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X21Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X20Y4.CE       net (fanout=4)        1.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X20Y4.CLK      Tceck                 0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.964ns logic, 1.819ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (SLICE_X20Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.296 - 0.396)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y4.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X21Y5.C6       net (fanout=2)        0.662   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X21Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X20Y4.CE       net (fanout=4)        1.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X20Y4.CLK      Tceck                 0.296   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.963ns logic, 1.866ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.765ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y4.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X21Y5.C1       net (fanout=2)        0.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X21Y5.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X20Y4.CE       net (fanout=4)        1.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X20Y4.CLK      Tceck                 0.296   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.946ns logic, 1.819ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X18Y7.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y5.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    SLICE_X18Y7.AI       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<1>
    SLICE_X18Y7.CLK      Tdh         (-Th)     0.004   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.194ns logic, 0.209ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (SLICE_X18Y7.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y5.DQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    SLICE_X18Y7.BI       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
    SLICE_X18Y7.CLK      Tdh         (-Th)     0.000   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.198ns logic, 0.209ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X23Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y4.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X23Y4.C5       net (fanout=3)        0.065   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X23Y4.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X18Y7.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X18Y7.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X25Y30.A4), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.614ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      12.660ns (Levels of Logic = 5)
  Clock Path Skew:      -0.459ns (1.544 - 2.003)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X29Y28.D1      net (fanout=43)       4.227   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X29Y28.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y38.C1      net (fanout=11)       2.692   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y38.C       Tilo                  0.259   ML3MST_inst/N352
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X16Y45.D2      net (fanout=1)        1.248   ML3MST_inst/debug_info_10<2>
    SLICE_X16Y45.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<7>
                                                       ML3MST_inst/mux22_122
    SLICE_X25Y30.B3      net (fanout=1)        2.287   ML3MST_inst/mux22_122
    SLICE_X25Y30.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X25Y30.A4      net (fanout=1)        0.440   ML3MST_inst/mux22_7
    SLICE_X25Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     12.660ns (1.766ns logic, 10.894ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.550ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      11.588ns (Levels of Logic = 5)
  Clock Path Skew:      -0.467ns (1.544 - 2.011)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X29Y28.D3      net (fanout=15)       3.172   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X29Y28.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y38.C1      net (fanout=11)       2.692   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y38.C       Tilo                  0.259   ML3MST_inst/N352
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X16Y45.D2      net (fanout=1)        1.248   ML3MST_inst/debug_info_10<2>
    SLICE_X16Y45.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<7>
                                                       ML3MST_inst/mux22_122
    SLICE_X25Y30.B3      net (fanout=1)        2.287   ML3MST_inst/mux22_122
    SLICE_X25Y30.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X25Y30.A4      net (fanout=1)        0.440   ML3MST_inst/mux22_7
    SLICE_X25Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.588ns (1.749ns logic, 9.839ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.878ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.933ns (Levels of Logic = 5)
  Clock Path Skew:      -0.450ns (1.544 - 1.994)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X29Y28.D2      net (fanout=19)       2.517   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X29Y28.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y38.C1      net (fanout=11)       2.692   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y38.C       Tilo                  0.259   ML3MST_inst/N352
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X16Y45.D2      net (fanout=1)        1.248   ML3MST_inst/debug_info_10<2>
    SLICE_X16Y45.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<7>
                                                       ML3MST_inst/mux22_122
    SLICE_X25Y30.B3      net (fanout=1)        2.287   ML3MST_inst/mux22_122
    SLICE_X25Y30.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X25Y30.A4      net (fanout=1)        0.440   ML3MST_inst/mux22_7
    SLICE_X25Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.933ns (1.749ns logic, 9.184ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_0 (SLICE_X27Y32.A5), 61 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.001ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      12.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.482ns (1.536 - 2.018)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X12Y43.D1      net (fanout=51)       4.740   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X12Y43.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X12Y43.C4      net (fanout=1)        0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
    SLICE_X12Y43.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X16Y44.B2      net (fanout=1)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X16Y44.B       Tilo                  0.205   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X16Y44.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X16Y44.DMUX    Tilo                  0.251   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X19Y40.B2      net (fanout=1)        1.509   ML3MST_inst/debug_info_11<0>
    SLICE_X19Y40.B       Tilo                  0.259   ML3MST_inst/reg_rw_IMK<15>
                                                       ML3MST_inst/mux_122
    SLICE_X27Y32.B4      net (fanout=1)        1.393   ML3MST_inst/mux_122
    SLICE_X27Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X27Y32.A5      net (fanout=1)        0.187   ML3MST_inst/mux_7
    SLICE_X27Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     12.024ns (2.097ns logic, 9.927ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.306ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      10.329ns (Levels of Logic = 7)
  Clock Path Skew:      -0.482ns (1.536 - 2.018)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
    SLICE_X12Y43.D5      net (fanout=8)        3.045   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
    SLICE_X12Y43.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X12Y43.C4      net (fanout=1)        0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
    SLICE_X12Y43.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rc_INTS_dd<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X16Y44.B2      net (fanout=1)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X16Y44.B       Tilo                  0.205   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X16Y44.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X16Y44.DMUX    Tilo                  0.251   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X19Y40.B2      net (fanout=1)        1.509   ML3MST_inst/debug_info_11<0>
    SLICE_X19Y40.B       Tilo                  0.259   ML3MST_inst/reg_rw_IMK<15>
                                                       ML3MST_inst/mux_122
    SLICE_X27Y32.B4      net (fanout=1)        1.393   ML3MST_inst/mux_122
    SLICE_X27Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X27Y32.A5      net (fanout=1)        0.187   ML3MST_inst/mux_7
    SLICE_X27Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.329ns (2.097ns logic, 8.232ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.814ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      9.772ns (Levels of Logic = 7)
  Clock Path Skew:      -0.547ns (1.536 - 2.083)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X19Y34.A6      net (fanout=16)       2.750   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X19Y34.A       Tilo                  0.259   ML3MST_inst/reg_rw_PARS<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv2101
    SLICE_X13Y39.B3      net (fanout=2)        1.575   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
    SLICE_X13Y39.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X13Y39.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X13Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]_SW0
    SLICE_X19Y40.A1      net (fanout=1)        1.270   ML3MST_inst/N338
    SLICE_X19Y40.A       Tilo                  0.259   ML3MST_inst/reg_rw_IMK<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]
    SLICE_X19Y40.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<0>
    SLICE_X19Y40.B       Tilo                  0.259   ML3MST_inst/reg_rw_IMK<15>
                                                       ML3MST_inst/mux_122
    SLICE_X27Y32.B4      net (fanout=1)        1.393   ML3MST_inst/mux_122
    SLICE_X27Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X27Y32.A5      net (fanout=1)        0.187   ML3MST_inst/mux_7
    SLICE_X27Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                      9.772ns (2.284ns logic, 7.488ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_ddd_22 (SLICE_X4Y63.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     12.546ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/asic_reset (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_ddd_22 (FF)
  Data Path Delay:      11.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.246ns (1.691 - 1.937)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/asic_reset to ML3MST_inst/reg_rc_INTS_set_ddd_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/n3338<31>1
                                                       ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y39.B4      net (fanout=74)       5.194   ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X45Y39.B       Tilo                  0.259   startup_reset
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X4Y63.SR       net (fanout=71)       5.436   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X4Y63.CLK      Tsrck                 0.455   ML3MST_inst/reg_rc_INTS_set_ddd<22>
                                                       ML3MST_inst/reg_rc_INTS_set_ddd_22
    -------------------------------------------------  ---------------------------
    Total                                     11.805ns (1.175ns logic, 10.630ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_7 (SLICE_X11Y40.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.084ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_7 (FF)
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.048 - 0.955)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7 to ML3MST_inst/reg_rc_INTS_set_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y39.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
    SLICE_X11Y40.A4      net (fanout=1)        0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
    SLICE_X11Y40.CLK     Tah         (-Th)    -0.215   ML3MST_inst/reg_rc_INTS_set_d<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_set<7>1
                                                       ML3MST_inst/reg_rc_INTS_set_d_7
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.413ns logic, 0.259ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_17 (SLICE_X23Y39.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.053ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_17 (FF)
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.935 - 0.856)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17 to ML3MST_inst/reg_rs_CMD_clr_d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
    SLICE_X23Y39.DX      net (fanout=2)        0.264   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
    SLICE_X23Y39.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<17>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.257ns logic, 0.264ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_24 (SLICE_X28Y48.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.124ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_24 (FF)
  Destination:          ML3MST_inst/reg_dout_24 (FF)
  Data Path Delay:      0.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.910 - 0.820)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_24 to ML3MST_inst/reg_dout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y49.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_24
    SLICE_X28Y48.C3      net (fanout=3)        0.281   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<24>
    SLICE_X28Y48.CLK     Tah         (-Th)    -0.228   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux16711_G
                                                       ML3MST_inst/mux16711
                                                       ML3MST_inst/reg_dout_24
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.428ns logic, 0.281ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X27Y14.A3), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.021ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.195ns (Levels of Logic = 12)
  Clock Path Skew:      -0.331ns (1.537 - 1.868)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X33Y13.D2      net (fanout=16)       0.877   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X24Y16.D1      net (fanout=8)        1.160   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X24Y16.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1711
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X27Y14.A3      net (fanout=1)        0.958   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X27Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.195ns (3.641ns logic, 9.554ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.911ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      13.085ns (Levels of Logic = 12)
  Clock Path Skew:      -0.331ns (1.537 - 1.868)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X33Y13.D3      net (fanout=16)       0.767   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X24Y16.D1      net (fanout=8)        1.160   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X24Y16.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1711
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X27Y14.A3      net (fanout=1)        0.958   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X27Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     13.085ns (3.641ns logic, 9.444ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.824ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.998ns (Levels of Logic = 12)
  Clock Path Skew:      -0.331ns (1.537 - 1.868)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X33Y13.D2      net (fanout=16)       0.877   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X24Y16.C2      net (fanout=8)        0.958   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X24Y16.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1711
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X27Y14.A3      net (fanout=1)        0.958   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X27Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.998ns (3.646ns logic, 9.352ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X28Y10.A2), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.353ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.507ns (Levels of Logic = 12)
  Clock Path Skew:      -0.351ns (1.517 - 1.868)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X33Y13.D2      net (fanout=16)       0.877   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y10.B1      net (fanout=8)        0.874   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y10.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X28Y10.A2      net (fanout=1)        0.614   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X28Y10.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.507ns (3.583ns logic, 8.924ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.243ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.397ns (Levels of Logic = 12)
  Clock Path Skew:      -0.351ns (1.517 - 1.868)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X33Y13.D3      net (fanout=16)       0.767   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y10.B1      net (fanout=8)        0.874   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y10.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X28Y10.A2      net (fanout=1)        0.614   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X28Y10.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.397ns (3.583ns logic, 8.814ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.019ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.161ns (Levels of Logic = 12)
  Clock Path Skew:      -0.363ns (1.517 - 1.880)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X33Y13.D6      net (fanout=9)        0.531   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y10.B1      net (fanout=8)        0.874   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y10.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X28Y10.A2      net (fanout=1)        0.614   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X28Y10.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.161ns (3.583ns logic, 8.578ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X27Y14.B4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.979ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.153ns (Levels of Logic = 12)
  Clock Path Skew:      -0.331ns (1.537 - 1.868)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X33Y13.D2      net (fanout=16)       0.877   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y14.C2      net (fanout=8)        0.828   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y14.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X27Y14.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X27Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.153ns (3.562ns logic, 8.591ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.869ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.043ns (Levels of Logic = 12)
  Clock Path Skew:      -0.331ns (1.537 - 1.868)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X33Y13.D3      net (fanout=16)       0.767   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y14.C2      net (fanout=8)        0.828   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y14.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X27Y14.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X27Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.043ns (3.562ns logic, 8.481ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.645ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.807ns (Levels of Logic = 12)
  Clock Path Skew:      -0.343ns (1.537 - 1.880)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X33Y13.D6      net (fanout=9)        0.531   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X33Y13.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y7.B1       net (fanout=2)        1.618   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y7.A5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X29Y11.D1      net (fanout=2)        1.262   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X29Y11.D       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X29Y11.C6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X29Y11.C       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X21Y10.B4      net (fanout=2)        0.758   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X21Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X21Y10.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X21Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X29Y11.A2      net (fanout=2)        1.263   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X29Y11.A       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X29Y11.B4      net (fanout=2)        0.516   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X29Y11.B       Tilo                  0.259   ML3MST_inst/reg_w_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X25Y12.A5      net (fanout=3)        0.628   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y14.C2      net (fanout=8)        0.828   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y14.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X27Y14.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X27Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.807ns (3.562ns logic, 8.245ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31 (SLICE_X12Y60.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.137ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.027 - 0.937)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_31 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y60.CQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<31>
                                                       ML3MST_inst/reg_rs_CMD_31
    SLICE_X12Y60.D5      net (fanout=3)        0.073   ML3MST_inst/reg_rs_CMD<31>
    SLICE_X12Y60.CLK     Tah         (-Th)    -0.177   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<31>
                                                       ML3MST_inst/reg_rs_CMD<31>_rt
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_31
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.375ns logic, 0.073ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30 (SLICE_X12Y60.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.084ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_30 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30 (FF)
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.027 - 0.937)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_30 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y60.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<31>
                                                       ML3MST_inst/reg_rs_CMD_30
    SLICE_X12Y60.C4      net (fanout=3)        0.126   ML3MST_inst/reg_rs_CMD<30>
    SLICE_X12Y60.CLK     Tah         (-Th)    -0.177   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<31>
                                                       ML3MST_inst/reg_rs_CMD<30>_rt
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.375ns logic, 0.126ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_2 (SLICE_X20Y40.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.149ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_2 (FF)
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.951 - 0.850)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_2 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.CQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<3>
                                                       ML3MST_inst/reg_rs_CMD_2
    SLICE_X20Y40.CX      net (fanout=3)        0.201   ML3MST_inst/reg_rs_CMD<2>
    SLICE_X20Y40.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<3>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.246ns logic, 0.201ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 483695 paths analyzed, 15041 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.216ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27 (SLICE_X28Y64.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.436 - 0.546)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA27    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.A5       net (fanout=1)        3.582   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<27>
    SLICE_X6Y34.BMUX     Topab                 0.370   ML3MST_inst/common_mem_douta<27>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_419
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_18
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X14Y39.A6      net (fanout=1)        1.008   ML3MST_inst/common_mem_douta<27>
    SLICE_X14Y39.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X29Y42.C6      net (fanout=2)        1.117   LB_MIII_DataOut<27>
    SLICE_X29Y42.C       Tilo                  0.259   CNC2_FC_M3/DDA_Partition_1/m_DDATimeBase<14>
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X29Y64.B5      net (fanout=70)       2.472   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X29Y64.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<27>1
    SLICE_X28Y64.DX      net (fanout=1)        0.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<27>
    SLICE_X28Y64.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27
    -------------------------------------------------  ---------------------------
    Total                                     11.846ns (3.077ns logic, 8.769ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.221ns (0.436 - 0.657)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA11   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y35.D1       net (fanout=1)        2.482   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<11>
    SLICE_X6Y35.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_62
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_1
    SLICE_X11Y39.A6      net (fanout=1)        0.837   ML3MST_inst/common_mem_douta<11>
    SLICE_X11Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X29Y42.C3      net (fanout=2)        1.304   LB_MIII_DataOut<11>
    SLICE_X29Y42.C       Tilo                  0.259   CNC2_FC_M3/DDA_Partition_1/m_DDATimeBase<14>
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X29Y64.B5      net (fanout=70)       2.472   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X29Y64.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<27>1
    SLICE_X28Y64.DX      net (fanout=1)        0.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<27>
    SLICE_X28Y64.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27
    -------------------------------------------------  ---------------------------
    Total                                     10.841ns (3.156ns logic, 7.685ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.436 - 0.539)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA11   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y35.C5       net (fanout=1)        2.554   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<11>
    SLICE_X6Y35.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_douta<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_55
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_1
    SLICE_X11Y39.A6      net (fanout=1)        0.837   ML3MST_inst/common_mem_douta<11>
    SLICE_X11Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X29Y42.C3      net (fanout=2)        1.304   LB_MIII_DataOut<11>
    SLICE_X29Y42.C       Tilo                  0.259   CNC2_FC_M3/DDA_Partition_1/m_DDATimeBase<14>
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X29Y64.B5      net (fanout=70)       2.472   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X29Y64.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<25>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<27>1
    SLICE_X28Y64.DX      net (fanout=1)        0.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<27>
    SLICE_X28Y64.CLK     Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_27
    -------------------------------------------------  ---------------------------
    Total                                     10.906ns (3.149ns logic, 7.757ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8 (SLICE_X45Y47.CE), 2032 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.920ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.320 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB4    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X51Y49.B5      net (fanout=8)        2.354   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<4>
    SLICE_X51Y49.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y47.D4      net (fanout=4)        0.441   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y47.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>11
    SLICE_X50Y55.C6      net (fanout=2)        0.793   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
    SLICE_X50Y55.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y56.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y56.BMUX    Tcinb                 0.292   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y56.D6      net (fanout=1)        0.738   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<5>
    SLICE_X48Y56.D       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize61
    SLICE_X49Y55.D6      net (fanout=2)        0.311   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<5>
    SLICE_X49Y55.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X49Y55.C6      net (fanout=1)        0.118   N1095
    SLICE_X49Y55.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X48Y50.B6      net (fanout=2)        0.680   SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X48Y50.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT134
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y47.B5      net (fanout=16)       1.012   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y47.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv1
    SLICE_X51Y47.A5      net (fanout=1)        0.187   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv1
    SLICE_X51Y47.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv2
    SLICE_X45Y47.CE      net (fanout=4)        0.677   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv
    SLICE_X45Y47.CLK     Tceck                 0.340   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8
    -------------------------------------------------  ---------------------------
    Total                                     11.920ns (4.527ns logic, 7.393ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.911ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.320 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB4    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X51Y49.B5      net (fanout=8)        2.354   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<4>
    SLICE_X51Y49.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y47.D4      net (fanout=4)        0.441   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y47.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>11
    SLICE_X50Y55.C6      net (fanout=2)        0.793   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
    SLICE_X50Y55.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y56.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y56.CMUX    Tcinc                 0.261   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X49Y55.A6      net (fanout=1)        0.696   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<6>
    SLICE_X49Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize71
    SLICE_X49Y55.D3      net (fanout=2)        0.321   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<6>
    SLICE_X49Y55.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X49Y55.C6      net (fanout=1)        0.118   N1095
    SLICE_X49Y55.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X48Y50.B6      net (fanout=2)        0.680   SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X48Y50.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT134
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y47.B5      net (fanout=16)       1.012   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y47.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv1
    SLICE_X51Y47.A5      net (fanout=1)        0.187   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv1
    SLICE_X51Y47.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv2
    SLICE_X45Y47.CE      net (fanout=4)        0.677   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv
    SLICE_X45Y47.CLK     Tceck                 0.340   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8
    -------------------------------------------------  ---------------------------
    Total                                     11.911ns (4.550ns logic, 7.361ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.873ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.320 - 0.347)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y18.DOB4    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X51Y49.B5      net (fanout=8)        2.354   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<4>
    SLICE_X51Y49.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y47.D4      net (fanout=4)        0.441   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X51Y47.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>11
    SLICE_X50Y55.C6      net (fanout=2)        0.793   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
    SLICE_X50Y55.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y56.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X50Y56.DMUX    Tcind                 0.302   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X48Y56.A5      net (fanout=1)        0.564   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<7>
    SLICE_X48Y56.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize81
    SLICE_X49Y55.D4      net (fanout=2)        0.428   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<7>
    SLICE_X49Y55.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X49Y55.C6      net (fanout=1)        0.118   N1095
    SLICE_X49Y55.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X48Y50.B6      net (fanout=2)        0.680   SRIPartition_1/G1.Channel[1].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X48Y50.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT134
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X51Y47.B5      net (fanout=16)       1.012   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_PrepareEN
    SLICE_X51Y47.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv1
    SLICE_X51Y47.A5      net (fanout=1)        0.187   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv1
    SLICE_X51Y47.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv2
    SLICE_X45Y47.CE      net (fanout=4)        0.677   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1379_inv
    SLICE_X45Y47.CLK     Tceck                 0.340   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB2_8
    -------------------------------------------------  ---------------------------
    Total                                     11.873ns (4.537ns logic, 7.336ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13 (SLICE_X41Y55.BX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.810ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.450 - 0.555)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA13   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y29.B3       net (fanout=1)        2.945   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<13>
    SLICE_X8Y29.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<13>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_58
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_3
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_3
    SLICE_X13Y37.D6      net (fanout=1)        0.791   ML3MST_inst/common_mem_douta<13>
    SLICE_X13Y37.D       Tilo                  0.259   LB_MIII_DataOut<13>
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X29Y41.A2      net (fanout=2)        1.453   LB_MIII_DataOut<13>
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/DDA_Partition_1/m_DDATimeBase<11>
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X45Y55.A3      net (fanout=69)       2.953   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<18>1
    SLICE_X41Y55.BX      net (fanout=1)        0.614   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<13>
    SLICE_X41Y55.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13
    -------------------------------------------------  ---------------------------
    Total                                     11.810ns (3.054ns logic, 8.756ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.450 - 0.546)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA13   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y29.D5       net (fanout=1)        2.518   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<13>
    SLICE_X8Y29.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<13>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_3
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_3
    SLICE_X13Y37.D6      net (fanout=1)        0.791   ML3MST_inst/common_mem_douta<13>
    SLICE_X13Y37.D       Tilo                  0.259   LB_MIII_DataOut<13>
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X29Y41.A2      net (fanout=2)        1.453   LB_MIII_DataOut<13>
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/DDA_Partition_1/m_DDATimeBase<11>
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X45Y55.A3      net (fanout=69)       2.953   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<18>1
    SLICE_X41Y55.BX      net (fanout=1)        0.614   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<13>
    SLICE_X41Y55.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13
    -------------------------------------------------  ---------------------------
    Total                                     11.385ns (3.056ns logic, 8.329ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.062ns (Levels of Logic = 4)
  Clock Path Skew:      -0.207ns (0.450 - 0.657)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA13   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y29.D6       net (fanout=1)        2.195   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<13>
    SLICE_X8Y29.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<13>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_64
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_3
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_3
    SLICE_X13Y37.D6      net (fanout=1)        0.791   ML3MST_inst/common_mem_douta<13>
    SLICE_X13Y37.D       Tilo                  0.259   LB_MIII_DataOut<13>
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X29Y41.A2      net (fanout=2)        1.453   LB_MIII_DataOut<13>
    SLICE_X29Y41.A       Tilo                  0.259   CNC2_FC_M3/DDA_Partition_1/m_DDATimeBase<11>
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X45Y55.A3      net (fanout=69)       2.953   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<18>1
    SLICE_X41Y55.BX      net (fanout=1)        0.614   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<13>
    SLICE_X41Y55.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_13
    -------------------------------------------------  ---------------------------
    Total                                     11.062ns (3.056ns logic, 8.006ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X12Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X12Y54.DX      net (fanout=3)        0.137   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X12Y54.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X0Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X0Y62.DX       net (fanout=3)        0.143   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X0Y62.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.248ns logic, 0.143ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_6 (SLICE_X28Y70.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_38 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_38 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y70.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<39>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_38
    SLICE_X28Y70.B5      net (fanout=2)        0.080   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<38>
    SLICE_X28Y70.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<39>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1250612
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_6
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.680ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X42Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 2)
  Clock Path Skew:      -2.265ns (-0.298 - 1.967)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y39.A6      net (fanout=805)      0.181   startup_reset
    SLICE_X45Y39.A       Tilo                  0.259   startup_reset
                                                       g_reset_i1_INV_0
    SLICE_X45Y37.B6      net (fanout=7)        0.335   g_reset_i
    SLICE_X45Y37.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y36.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y36.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (1.137ns logic, 1.033ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X42Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 2)
  Clock Path Skew:      -2.265ns (-0.298 - 1.967)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y39.A6      net (fanout=805)      0.181   startup_reset
    SLICE_X45Y39.A       Tilo                  0.259   startup_reset
                                                       g_reset_i1_INV_0
    SLICE_X45Y37.B6      net (fanout=7)        0.335   g_reset_i
    SLICE_X45Y37.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y36.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y36.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (1.134ns logic, 1.033ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X42Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 2)
  Clock Path Skew:      -2.265ns (-0.298 - 1.967)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y39.A6      net (fanout=805)      0.181   startup_reset
    SLICE_X45Y39.A       Tilo                  0.259   startup_reset
                                                       g_reset_i1_INV_0
    SLICE_X45Y37.B6      net (fanout=7)        0.335   g_reset_i
    SLICE_X45Y37.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<20>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y36.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y36.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.126ns logic, 1.033ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X10Y26.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X10Y26.D3      net (fanout=9)        0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X10Y26.CLK     Tah         (-Th)     0.172   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.026ns logic, 0.259ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen9 (SLICE_X14Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.208 - 0.216)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1
    SLICE_X14Y27.D6      net (fanout=10)       0.148   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.011   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n10489_Madd_lut<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen9
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.211ns logic, 0.148ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen7 (SLICE_X14Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.208 - 0.216)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1
    SLICE_X14Y27.D6      net (fanout=10)       0.148   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_1
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.011   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n10489_Madd_lut<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen7
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.211ns logic, 0.148ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.921ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X31Y50.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.079ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.245ns (Levels of Logic = 4)
  Clock Path Delay:     2.349ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp1789.IMUX.6
    SLICE_X31Y57.C1      net (fanout=1)        8.475   iE_stop_IBUF
    SLICE_X31Y57.C       Tilo                  0.259   CNC2_FC_M3/Encoder_Partition_1/m_AbsoluteCounterClear<1>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT73
    SLICE_X35Y45.A2      net (fanout=1)        1.736   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT72
    SLICE_X35Y45.A       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT79
    SLICE_X31Y50.D4      net (fanout=1)        0.884   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT78
    SLICE_X31Y50.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     13.245ns (2.150ns logic, 11.095ns route)
                                                       (16.2% logic, 83.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y50.CLK     net (fanout=618)      0.770   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (1.323ns logic, 1.026ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14 (SLICE_X31Y50.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<6> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.189ns (Levels of Logic = 5)
  Clock Path Delay:     2.349ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<6> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 1.310   iMPG_DI<6>
                                                       iMPG_DI<6>
                                                       iMPG_DI_6_IBUF
                                                       ProtoComp1789.IMUX.18
    SLICE_X47Y20.A2      net (fanout=1)        3.328   iMPG_DI_6_IBUF
    SLICE_X47Y20.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
    SLICE_X34Y42.B1      net (fanout=1)        2.803   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT64
    SLICE_X34Y42.B       Tilo                  0.203   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT55
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT66
    SLICE_X34Y42.A5      net (fanout=1)        0.222   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
    SLICE_X34Y42.A       Tilo                  0.203   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT55
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT610
    SLICE_X31Y50.B1      net (fanout=1)        1.485   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT69
    SLICE_X31Y50.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT613
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                     10.189ns (2.351ns logic, 7.838ns route)
                                                       (23.1% logic, 76.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y50.CLK     net (fanout=618)      0.770   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (1.323ns logic, 1.026ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X32Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.946ns (Levels of Logic = 5)
  Clock Path Delay:     2.353ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L10.I                Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp1789.IMUX.16
    SLICE_X40Y22.D2      net (fanout=1)        3.426   iMPG_DI_4_IBUF
    SLICE_X40Y22.D       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorFlag<27>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT45
    SLICE_X31Y45.D2      net (fanout=1)        2.883   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT44
    SLICE_X31Y45.D       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT45
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT46
    SLICE_X31Y45.C5      net (fanout=1)        0.331   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT45
    SLICE_X31Y45.C       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT45
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X32Y52.D6      net (fanout=1)        0.932   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT49
    SLICE_X32Y52.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT413
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      9.946ns (2.374ns logic, 7.572ns route)
                                                       (23.9% logic, 76.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y52.CLK     net (fanout=618)      0.774   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (1.323ns logic, 1.030ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_MPG_A (SLICE_X1Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          m_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.733ns (Levels of Logic = 1)
  Clock Path Delay:     2.158ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1789.IMUX.36
    SLICE_X1Y26.AX       net (fanout=1)        1.911   iMPG_A_IBUF
    SLICE_X1Y26.CLK      Tckdi       (-Th)    -0.059   m_MPG_A
                                                       m_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (0.822ns logic, 1.911ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y26.CLK      net (fanout=618)      0.747   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.950ns logic, 1.208ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X50Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 1)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.I                Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp1789.IMUX.8
    SLICE_X50Y56.DX      net (fanout=2)        1.260   lb_cs_n_IBUF
    SLICE_X50Y56.CLK     Tckdi       (-Th)    -0.041   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.804ns logic, 1.260ns route)
                                                       (39.0% logic, 61.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X50Y56.CLK     net (fanout=888)      0.639   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.453ns logic, 2.534ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X43Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Delay:     2.009ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iXY2_STS to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 0.763   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp1789.IMUX.19
    SLICE_X43Y49.AX      net (fanout=1)        1.963   iXY2_STS_IBUF
    SLICE_X43Y49.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.822ns logic, 1.963ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X43Y49.CLK     net (fanout=618)      0.598   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.950ns logic, 1.059ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  20.413ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.587ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      17.138ns (Levels of Logic = 7)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y45.CLK     net (fanout=618)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.CQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X32Y47.B3      net (fanout=2)        1.205   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y53.B5      net (fanout=39)       2.040   oLaserOn_OBUF
    SLICE_X32Y53.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X32Y53.A5      net (fanout=1)        0.169   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X32Y53.A       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        5.032   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     17.138ns (4.112ns logic, 13.026ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.613ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      17.112ns (Levels of Logic = 7)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y45.CLK     net (fanout=618)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.AQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X32Y47.B2      net (fanout=2)        1.179   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y53.B5      net (fanout=39)       2.040   oLaserOn_OBUF
    SLICE_X32Y53.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X32Y53.A5      net (fanout=1)        0.169   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X32Y53.A       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        5.032   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     17.112ns (4.112ns logic, 13.000ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.752ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.973ns (Levels of Logic = 6)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y45.CLK     net (fanout=618)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.CQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X32Y47.B3      net (fanout=2)        1.205   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y53.A2      net (fanout=39)       2.249   oLaserOn_OBUF
    SLICE_X32Y53.A       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        5.032   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     16.973ns (3.907ns logic, 13.066ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.637ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.088ns (Levels of Logic = 6)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y45.CLK     net (fanout=618)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.CQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X32Y47.B3      net (fanout=2)        1.205   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y63.CX      net (fanout=39)       1.502   oLaserOn_OBUF
    SLICE_X40Y63.CMUX    Tcxc                  0.163   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_CRC_iData412
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.936   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     15.088ns (3.865ns logic, 11.223ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.663ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.062ns (Levels of Logic = 6)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y45.CLK     net (fanout=618)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.AQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X32Y47.B2      net (fanout=2)        1.179   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y63.CX      net (fanout=39)       1.502   oLaserOn_OBUF
    SLICE_X40Y63.CMUX    Tcxc                  0.163   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_CRC_iData412
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.936   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     15.062ns (3.865ns logic, 11.197ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.963ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.761ns (Levels of Logic = 6)
  Clock Path Delay:     3.251ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y46.CLK     net (fanout=618)      1.083   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.519ns logic, 1.732ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.BQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X32Y47.B4      net (fanout=2)        0.878   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y63.CX      net (fanout=39)       1.502   oLaserOn_OBUF
    SLICE_X40Y63.CMUX    Tcxc                  0.163   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux_m_CRC_iData412
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.936   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     14.761ns (3.865ns logic, 10.896ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.489ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.236ns (Levels of Logic = 5)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y45.CLK     net (fanout=618)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.CQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X32Y47.B3      net (fanout=2)        1.205   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.749   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     14.236ns (3.702ns logic, 10.534ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.515ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.210ns (Levels of Logic = 5)
  Clock Path Delay:     3.250ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y45.CLK     net (fanout=618)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.519ns logic, 1.731ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.AQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X32Y47.B2      net (fanout=2)        1.179   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.749   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     14.210ns (3.702ns logic, 10.508ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.815ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.909ns (Levels of Logic = 5)
  Clock Path Delay:     3.251ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y46.CLK     net (fanout=618)      1.083   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.519ns logic, 1.732ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.BQ      Tcko                  0.447   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X32Y47.B4      net (fanout=2)        0.878   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X32Y47.B       Tilo                  0.205   CNC2_FC_M3/Encoder_Partition_1/GND_142_o_GND_142_o_equal_19_o
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X36Y59.B3      net (fanout=1)        1.731   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X36Y59.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X36Y59.D1      net (fanout=45)       0.461   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X36Y59.D       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X29Y68.C4      net (fanout=29)       2.388   CNC2_FC_M3/WD_TimeOut
    SLICE_X29Y68.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.749   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     13.909ns (3.702ns logic, 10.207ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.125ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 1)
  Clock Path Delay:     0.425ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X27Y30.CLK     net (fanout=888)      0.506   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (-1.839ns logic, 2.264ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.506   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.594ns logic, 2.506ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point oLIO_DO (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 2)
  Clock Path Delay:     1.484ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y33.CLK     net (fanout=618)      0.513   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (0.822ns logic, 0.662ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.AQ      Tcko                  0.198   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
                                                       CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
    SLICE_X37Y42.D3      net (fanout=2)        0.566   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641
    SLICE_X37Y42.D       Tilo                  0.156   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641_inv
                                                       CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641_inv1_INV_0
    J13.T                net (fanout=1)        1.379   CNC2_FC_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_641_inv
    J13.PAD              Tiotp                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (1.750ns logic, 1.945ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.607ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          oLIO_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 1)
  Clock Path Delay:     1.457ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y42.CLK     net (fanout=618)      0.486   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.822ns logic, 0.635ns route)
                                                       (56.4% logic, 43.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0 to oLIO_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.BQ      Tcko                  0.198   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/LIO_Partition_1/m_LIO_DO_0
    J13.O                net (fanout=2)        1.581   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
    J13.PAD              Tioop                 1.396   oLIO_DO
                                                       oLIO_DO_OBUFT
                                                       oLIO_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.594ns logic, 1.581ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.675ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.214ns (Levels of Logic = 1)
  Clock Path Delay:     1.486ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1789.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y43.CLK     net (fanout=618)      0.515   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.822ns logic, 0.664ns route)
                                                       (55.3% logic, 44.7% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.CMUX    Tshcko                0.244   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.574   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.640ns logic, 1.574ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1789.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1789.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1789.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1789.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.787ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.761ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1789.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.758   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.822ns logic, 0.939ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1789.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.503ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X19Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.497ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 1)
  Clock Path Delay:     2.503ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1789.IMUX.30
    SLICE_X19Y5.AX       net (fanout=1)        2.608   RXD1T0_IBUF
    SLICE_X19Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (1.373ns logic, 2.608ns route)
                                                       (34.5% logic, 65.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1789.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X19Y5.CLK      net (fanout=18)       0.834   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (1.323ns logic, 1.180ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X19Y5.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.885ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 1)
  Clock Path Delay:     2.503ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1789.IMUX.32
    SLICE_X19Y5.CX       net (fanout=1)        2.220   RXD1T2_IBUF
    SLICE_X19Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.373ns logic, 2.220ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1789.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X19Y5.CLK      net (fanout=18)       0.834   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (1.323ns logic, 1.180ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X20Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.982ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.490ns (Levels of Logic = 1)
  Clock Path Delay:     2.497ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1789.IMUX.34
    SLICE_X20Y3.AX       net (fanout=1)        2.044   RX_ER1_IBUF
    SLICE_X20Y3.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.446ns logic, 2.044ns route)
                                                       (41.4% logic, 58.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1789.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X20Y3.CLK      net (fanout=18)       0.828   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (1.323ns logic, 1.174ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X19Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.629ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.029ns (Levels of Logic = 1)
  Clock Path Delay:     3.375ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.126   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1789.IMUX.33
    SLICE_X19Y5.DX       net (fanout=1)        1.855   RXD1T3_IBUF
    SLICE_X19Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (1.174ns logic, 1.855ns route)
                                                       (38.8% logic, 61.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1789.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X19Y5.CLK      net (fanout=18)       1.117   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.519ns logic, 1.856ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X19Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.740ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.140ns (Levels of Logic = 1)
  Clock Path Delay:     3.375ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1789.IMUX.31
    SLICE_X19Y5.BX       net (fanout=1)        1.966   RXD1T1_IBUF
    SLICE_X19Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (1.174ns logic, 1.966ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1789.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X19Y5.CLK      net (fanout=18)       1.117   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.519ns logic, 1.856ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X12Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.761ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Delay:     3.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1789.IMUX.35
    SLICE_X12Y4.DX       net (fanout=1)        2.006   RX_DV1_IBUF
    SLICE_X12Y4.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.233ns logic, 2.006ns route)
                                                       (38.1% logic, 61.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1789.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X12Y4.CLK      net (fanout=18)       1.195   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.519ns logic, 1.934ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.902ns|     24.600ns|            0|            0|    152999203|      2022526|
| TS_CLK_80MHz                  |     12.500ns|     12.216ns|          N/A|            0|            0|       483695|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.680ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.503(R)|      SLOW  |   -0.247(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.975(R)|      SLOW  |    0.260(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.115(R)|      SLOW  |    0.126(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    0.856(R)|      SLOW  |    0.371(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.013(R)|      SLOW  |    0.239(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.018(R)|      SLOW  |    0.224(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    4.559(R)|      SLOW  |   -1.583(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    4.206(R)|      SLOW  |   -1.389(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |   10.921(R)|      SLOW  |   -6.207(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    2.277(R)|      SLOW  |   -0.844(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    2.354(R)|      SLOW  |   -0.783(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    4.550(R)|      SLOW  |   -2.078(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.909(R)|      SLOW  |   -0.550(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    3.392(R)|      SLOW  |   -1.675(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    7.037(R)|      SLOW  |   -3.626(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    7.122(R)|      SLOW  |   -3.569(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    6.439(R)|      SLOW  |   -3.375(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    7.280(R)|      SLOW  |   -3.733(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    7.618(R)|      SLOW  |   -4.088(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    6.966(R)|      SLOW  |   -3.616(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    7.865(R)|      SLOW  |   -4.265(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.081(R)|      SLOW  |   -0.751(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.880(R)|      SLOW  |   -0.583(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.639(R)|      SLOW  |   -1.664(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.372(R)|      SLOW  |   -1.471(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.453(R)|      SLOW  |         3.787(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.947(R)|      SLOW  |         5.207(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        12.933(R)|      SLOW  |         6.692(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.810(R)|      SLOW  |         4.125(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.947(R)|      SLOW  |         4.782(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.930(R)|      SLOW  |         5.500(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.953(R)|      SLOW  |         5.059(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.461(R)|      SLOW  |         4.607(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        18.363(R)|      SLOW  |         6.055(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        20.413(R)|      SLOW  |         6.882(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        17.511(R)|      SLOW  |         6.625(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |        10.162(R)|      SLOW  |         5.645(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        10.278(R)|      SLOW  |         5.727(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.746(R)|      SLOW  |         5.388(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.551(R)|      SLOW  |         4.675(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.103(R)|      SLOW  |         4.997(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.730(R)|      SLOW  |         4.776(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         9.340(R)|      SLOW  |         5.145(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.514(R)|      SLOW  |         5.963(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    2.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   11.435|    4.446|    4.256|    2.883|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   24.379|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 10.371; Ideal Clock Offset To Actual Clock -6.765; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.559(R)|      SLOW  |   -1.583(R)|      FAST  |   20.441|    1.583|        9.429|
SRI_RX<1>         |    4.206(R)|      SLOW  |   -1.389(R)|      FAST  |   20.794|    1.389|        9.703|
iE_stop           |   10.921(R)|      SLOW  |   -6.207(R)|      FAST  |   14.079|    6.207|        3.936|
iHHB_MPG_A        |    2.277(R)|      SLOW  |   -0.844(R)|      FAST  |   22.723|    0.844|       10.939|
iHHB_MPG_B        |    2.354(R)|      SLOW  |   -0.783(R)|      FAST  |   22.646|    0.783|       10.932|
iLIO_DI           |    4.550(R)|      SLOW  |   -2.078(R)|      FAST  |   20.450|    2.078|        9.186|
iMPG_A            |    1.909(R)|      SLOW  |   -0.550(R)|      FAST  |   23.091|    0.550|       11.271|
iMPG_B            |    3.392(R)|      SLOW  |   -1.675(R)|      FAST  |   21.608|    1.675|        9.967|
iMPG_DI<0>        |    7.037(R)|      SLOW  |   -3.626(R)|      FAST  |   17.963|    3.626|        7.169|
iMPG_DI<1>        |    7.122(R)|      SLOW  |   -3.569(R)|      FAST  |   17.878|    3.569|        7.155|
iMPG_DI<2>        |    6.439(R)|      SLOW  |   -3.375(R)|      FAST  |   18.561|    3.375|        7.593|
iMPG_DI<3>        |    7.280(R)|      SLOW  |   -3.733(R)|      FAST  |   17.720|    3.733|        6.993|
iMPG_DI<4>        |    7.618(R)|      SLOW  |   -4.088(R)|      FAST  |   17.382|    4.088|        6.647|
iMPG_DI<5>        |    6.966(R)|      SLOW  |   -3.616(R)|      FAST  |   18.034|    3.616|        7.209|
iMPG_DI<6>        |    7.865(R)|      SLOW  |   -4.265(R)|      FAST  |   17.135|    4.265|        6.435|
iXY2_STS          |    2.081(R)|      SLOW  |   -0.751(R)|      FAST  |   22.919|    0.751|       11.084|
lb_cs_n           |    2.880(R)|      SLOW  |   -0.583(R)|      FAST  |   22.120|    0.583|       10.769|
lb_rd_n           |    4.639(R)|      SLOW  |   -1.664(R)|      FAST  |   20.361|    1.664|        9.349|
lb_wr_n           |    4.372(R)|      SLOW  |   -1.471(R)|      FAST  |   20.628|    1.471|        9.579|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.921|         -  |      -0.550|         -  |   14.079|    0.550|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.874; Ideal Clock Offset To Actual Clock 14.566; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.503(R)|      SLOW  |   -0.247(R)|      SLOW  |    4.497|   34.247|      -14.875|
RXD1T1            |    0.975(R)|      SLOW  |    0.260(R)|      SLOW  |    5.025|   33.740|      -14.358|
RXD1T2            |    1.115(R)|      SLOW  |    0.126(R)|      SLOW  |    4.885|   33.874|      -14.495|
RXD1T3            |    0.856(R)|      SLOW  |    0.371(R)|      SLOW  |    5.144|   33.629|      -14.243|
RX_DV1            |    1.013(R)|      SLOW  |    0.239(R)|      SLOW  |    4.987|   33.761|      -14.387|
RX_ER1            |    1.018(R)|      SLOW  |    0.224(R)|      SLOW  |    4.982|   33.776|      -14.397|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.503|         -  |       0.371|         -  |    4.497|   33.629|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 12.603 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.947|      SLOW  |        5.207|      FAST  |         2.137|
SRI_RTS<1>                                     |       12.933|      SLOW  |        6.692|      FAST  |         5.123|
SRI_TX<0>                                      |        7.810|      SLOW  |        4.125|      FAST  |         0.000|
SRI_TX<1>                                      |        8.947|      SLOW  |        4.782|      FAST  |         1.137|
lb_int                                         |        9.930|      SLOW  |        5.500|      FAST  |         2.120|
led_1                                          |       10.953|      SLOW  |        5.059|      FAST  |         3.143|
oLIO_DO                                        |        9.461|      SLOW  |        4.607|      FAST  |         1.651|
oLaser1                                        |       18.363|      SLOW  |        6.055|      FAST  |        10.553|
oLaser2                                        |       20.413|      SLOW  |        6.882|      FAST  |        12.603|
oLaserOn                                       |       17.511|      SLOW  |        6.625|      FAST  |         9.701|
oSPIDAC_CLK                                    |       10.162|      SLOW  |        5.645|      FAST  |         2.352|
oSPIDAC_CSn                                    |       10.278|      SLOW  |        5.727|      FAST  |         2.468|
oSPIDAC_DO                                     |        9.746|      SLOW  |        5.388|      FAST  |         1.936|
oXY2_CLK                                       |        8.551|      SLOW  |        4.675|      FAST  |         0.741|
oXY2_DAT<0>                                    |        9.103|      SLOW  |        4.997|      FAST  |         1.293|
oXY2_DAT<1>                                    |        8.730|      SLOW  |        4.776|      FAST  |         0.920|
oXY2_DAT<2>                                    |        9.340|      SLOW  |        5.145|      FAST  |         1.530|
oXY2_FS                                        |       10.514|      SLOW  |        5.963|      FAST  |         2.704|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.453|      SLOW  |        3.787|      FAST  |         0.037|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 155170906 paths, 2 nets, and 65786 connections

Design statistics:
   Minimum period:  24.902ns{1}   (Maximum frequency:  40.157MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  10.921ns
   Minimum output required time after clock:  20.413ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 29 13:32:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 300 MB



