// Seed: 3798481200
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input tri0 id_2
);
  logic id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3
);
  logic id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_14 = 32'd67,
    parameter id_5  = 32'd18
) (
    input tri1 id_0,
    output uwire id_1,
    output tri id_2,
    input supply0 id_3,
    output wire id_4,
    input tri0 _id_5
);
  logic [-1  +  1 : 1] id_7;
  logic [7:0][1 : id_5]
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      _id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30;
  always begin : LABEL_0
    id_11[id_14] <= -1 + id_13;
  end
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
