{"path":"Revision/Que/PYQ/FULL/media/Pasted image 20231026171906.png","text":") Consider the following statements. 1. Daisy chaining is used to assign priorities in attending interrupts. > Il. When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt. IIl. In polling, the CPU periodically checks the status bits to know if any device needs its attention. IV. During DMA, both the CPU and DMA controller can be bus masters at the same time. Which of the above statements is/are TRUE? A.land Il only B.land IV only C. land Il only D. Il only gatecse-2020 co-and-architecture interrupts 1-mark","libVersion":"0.2.3","langs":"eng"}