<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p522" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_522{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_522{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_522{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_522{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_522{left:96px;bottom:1038px;letter-spacing:0.1px;word-spacing:-0.47px;}
#t6_522{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t7_522{left:96px;bottom:783px;letter-spacing:0.12px;word-spacing:-0.57px;}
#t8_522{left:96px;bottom:762px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t9_522{left:96px;bottom:740px;letter-spacing:0.11px;}
#ta_522{left:96px;bottom:705px;letter-spacing:0.12px;word-spacing:-0.39px;}
#tb_522{left:96px;bottom:670px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tc_522{left:96px;bottom:649px;letter-spacing:0.13px;word-spacing:-0.47px;}
#td_522{left:96px;bottom:627px;letter-spacing:0.12px;word-spacing:-0.58px;}
#te_522{left:96px;bottom:606px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tf_522{left:261px;bottom:322px;letter-spacing:0.16px;word-spacing:0.48px;}
#tg_522{left:332px;bottom:322px;}
#th_522{left:338px;bottom:322px;letter-spacing:0.14px;}
#ti_522{left:382px;bottom:322px;letter-spacing:0.15px;word-spacing:0.03px;}
#tj_522{left:96px;bottom:274px;letter-spacing:0.12px;word-spacing:-0.35px;}
#tk_522{left:402px;bottom:274px;}
#tl_522{left:408px;bottom:274px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_522{left:96px;bottom:239px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_522{left:469px;bottom:239px;letter-spacing:0.11px;word-spacing:-0.45px;}
#to_522{left:96px;bottom:218px;letter-spacing:0.12px;word-spacing:-0.83px;}
#tp_522{left:96px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_522{left:96px;bottom:175px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tr_522{left:96px;bottom:154px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_522{left:96px;bottom:119px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_522{left:199px;bottom:968px;letter-spacing:-0.19px;word-spacing:1.21px;}
#tu_522{left:261px;bottom:968px;}
#tv_522{left:267px;bottom:968px;letter-spacing:0.12px;}
#tw_522{left:300px;bottom:968px;letter-spacing:0.17px;word-spacing:-0.05px;}
#tx_522{left:203px;bottom:941px;letter-spacing:-0.17px;}
#ty_522{left:367px;bottom:941px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tz_522{left:569px;bottom:941px;letter-spacing:-0.14px;}
#t10_522{left:203px;bottom:918px;letter-spacing:-0.14px;}
#t11_522{left:367px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t12_522{left:569px;bottom:918px;letter-spacing:-0.17px;word-spacing:0.09px;}
#t13_522{left:203px;bottom:895px;letter-spacing:-0.14px;}
#t14_522{left:367px;bottom:895px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t15_522{left:569px;bottom:895px;letter-spacing:-0.17px;word-spacing:0.09px;}
#t16_522{left:203px;bottom:872px;letter-spacing:-0.15px;}
#t17_522{left:367px;bottom:872px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t18_522{left:569px;bottom:872px;letter-spacing:-0.17px;word-spacing:0.09px;}
#t19_522{left:203px;bottom:849px;letter-spacing:-0.16px;}
#t1a_522{left:367px;bottom:849px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1b_522{left:569px;bottom:849px;letter-spacing:-0.17px;word-spacing:0.09px;}
#t1c_522{left:203px;bottom:826px;letter-spacing:-0.15px;}
#t1d_522{left:367px;bottom:826px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1e_522{left:569px;bottom:826px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_522{left:100px;bottom:572px;letter-spacing:-0.13px;}
#t1g_522{left:548px;bottom:572px;}
#t1h_522{left:571px;bottom:572px;}
#t1i_522{left:593px;bottom:572px;}
#t1j_522{left:656px;bottom:572px;}
#t1k_522{left:679px;bottom:572px;}
#t1l_522{left:702px;bottom:572px;}
#t1m_522{left:725px;bottom:572px;}
#t1n_522{left:304px;bottom:538px;letter-spacing:-0.12px;}
#t1o_522{left:583.2px;bottom:529.8px;letter-spacing:-0.16px;}
#t1p_522{left:603px;bottom:538px;letter-spacing:-0.12px;}
#t1q_522{left:691.2px;bottom:529px;letter-spacing:-0.17px;}
#t1r_522{left:714.4px;bottom:527.5px;letter-spacing:-0.15px;}
#t1s_522{left:737.6px;bottom:530.9px;letter-spacing:-0.15px;}
#t1t_522{left:99px;bottom:478px;letter-spacing:-0.1px;}
#t1u_522{left:151px;bottom:478px;letter-spacing:-0.15px;}
#t1v_522{left:271px;bottom:478px;letter-spacing:-0.11px;}
#t1w_522{left:580px;bottom:478px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1x_522{left:99px;bottom:458px;letter-spacing:-0.1px;}
#t1y_522{left:151px;bottom:458px;letter-spacing:-0.12px;}
#t1z_522{left:580px;bottom:458px;letter-spacing:-0.15px;}
#t20_522{left:99px;bottom:438px;}
#t21_522{left:151px;bottom:438px;letter-spacing:-0.16px;}
#t22_522{left:271px;bottom:438px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t23_522{left:580px;bottom:438px;letter-spacing:-0.1px;}
#t24_522{left:99px;bottom:419px;letter-spacing:-0.09px;}
#t25_522{left:151px;bottom:419px;letter-spacing:-0.12px;}
#t26_522{left:580px;bottom:419px;letter-spacing:-0.2px;}
#t27_522{left:99px;bottom:399px;}
#t28_522{left:151px;bottom:399px;letter-spacing:-0.18px;}
#t29_522{left:271px;bottom:399px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2a_522{left:580px;bottom:399px;letter-spacing:-0.1px;}
#t2b_522{left:99px;bottom:379px;}
#t2c_522{left:151px;bottom:379px;letter-spacing:-0.14px;}
#t2d_522{left:271px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2e_522{left:580px;bottom:379px;letter-spacing:-0.1px;}
#t2f_522{left:99px;bottom:359px;}
#t2g_522{left:151px;bottom:359px;letter-spacing:-0.14px;}
#t2h_522{left:271px;bottom:359px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t2i_522{left:580px;bottom:359px;letter-spacing:-0.1px;}
#t2j_522{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_522{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_522{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_522{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_522{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_522{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_522{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_522{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_522{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_522{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_522{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_522{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts522" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg522Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg522" style="-webkit-user-select: none;"><object width="935" height="1210" data="522/522.svg" type="image/svg+xml" id="pdf522" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_522" class="t s1_522">67 </span><span id="t2_522" class="t s2_522">System Resources </span>
<span id="t3_522" class="t s1_522">AMD64 Technology </span><span id="t4_522" class="t s1_522">24593—Rev. 3.41—June 2023 </span>
<span id="t5_522" class="t s3_522">indicated by CPUID Fn8000_0008_EBX as described in Table 3-1 below. The presence of a given </span>
<span id="t6_522" class="t s3_522">speculation control feature also implies support for its associated MSR. </span>
<span id="t7_522" class="t s3_522">See ‘Additional CPUID Functions’ at the end of this subsection and APM volume 3 Appendix E.4 </span>
<span id="t8_522" class="t s3_522">‘CPUID Fn8000_0008_EBX’ for more information on CPUID functions related to speculation </span>
<span id="t9_522" class="t s3_522">control. </span>
<span id="ta_522" class="t s4_522">SPEC_CTRL (MSR 048h) </span>
<span id="tb_522" class="t s3_522">SPEC_CTRL (MSR 48h) is a read-write register. Attempts to write a 1 into any reserved bit cause a </span>
<span id="tc_522" class="t s3_522">#GP(0) fault. Unlike most MSRs, a WRMSR to SPEC_CTRL does not serialize memory operations. </span>
<span id="td_522" class="t s3_522">However, a write to this register is dispatch serializing and prevents execution of younger instructions </span>
<span id="te_522" class="t s3_522">until the WRMSR has completed. The format of SPEC_CTRL is shown in Figure 3-12. </span>
<span id="tf_522" class="t s5_522">Figure 3</span><span id="tg_522" class="t s6_522">-</span><span id="th_522" class="t s5_522">13. </span><span id="ti_522" class="t s5_522">SPEC_CTRL Register (MSR 048h) </span>
<span id="tj_522" class="t s3_522">The SPEC_CTRL bits defined in Figure 3</span><span id="tk_522" class="t s7_522">-</span><span id="tl_522" class="t s3_522">13 and are described below: </span>
<span id="tm_522" class="t s4_522">Indirect Branch Restricted Speculation (IBRS). </span><span id="tn_522" class="t s3_522">Bit 0. Setting this bit to 1 prevents indirect </span>
<span id="to_522" class="t s3_522">branches that occurred in a less privileged prediction mode before this bit was set from influencing the </span>
<span id="tp_522" class="t s3_522">predictions of future indirect branches in a more privileged prediction mode that occur after this bit is </span>
<span id="tq_522" class="t s3_522">set. A lesser privileged prediction mode is defined as CPL 3 or Guest mode, and a more privileged </span>
<span id="tr_522" class="t s3_522">prediction mode is defined as CPL 0-2 or Host mode. </span>
<span id="ts_522" class="t s3_522">After setting IBRS to 1, if software subsequently </span>
<span id="tt_522" class="t s5_522">Table 3</span><span id="tu_522" class="t s6_522">-</span><span id="tv_522" class="t s5_522">1. </span><span id="tw_522" class="t s5_522">Speculation Control MSRs </span>
<span id="tx_522" class="t s8_522">Feature </span><span id="ty_522" class="t s8_522">Indicated by CPUID Function </span><span id="tz_522" class="t s8_522">MSR </span>
<span id="t10_522" class="t s9_522">IBRS </span><span id="t11_522" class="t s9_522">Fn8000_0008 EBX[14]=1 </span><span id="t12_522" class="t s9_522">SPEC_CTRL (MSR 048h) </span>
<span id="t13_522" class="t s9_522">STIBP </span><span id="t14_522" class="t s9_522">Fn8000_0008 EBX[15]=1 </span><span id="t15_522" class="t s9_522">SPEC_CTRL (MSR 048h) </span>
<span id="t16_522" class="t s9_522">SSBD </span><span id="t17_522" class="t s9_522">Fn8000_0008 EBX[24]=1 </span><span id="t18_522" class="t s9_522">SPEC_CTRL (MSR 048h) </span>
<span id="t19_522" class="t s9_522">PSFD </span><span id="t1a_522" class="t s9_522">Fn8000_0008 EBX[28]=1 </span><span id="t1b_522" class="t s9_522">SPEC_CTRL (MSR 048h) </span>
<span id="t1c_522" class="t s9_522">IBPB </span><span id="t1d_522" class="t s9_522">Fn8000_0008 EBX[12]=1 </span><span id="t1e_522" class="t s9_522">PRED_CMD (MSR 049h) </span>
<span id="t1f_522" class="t s9_522">31 </span><span id="t1g_522" class="t s9_522">8 </span><span id="t1h_522" class="t s9_522">7 </span><span id="t1i_522" class="t s9_522">6 </span><span id="t1j_522" class="t s9_522">3 </span><span id="t1k_522" class="t s9_522">2 </span><span id="t1l_522" class="t s9_522">1 </span><span id="t1m_522" class="t s9_522">0 </span>
<span id="t1n_522" class="t s9_522">Reserved </span>
<span id="t1o_522" class="t m0_522 s9_522">PSFD </span>
<span id="t1p_522" class="t s9_522">Reserved </span>
<span id="t1q_522" class="t m0_522 s9_522">SSBD </span>
<span id="t1r_522" class="t m0_522 s9_522">STIBP </span>
<span id="t1s_522" class="t m0_522 s9_522">IBRS </span>
<span id="t1t_522" class="t s8_522">Bits </span><span id="t1u_522" class="t s8_522">Mnemonic </span><span id="t1v_522" class="t s8_522">Description </span><span id="t1w_522" class="t s8_522">Access type </span>
<span id="t1x_522" class="t s9_522">31:8 </span><span id="t1y_522" class="t s9_522">Reserved </span><span id="t1z_522" class="t s9_522">MBZ </span>
<span id="t20_522" class="t s9_522">7 </span><span id="t21_522" class="t s9_522">PSFD </span><span id="t22_522" class="t s9_522">Predicted Store Forward Disable. </span><span id="t23_522" class="t s9_522">R/W </span>
<span id="t24_522" class="t s9_522">6:3 </span><span id="t25_522" class="t s9_522">Reserved </span><span id="t26_522" class="t s9_522">MBZ </span>
<span id="t27_522" class="t s9_522">2 </span><span id="t28_522" class="t s9_522">SSBD </span><span id="t29_522" class="t s9_522">Speculative Store Bypass Disable. </span><span id="t2a_522" class="t s9_522">R/W </span>
<span id="t2b_522" class="t s9_522">1 </span><span id="t2c_522" class="t s9_522">STIBP </span><span id="t2d_522" class="t s9_522">Single-Thread Indirect Branch Prediction Mode. </span><span id="t2e_522" class="t s9_522">R/W </span>
<span id="t2f_522" class="t s9_522">0 </span><span id="t2g_522" class="t s9_522">IBRS </span><span id="t2h_522" class="t s9_522">Indirect Branch Restricted Speculation. </span><span id="t2i_522" class="t s9_522">R/W </span>
<span id="t2j_522" class="t sa_522">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
