ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB66:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 2


  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c **** /* TIM1 init function */
  35:Core/Src/tim.c **** void MX_TIM1_Init(void)
  36:Core/Src/tim.c **** {
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  43:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  44:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  45:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  48:Core/Src/tim.c **** 
  49:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  50:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51:Core/Src/tim.c ****   htim1.Init.Prescaler = 72-1;
  52:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  53:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
  54:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  56:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  57:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  62:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  72:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  77:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  78:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  79:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  80:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  81:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  82:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 3


  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 105:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 106:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 113:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c **** }
 116:Core/Src/tim.c **** /* TIM2 init function */
 117:Core/Src/tim.c **** void MX_TIM2_Init(void)
 118:Core/Src/tim.c **** {
  27              		.loc 1 118 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 124 3 view .LVU1
  39              		.loc 1 124 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
 125:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 125 3 is_stmt 1 view .LVU3
  46              		.loc 1 125 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 4


  48 0010 0193     		str	r3, [sp, #4]
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 130:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 130 3 is_stmt 1 view .LVU5
  50              		.loc 1 130 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
 131:Core/Src/tim.c ****   htim2.Init.Prescaler = 72-1;
  54              		.loc 1 131 3 is_stmt 1 view .LVU7
  55              		.loc 1 131 24 is_stmt 0 view .LVU8
  56 001a 4722     		movs	r2, #71
  57 001c 4260     		str	r2, [r0, #4]
 132:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 132 3 is_stmt 1 view .LVU9
  59              		.loc 1 132 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
 133:Core/Src/tim.c ****   htim2.Init.Period = 20000-1;
  61              		.loc 1 133 3 is_stmt 1 view .LVU11
  62              		.loc 1 133 21 is_stmt 0 view .LVU12
  63 0020 44F61F62 		movw	r2, #19999
  64 0024 C260     		str	r2, [r0, #12]
 134:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 134 3 is_stmt 1 view .LVU13
  66              		.loc 1 134 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
 135:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 135 3 is_stmt 1 view .LVU15
  69              		.loc 1 135 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
 136:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 136 3 is_stmt 1 view .LVU17
  72              		.loc 1 136 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 136 6 view .LVU19
  76 002e 90B9     		cbnz	r0, .L6
  77              	.L2:
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 140 3 is_stmt 1 view .LVU20
  79              		.loc 1 140 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
 141:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 141 3 is_stmt 1 view .LVU22
  83              		.loc 1 141 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0B48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 141 6 view .LVU24
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 5


  89 003e 68B9     		cbnz	r0, .L7
  90              	.L3:
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****     Error_Handler();
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 145 3 is_stmt 1 view .LVU25
  92              		.loc 1 145 37 is_stmt 0 view .LVU26
  93 0040 0023     		movs	r3, #0
  94 0042 0093     		str	r3, [sp]
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 146 3 is_stmt 1 view .LVU27
  96              		.loc 1 146 33 is_stmt 0 view .LVU28
  97 0044 0193     		str	r3, [sp, #4]
 147:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 147 3 is_stmt 1 view .LVU29
  99              		.loc 1 147 7 is_stmt 0 view .LVU30
 100 0046 6946     		mov	r1, sp
 101 0048 0748     		ldr	r0, .L9
 102 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 147 6 view .LVU31
 105 004e 40B9     		cbnz	r0, .L8
 106              	.L1:
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****     Error_Handler();
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c **** }
 107              		.loc 1 155 1 view .LVU32
 108 0050 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0052 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
 138:Core/Src/tim.c ****   }
 117              		.loc 1 138 5 is_stmt 1 view .LVU33
 118 0056 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005a E9E7     		b	.L2
 121              	.L7:
 143:Core/Src/tim.c ****   }
 122              		.loc 1 143 5 view .LVU34
 123 005c FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0060 EEE7     		b	.L3
 126              	.L8:
 149:Core/Src/tim.c ****   }
 127              		.loc 1 149 5 view .LVU35
 128 0062 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 6


 129              	.LVL5:
 130              		.loc 1 155 1 is_stmt 0 view .LVU36
 131 0066 F3E7     		b	.L1
 132              	.L10:
 133              		.align	2
 134              	.L9:
 135 0068 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE66:
 139              		.section	.text.MX_TIM3_Init,"ax",%progbits
 140              		.align	1
 141              		.global	MX_TIM3_Init
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	MX_TIM3_Init:
 148              	.LFB67:
 156:Core/Src/tim.c **** /* TIM3 init function */
 157:Core/Src/tim.c **** void MX_TIM3_Init(void)
 158:Core/Src/tim.c **** {
 149              		.loc 1 158 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 48
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 8DB0     		sub	sp, sp, #52
 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 56
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 160              		.loc 1 164 3 view .LVU38
 161              		.loc 1 164 27 is_stmt 0 view .LVU39
 162 0004 2422     		movs	r2, #36
 163 0006 0021     		movs	r1, #0
 164 0008 03A8     		add	r0, sp, #12
 165 000a FFF7FEFF 		bl	memset
 166              	.LVL6:
 165:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167              		.loc 1 165 3 is_stmt 1 view .LVU40
 168              		.loc 1 165 27 is_stmt 0 view .LVU41
 169 000e 0023     		movs	r3, #0
 170 0010 0193     		str	r3, [sp, #4]
 171 0012 0293     		str	r3, [sp, #8]
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 170:Core/Src/tim.c ****   htim3.Instance = TIM3;
 172              		.loc 1 170 3 is_stmt 1 view .LVU42
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 7


 173              		.loc 1 170 18 is_stmt 0 view .LVU43
 174 0014 1148     		ldr	r0, .L17
 175 0016 124A     		ldr	r2, .L17+4
 176 0018 0260     		str	r2, [r0]
 171:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 177              		.loc 1 171 3 is_stmt 1 view .LVU44
 178              		.loc 1 171 24 is_stmt 0 view .LVU45
 179 001a 4360     		str	r3, [r0, #4]
 172:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 180              		.loc 1 172 3 is_stmt 1 view .LVU46
 181              		.loc 1 172 26 is_stmt 0 view .LVU47
 182 001c 8360     		str	r3, [r0, #8]
 173:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 183              		.loc 1 173 3 is_stmt 1 view .LVU48
 184              		.loc 1 173 21 is_stmt 0 view .LVU49
 185 001e 4FF6FF72 		movw	r2, #65535
 186 0022 C260     		str	r2, [r0, #12]
 174:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 187              		.loc 1 174 3 is_stmt 1 view .LVU50
 188              		.loc 1 174 28 is_stmt 0 view .LVU51
 189 0024 0361     		str	r3, [r0, #16]
 175:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 190              		.loc 1 175 3 is_stmt 1 view .LVU52
 191              		.loc 1 175 32 is_stmt 0 view .LVU53
 192 0026 8361     		str	r3, [r0, #24]
 176:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 193              		.loc 1 176 3 is_stmt 1 view .LVU54
 194              		.loc 1 176 23 is_stmt 0 view .LVU55
 195 0028 0123     		movs	r3, #1
 196 002a 0393     		str	r3, [sp, #12]
 177:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 197              		.loc 1 177 3 is_stmt 1 view .LVU56
 178:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 198              		.loc 1 178 3 view .LVU57
 199              		.loc 1 178 24 is_stmt 0 view .LVU58
 200 002c 0593     		str	r3, [sp, #20]
 179:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 201              		.loc 1 179 3 is_stmt 1 view .LVU59
 180:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 202              		.loc 1 180 3 view .LVU60
 181:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 203              		.loc 1 181 3 view .LVU61
 182:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 204              		.loc 1 182 3 view .LVU62
 205              		.loc 1 182 24 is_stmt 0 view .LVU63
 206 002e 0993     		str	r3, [sp, #36]
 183:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 207              		.loc 1 183 3 is_stmt 1 view .LVU64
 184:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 208              		.loc 1 184 3 view .LVU65
 185:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 209              		.loc 1 185 3 view .LVU66
 210              		.loc 1 185 7 is_stmt 0 view .LVU67
 211 0030 03A9     		add	r1, sp, #12
 212 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 213              	.LVL7:
 214              		.loc 1 185 6 view .LVU68
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 8


 215 0036 50B9     		cbnz	r0, .L15
 216              	.L12:
 186:Core/Src/tim.c ****   {
 187:Core/Src/tim.c ****     Error_Handler();
 188:Core/Src/tim.c ****   }
 189:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 217              		.loc 1 189 3 is_stmt 1 view .LVU69
 218              		.loc 1 189 37 is_stmt 0 view .LVU70
 219 0038 0023     		movs	r3, #0
 220 003a 0193     		str	r3, [sp, #4]
 190:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 221              		.loc 1 190 3 is_stmt 1 view .LVU71
 222              		.loc 1 190 33 is_stmt 0 view .LVU72
 223 003c 0293     		str	r3, [sp, #8]
 191:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 224              		.loc 1 191 3 is_stmt 1 view .LVU73
 225              		.loc 1 191 7 is_stmt 0 view .LVU74
 226 003e 01A9     		add	r1, sp, #4
 227 0040 0648     		ldr	r0, .L17
 228 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 229              	.LVL8:
 230              		.loc 1 191 6 view .LVU75
 231 0046 28B9     		cbnz	r0, .L16
 232              	.L11:
 192:Core/Src/tim.c ****   {
 193:Core/Src/tim.c ****     Error_Handler();
 194:Core/Src/tim.c ****   }
 195:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c **** }
 233              		.loc 1 199 1 view .LVU76
 234 0048 0DB0     		add	sp, sp, #52
 235              	.LCFI6:
 236              		.cfi_remember_state
 237              		.cfi_def_cfa_offset 4
 238              		@ sp needed
 239 004a 5DF804FB 		ldr	pc, [sp], #4
 240              	.L15:
 241              	.LCFI7:
 242              		.cfi_restore_state
 187:Core/Src/tim.c ****   }
 243              		.loc 1 187 5 is_stmt 1 view .LVU77
 244 004e FFF7FEFF 		bl	Error_Handler
 245              	.LVL9:
 246 0052 F1E7     		b	.L12
 247              	.L16:
 193:Core/Src/tim.c ****   }
 248              		.loc 1 193 5 view .LVU78
 249 0054 FFF7FEFF 		bl	Error_Handler
 250              	.LVL10:
 251              		.loc 1 199 1 is_stmt 0 view .LVU79
 252 0058 F6E7     		b	.L11
 253              	.L18:
 254 005a 00BF     		.align	2
 255              	.L17:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 9


 256 005c 00000000 		.word	.LANCHOR1
 257 0060 00040040 		.word	1073742848
 258              		.cfi_endproc
 259              	.LFE67:
 261              		.section	.text.MX_TIM4_Init,"ax",%progbits
 262              		.align	1
 263              		.global	MX_TIM4_Init
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu softvfp
 269              	MX_TIM4_Init:
 270              	.LFB68:
 200:Core/Src/tim.c **** /* TIM4 init function */
 201:Core/Src/tim.c **** void MX_TIM4_Init(void)
 202:Core/Src/tim.c **** {
 271              		.loc 1 202 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 48
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275 0000 00B5     		push	{lr}
 276              	.LCFI8:
 277              		.cfi_def_cfa_offset 4
 278              		.cfi_offset 14, -4
 279 0002 8DB0     		sub	sp, sp, #52
 280              	.LCFI9:
 281              		.cfi_def_cfa_offset 56
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 282              		.loc 1 208 3 view .LVU81
 283              		.loc 1 208 27 is_stmt 0 view .LVU82
 284 0004 2422     		movs	r2, #36
 285 0006 0021     		movs	r1, #0
 286 0008 03A8     		add	r0, sp, #12
 287 000a FFF7FEFF 		bl	memset
 288              	.LVL11:
 209:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 289              		.loc 1 209 3 is_stmt 1 view .LVU83
 290              		.loc 1 209 27 is_stmt 0 view .LVU84
 291 000e 0023     		movs	r3, #0
 292 0010 0193     		str	r3, [sp, #4]
 293 0012 0293     		str	r3, [sp, #8]
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 214:Core/Src/tim.c ****   htim4.Instance = TIM4;
 294              		.loc 1 214 3 is_stmt 1 view .LVU85
 295              		.loc 1 214 18 is_stmt 0 view .LVU86
 296 0014 1148     		ldr	r0, .L25
 297 0016 124A     		ldr	r2, .L25+4
 298 0018 0260     		str	r2, [r0]
 215:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 10


 299              		.loc 1 215 3 is_stmt 1 view .LVU87
 300              		.loc 1 215 24 is_stmt 0 view .LVU88
 301 001a 4360     		str	r3, [r0, #4]
 216:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 302              		.loc 1 216 3 is_stmt 1 view .LVU89
 303              		.loc 1 216 26 is_stmt 0 view .LVU90
 304 001c 8360     		str	r3, [r0, #8]
 217:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 305              		.loc 1 217 3 is_stmt 1 view .LVU91
 306              		.loc 1 217 21 is_stmt 0 view .LVU92
 307 001e 4FF6FF72 		movw	r2, #65535
 308 0022 C260     		str	r2, [r0, #12]
 218:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 309              		.loc 1 218 3 is_stmt 1 view .LVU93
 310              		.loc 1 218 28 is_stmt 0 view .LVU94
 311 0024 0361     		str	r3, [r0, #16]
 219:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 312              		.loc 1 219 3 is_stmt 1 view .LVU95
 313              		.loc 1 219 32 is_stmt 0 view .LVU96
 314 0026 8361     		str	r3, [r0, #24]
 220:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 315              		.loc 1 220 3 is_stmt 1 view .LVU97
 316              		.loc 1 220 23 is_stmt 0 view .LVU98
 317 0028 0123     		movs	r3, #1
 318 002a 0393     		str	r3, [sp, #12]
 221:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 319              		.loc 1 221 3 is_stmt 1 view .LVU99
 222:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 320              		.loc 1 222 3 view .LVU100
 321              		.loc 1 222 24 is_stmt 0 view .LVU101
 322 002c 0593     		str	r3, [sp, #20]
 223:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 323              		.loc 1 223 3 is_stmt 1 view .LVU102
 224:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 324              		.loc 1 224 3 view .LVU103
 225:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 325              		.loc 1 225 3 view .LVU104
 226:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 326              		.loc 1 226 3 view .LVU105
 327              		.loc 1 226 24 is_stmt 0 view .LVU106
 328 002e 0993     		str	r3, [sp, #36]
 227:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 329              		.loc 1 227 3 is_stmt 1 view .LVU107
 228:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 330              		.loc 1 228 3 view .LVU108
 229:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 331              		.loc 1 229 3 view .LVU109
 332              		.loc 1 229 7 is_stmt 0 view .LVU110
 333 0030 03A9     		add	r1, sp, #12
 334 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 335              	.LVL12:
 336              		.loc 1 229 6 view .LVU111
 337 0036 50B9     		cbnz	r0, .L23
 338              	.L20:
 230:Core/Src/tim.c ****   {
 231:Core/Src/tim.c ****     Error_Handler();
 232:Core/Src/tim.c ****   }
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 11


 233:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 339              		.loc 1 233 3 is_stmt 1 view .LVU112
 340              		.loc 1 233 37 is_stmt 0 view .LVU113
 341 0038 0023     		movs	r3, #0
 342 003a 0193     		str	r3, [sp, #4]
 234:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 343              		.loc 1 234 3 is_stmt 1 view .LVU114
 344              		.loc 1 234 33 is_stmt 0 view .LVU115
 345 003c 0293     		str	r3, [sp, #8]
 235:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 346              		.loc 1 235 3 is_stmt 1 view .LVU116
 347              		.loc 1 235 7 is_stmt 0 view .LVU117
 348 003e 01A9     		add	r1, sp, #4
 349 0040 0648     		ldr	r0, .L25
 350 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 351              	.LVL13:
 352              		.loc 1 235 6 view .LVU118
 353 0046 28B9     		cbnz	r0, .L24
 354              	.L19:
 236:Core/Src/tim.c ****   {
 237:Core/Src/tim.c ****     Error_Handler();
 238:Core/Src/tim.c ****   }
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c **** }
 355              		.loc 1 243 1 view .LVU119
 356 0048 0DB0     		add	sp, sp, #52
 357              	.LCFI10:
 358              		.cfi_remember_state
 359              		.cfi_def_cfa_offset 4
 360              		@ sp needed
 361 004a 5DF804FB 		ldr	pc, [sp], #4
 362              	.L23:
 363              	.LCFI11:
 364              		.cfi_restore_state
 231:Core/Src/tim.c ****   }
 365              		.loc 1 231 5 is_stmt 1 view .LVU120
 366 004e FFF7FEFF 		bl	Error_Handler
 367              	.LVL14:
 368 0052 F1E7     		b	.L20
 369              	.L24:
 237:Core/Src/tim.c ****   }
 370              		.loc 1 237 5 view .LVU121
 371 0054 FFF7FEFF 		bl	Error_Handler
 372              	.LVL15:
 373              		.loc 1 243 1 is_stmt 0 view .LVU122
 374 0058 F6E7     		b	.L19
 375              	.L26:
 376 005a 00BF     		.align	2
 377              	.L25:
 378 005c 00000000 		.word	.LANCHOR2
 379 0060 00080040 		.word	1073743872
 380              		.cfi_endproc
 381              	.LFE68:
 383              		.section	.text.MX_TIM5_Init,"ax",%progbits
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 12


 384              		.align	1
 385              		.global	MX_TIM5_Init
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu softvfp
 391              	MX_TIM5_Init:
 392              	.LFB69:
 244:Core/Src/tim.c **** /* TIM5 init function */
 245:Core/Src/tim.c **** void MX_TIM5_Init(void)
 246:Core/Src/tim.c **** {
 393              		.loc 1 246 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 48
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 00B5     		push	{lr}
 398              	.LCFI12:
 399              		.cfi_def_cfa_offset 4
 400              		.cfi_offset 14, -4
 401 0002 8DB0     		sub	sp, sp, #52
 402              	.LCFI13:
 403              		.cfi_def_cfa_offset 56
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 404              		.loc 1 252 3 view .LVU124
 405              		.loc 1 252 27 is_stmt 0 view .LVU125
 406 0004 2422     		movs	r2, #36
 407 0006 0021     		movs	r1, #0
 408 0008 03A8     		add	r0, sp, #12
 409 000a FFF7FEFF 		bl	memset
 410              	.LVL16:
 253:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 411              		.loc 1 253 3 is_stmt 1 view .LVU126
 412              		.loc 1 253 27 is_stmt 0 view .LVU127
 413 000e 0023     		movs	r3, #0
 414 0010 0193     		str	r3, [sp, #4]
 415 0012 0293     		str	r3, [sp, #8]
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 258:Core/Src/tim.c ****   htim5.Instance = TIM5;
 416              		.loc 1 258 3 is_stmt 1 view .LVU128
 417              		.loc 1 258 18 is_stmt 0 view .LVU129
 418 0014 1148     		ldr	r0, .L33
 419 0016 124A     		ldr	r2, .L33+4
 420 0018 0260     		str	r2, [r0]
 259:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 421              		.loc 1 259 3 is_stmt 1 view .LVU130
 422              		.loc 1 259 24 is_stmt 0 view .LVU131
 423 001a 4360     		str	r3, [r0, #4]
 260:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 424              		.loc 1 260 3 is_stmt 1 view .LVU132
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 13


 425              		.loc 1 260 26 is_stmt 0 view .LVU133
 426 001c 8360     		str	r3, [r0, #8]
 261:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 427              		.loc 1 261 3 is_stmt 1 view .LVU134
 428              		.loc 1 261 21 is_stmt 0 view .LVU135
 429 001e 4FF6FF72 		movw	r2, #65535
 430 0022 C260     		str	r2, [r0, #12]
 262:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 431              		.loc 1 262 3 is_stmt 1 view .LVU136
 432              		.loc 1 262 28 is_stmt 0 view .LVU137
 433 0024 0361     		str	r3, [r0, #16]
 263:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 434              		.loc 1 263 3 is_stmt 1 view .LVU138
 435              		.loc 1 263 32 is_stmt 0 view .LVU139
 436 0026 8361     		str	r3, [r0, #24]
 264:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 437              		.loc 1 264 3 is_stmt 1 view .LVU140
 438              		.loc 1 264 23 is_stmt 0 view .LVU141
 439 0028 0123     		movs	r3, #1
 440 002a 0393     		str	r3, [sp, #12]
 265:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 441              		.loc 1 265 3 is_stmt 1 view .LVU142
 266:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 442              		.loc 1 266 3 view .LVU143
 443              		.loc 1 266 24 is_stmt 0 view .LVU144
 444 002c 0593     		str	r3, [sp, #20]
 267:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 445              		.loc 1 267 3 is_stmt 1 view .LVU145
 268:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 446              		.loc 1 268 3 view .LVU146
 269:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 447              		.loc 1 269 3 view .LVU147
 270:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 448              		.loc 1 270 3 view .LVU148
 449              		.loc 1 270 24 is_stmt 0 view .LVU149
 450 002e 0993     		str	r3, [sp, #36]
 271:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 451              		.loc 1 271 3 is_stmt 1 view .LVU150
 272:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 452              		.loc 1 272 3 view .LVU151
 273:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 453              		.loc 1 273 3 view .LVU152
 454              		.loc 1 273 7 is_stmt 0 view .LVU153
 455 0030 03A9     		add	r1, sp, #12
 456 0032 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 457              	.LVL17:
 458              		.loc 1 273 6 view .LVU154
 459 0036 50B9     		cbnz	r0, .L31
 460              	.L28:
 274:Core/Src/tim.c ****   {
 275:Core/Src/tim.c ****     Error_Handler();
 276:Core/Src/tim.c ****   }
 277:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 461              		.loc 1 277 3 is_stmt 1 view .LVU155
 462              		.loc 1 277 37 is_stmt 0 view .LVU156
 463 0038 0023     		movs	r3, #0
 464 003a 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 14


 278:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 465              		.loc 1 278 3 is_stmt 1 view .LVU157
 466              		.loc 1 278 33 is_stmt 0 view .LVU158
 467 003c 0293     		str	r3, [sp, #8]
 279:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 468              		.loc 1 279 3 is_stmt 1 view .LVU159
 469              		.loc 1 279 7 is_stmt 0 view .LVU160
 470 003e 01A9     		add	r1, sp, #4
 471 0040 0648     		ldr	r0, .L33
 472 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 473              	.LVL18:
 474              		.loc 1 279 6 view .LVU161
 475 0046 28B9     		cbnz	r0, .L32
 476              	.L27:
 280:Core/Src/tim.c ****   {
 281:Core/Src/tim.c ****     Error_Handler();
 282:Core/Src/tim.c ****   }
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c **** }
 477              		.loc 1 287 1 view .LVU162
 478 0048 0DB0     		add	sp, sp, #52
 479              	.LCFI14:
 480              		.cfi_remember_state
 481              		.cfi_def_cfa_offset 4
 482              		@ sp needed
 483 004a 5DF804FB 		ldr	pc, [sp], #4
 484              	.L31:
 485              	.LCFI15:
 486              		.cfi_restore_state
 275:Core/Src/tim.c ****   }
 487              		.loc 1 275 5 is_stmt 1 view .LVU163
 488 004e FFF7FEFF 		bl	Error_Handler
 489              	.LVL19:
 490 0052 F1E7     		b	.L28
 491              	.L32:
 281:Core/Src/tim.c ****   }
 492              		.loc 1 281 5 view .LVU164
 493 0054 FFF7FEFF 		bl	Error_Handler
 494              	.LVL20:
 495              		.loc 1 287 1 is_stmt 0 view .LVU165
 496 0058 F6E7     		b	.L27
 497              	.L34:
 498 005a 00BF     		.align	2
 499              	.L33:
 500 005c 00000000 		.word	.LANCHOR3
 501 0060 000C0040 		.word	1073744896
 502              		.cfi_endproc
 503              	.LFE69:
 505              		.section	.text.MX_TIM8_Init,"ax",%progbits
 506              		.align	1
 507              		.global	MX_TIM8_Init
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 15


 511              		.fpu softvfp
 513              	MX_TIM8_Init:
 514              	.LFB70:
 288:Core/Src/tim.c **** /* TIM8 init function */
 289:Core/Src/tim.c **** void MX_TIM8_Init(void)
 290:Core/Src/tim.c **** {
 515              		.loc 1 290 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 48
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519 0000 00B5     		push	{lr}
 520              	.LCFI16:
 521              		.cfi_def_cfa_offset 4
 522              		.cfi_offset 14, -4
 523 0002 8DB0     		sub	sp, sp, #52
 524              	.LCFI17:
 525              		.cfi_def_cfa_offset 56
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 526              		.loc 1 296 3 view .LVU167
 527              		.loc 1 296 27 is_stmt 0 view .LVU168
 528 0004 2422     		movs	r2, #36
 529 0006 0021     		movs	r1, #0
 530 0008 03A8     		add	r0, sp, #12
 531 000a FFF7FEFF 		bl	memset
 532              	.LVL21:
 297:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 533              		.loc 1 297 3 is_stmt 1 view .LVU169
 534              		.loc 1 297 27 is_stmt 0 view .LVU170
 535 000e 0023     		movs	r3, #0
 536 0010 0193     		str	r3, [sp, #4]
 537 0012 0293     		str	r3, [sp, #8]
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 302:Core/Src/tim.c ****   htim8.Instance = TIM8;
 538              		.loc 1 302 3 is_stmt 1 view .LVU171
 539              		.loc 1 302 18 is_stmt 0 view .LVU172
 540 0014 1148     		ldr	r0, .L41
 541 0016 124A     		ldr	r2, .L41+4
 542 0018 0260     		str	r2, [r0]
 303:Core/Src/tim.c ****   htim8.Init.Prescaler = 0;
 543              		.loc 1 303 3 is_stmt 1 view .LVU173
 544              		.loc 1 303 24 is_stmt 0 view .LVU174
 545 001a 4360     		str	r3, [r0, #4]
 304:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 546              		.loc 1 304 3 is_stmt 1 view .LVU175
 547              		.loc 1 304 26 is_stmt 0 view .LVU176
 548 001c 8360     		str	r3, [r0, #8]
 305:Core/Src/tim.c ****   htim8.Init.Period = 65535;
 549              		.loc 1 305 3 is_stmt 1 view .LVU177
 550              		.loc 1 305 21 is_stmt 0 view .LVU178
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 16


 551 001e 4FF6FF72 		movw	r2, #65535
 552 0022 C260     		str	r2, [r0, #12]
 306:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 553              		.loc 1 306 3 is_stmt 1 view .LVU179
 554              		.loc 1 306 28 is_stmt 0 view .LVU180
 555 0024 0361     		str	r3, [r0, #16]
 307:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 556              		.loc 1 307 3 is_stmt 1 view .LVU181
 557              		.loc 1 307 32 is_stmt 0 view .LVU182
 558 0026 4361     		str	r3, [r0, #20]
 308:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 559              		.loc 1 308 3 is_stmt 1 view .LVU183
 560              		.loc 1 308 32 is_stmt 0 view .LVU184
 561 0028 8361     		str	r3, [r0, #24]
 309:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 562              		.loc 1 309 3 is_stmt 1 view .LVU185
 563              		.loc 1 309 23 is_stmt 0 view .LVU186
 564 002a 0123     		movs	r3, #1
 565 002c 0393     		str	r3, [sp, #12]
 310:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 566              		.loc 1 310 3 is_stmt 1 view .LVU187
 311:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 567              		.loc 1 311 3 view .LVU188
 568              		.loc 1 311 24 is_stmt 0 view .LVU189
 569 002e 0593     		str	r3, [sp, #20]
 312:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 570              		.loc 1 312 3 is_stmt 1 view .LVU190
 313:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 571              		.loc 1 313 3 view .LVU191
 314:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 572              		.loc 1 314 3 view .LVU192
 315:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 573              		.loc 1 315 3 view .LVU193
 574              		.loc 1 315 24 is_stmt 0 view .LVU194
 575 0030 0993     		str	r3, [sp, #36]
 316:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 576              		.loc 1 316 3 is_stmt 1 view .LVU195
 317:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 577              		.loc 1 317 3 view .LVU196
 318:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 578              		.loc 1 318 3 view .LVU197
 579              		.loc 1 318 7 is_stmt 0 view .LVU198
 580 0032 03A9     		add	r1, sp, #12
 581 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 582              	.LVL22:
 583              		.loc 1 318 6 view .LVU199
 584 0038 50B9     		cbnz	r0, .L39
 585              	.L36:
 319:Core/Src/tim.c ****   {
 320:Core/Src/tim.c ****     Error_Handler();
 321:Core/Src/tim.c ****   }
 322:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 586              		.loc 1 322 3 is_stmt 1 view .LVU200
 587              		.loc 1 322 37 is_stmt 0 view .LVU201
 588 003a 0023     		movs	r3, #0
 589 003c 0193     		str	r3, [sp, #4]
 323:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 17


 590              		.loc 1 323 3 is_stmt 1 view .LVU202
 591              		.loc 1 323 33 is_stmt 0 view .LVU203
 592 003e 0293     		str	r3, [sp, #8]
 324:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 593              		.loc 1 324 3 is_stmt 1 view .LVU204
 594              		.loc 1 324 7 is_stmt 0 view .LVU205
 595 0040 01A9     		add	r1, sp, #4
 596 0042 0648     		ldr	r0, .L41
 597 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 598              	.LVL23:
 599              		.loc 1 324 6 view .LVU206
 600 0048 28B9     		cbnz	r0, .L40
 601              	.L35:
 325:Core/Src/tim.c ****   {
 326:Core/Src/tim.c ****     Error_Handler();
 327:Core/Src/tim.c ****   }
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c **** }
 602              		.loc 1 332 1 view .LVU207
 603 004a 0DB0     		add	sp, sp, #52
 604              	.LCFI18:
 605              		.cfi_remember_state
 606              		.cfi_def_cfa_offset 4
 607              		@ sp needed
 608 004c 5DF804FB 		ldr	pc, [sp], #4
 609              	.L39:
 610              	.LCFI19:
 611              		.cfi_restore_state
 320:Core/Src/tim.c ****   }
 612              		.loc 1 320 5 is_stmt 1 view .LVU208
 613 0050 FFF7FEFF 		bl	Error_Handler
 614              	.LVL24:
 615 0054 F1E7     		b	.L36
 616              	.L40:
 326:Core/Src/tim.c ****   }
 617              		.loc 1 326 5 view .LVU209
 618 0056 FFF7FEFF 		bl	Error_Handler
 619              	.LVL25:
 620              		.loc 1 332 1 is_stmt 0 view .LVU210
 621 005a F6E7     		b	.L35
 622              	.L42:
 623              		.align	2
 624              	.L41:
 625 005c 00000000 		.word	.LANCHOR4
 626 0060 00340140 		.word	1073820672
 627              		.cfi_endproc
 628              	.LFE70:
 630              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_TIM_Base_MspInit
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu softvfp
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 18


 638              	HAL_TIM_Base_MspInit:
 639              	.LVL26:
 640              	.LFB71:
 333:Core/Src/tim.c **** 
 334:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 335:Core/Src/tim.c **** {
 641              		.loc 1 335 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 8
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		.loc 1 335 1 is_stmt 0 view .LVU212
 646 0000 00B5     		push	{lr}
 647              	.LCFI20:
 648              		.cfi_def_cfa_offset 4
 649              		.cfi_offset 14, -4
 650 0002 83B0     		sub	sp, sp, #12
 651              	.LCFI21:
 652              		.cfi_def_cfa_offset 16
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 653              		.loc 1 337 3 is_stmt 1 view .LVU213
 654              		.loc 1 337 20 is_stmt 0 view .LVU214
 655 0004 0368     		ldr	r3, [r0]
 656              		.loc 1 337 5 view .LVU215
 657 0006 144A     		ldr	r2, .L49
 658 0008 9342     		cmp	r3, r2
 659 000a 05D0     		beq	.L47
 338:Core/Src/tim.c ****   {
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 342:Core/Src/tim.c ****     /* TIM1 clock enable */
 343:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 347:Core/Src/tim.c ****   }
 348:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 660              		.loc 1 348 8 is_stmt 1 view .LVU216
 661              		.loc 1 348 10 is_stmt 0 view .LVU217
 662 000c B3F1804F 		cmp	r3, #1073741824
 663 0010 0DD0     		beq	.L48
 664              	.LVL27:
 665              	.L43:
 349:Core/Src/tim.c ****   {
 350:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 351:Core/Src/tim.c **** 
 352:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 353:Core/Src/tim.c ****     /* TIM2 clock enable */
 354:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 357:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 358:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 360:Core/Src/tim.c **** 
 361:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 19


 362:Core/Src/tim.c ****   }
 363:Core/Src/tim.c **** }
 666              		.loc 1 363 1 view .LVU218
 667 0012 03B0     		add	sp, sp, #12
 668              	.LCFI22:
 669              		.cfi_remember_state
 670              		.cfi_def_cfa_offset 4
 671              		@ sp needed
 672 0014 5DF804FB 		ldr	pc, [sp], #4
 673              	.LVL28:
 674              	.L47:
 675              	.LCFI23:
 676              		.cfi_restore_state
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 677              		.loc 1 343 5 is_stmt 1 view .LVU219
 678              	.LBB2:
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 679              		.loc 1 343 5 view .LVU220
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 680              		.loc 1 343 5 view .LVU221
 681 0018 104B     		ldr	r3, .L49+4
 682 001a 9A69     		ldr	r2, [r3, #24]
 683 001c 42F40062 		orr	r2, r2, #2048
 684 0020 9A61     		str	r2, [r3, #24]
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 685              		.loc 1 343 5 view .LVU222
 686 0022 9B69     		ldr	r3, [r3, #24]
 687 0024 03F40063 		and	r3, r3, #2048
 688 0028 0093     		str	r3, [sp]
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 689              		.loc 1 343 5 view .LVU223
 690 002a 009B     		ldr	r3, [sp]
 691              	.LBE2:
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 692              		.loc 1 343 5 view .LVU224
 693 002c F1E7     		b	.L43
 694              	.L48:
 354:Core/Src/tim.c **** 
 695              		.loc 1 354 5 view .LVU225
 696              	.LBB3:
 354:Core/Src/tim.c **** 
 697              		.loc 1 354 5 view .LVU226
 354:Core/Src/tim.c **** 
 698              		.loc 1 354 5 view .LVU227
 699 002e 03F50433 		add	r3, r3, #135168
 700 0032 DA69     		ldr	r2, [r3, #28]
 701 0034 42F00102 		orr	r2, r2, #1
 702 0038 DA61     		str	r2, [r3, #28]
 354:Core/Src/tim.c **** 
 703              		.loc 1 354 5 view .LVU228
 704 003a DB69     		ldr	r3, [r3, #28]
 705 003c 03F00103 		and	r3, r3, #1
 706 0040 0193     		str	r3, [sp, #4]
 354:Core/Src/tim.c **** 
 707              		.loc 1 354 5 view .LVU229
 708 0042 019B     		ldr	r3, [sp, #4]
 709              	.LBE3:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 20


 354:Core/Src/tim.c **** 
 710              		.loc 1 354 5 view .LVU230
 357:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 711              		.loc 1 357 5 view .LVU231
 712 0044 0022     		movs	r2, #0
 713 0046 1146     		mov	r1, r2
 714 0048 1C20     		movs	r0, #28
 715              	.LVL29:
 357:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 716              		.loc 1 357 5 is_stmt 0 view .LVU232
 717 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 718              	.LVL30:
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 719              		.loc 1 358 5 is_stmt 1 view .LVU233
 720 004e 1C20     		movs	r0, #28
 721 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 722              	.LVL31:
 723              		.loc 1 363 1 is_stmt 0 view .LVU234
 724 0054 DDE7     		b	.L43
 725              	.L50:
 726 0056 00BF     		.align	2
 727              	.L49:
 728 0058 002C0140 		.word	1073818624
 729 005c 00100240 		.word	1073876992
 730              		.cfi_endproc
 731              	.LFE71:
 733              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 734              		.align	1
 735              		.global	HAL_TIM_Encoder_MspInit
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 739              		.fpu softvfp
 741              	HAL_TIM_Encoder_MspInit:
 742              	.LVL32:
 743              	.LFB72:
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 366:Core/Src/tim.c **** {
 744              		.loc 1 366 1 is_stmt 1 view -0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 48
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748              		.loc 1 366 1 is_stmt 0 view .LVU236
 749 0000 00B5     		push	{lr}
 750              	.LCFI24:
 751              		.cfi_def_cfa_offset 4
 752              		.cfi_offset 14, -4
 753 0002 8DB0     		sub	sp, sp, #52
 754              	.LCFI25:
 755              		.cfi_def_cfa_offset 56
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 756              		.loc 1 368 3 is_stmt 1 view .LVU237
 757              		.loc 1 368 20 is_stmt 0 view .LVU238
 758 0004 0023     		movs	r3, #0
 759 0006 0893     		str	r3, [sp, #32]
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 21


 760 0008 0993     		str	r3, [sp, #36]
 761 000a 0A93     		str	r3, [sp, #40]
 762 000c 0B93     		str	r3, [sp, #44]
 369:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 763              		.loc 1 369 3 is_stmt 1 view .LVU239
 764              		.loc 1 369 23 is_stmt 0 view .LVU240
 765 000e 0368     		ldr	r3, [r0]
 766              		.loc 1 369 5 view .LVU241
 767 0010 3B4A     		ldr	r2, .L61
 768 0012 9342     		cmp	r3, r2
 769 0014 0BD0     		beq	.L57
 370:Core/Src/tim.c ****   {
 371:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 372:Core/Src/tim.c **** 
 373:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 374:Core/Src/tim.c ****     /* TIM3 clock enable */
 375:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 378:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 379:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 380:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 381:Core/Src/tim.c ****     */
 382:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 385:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 386:Core/Src/tim.c **** 
 387:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 388:Core/Src/tim.c **** 
 389:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 390:Core/Src/tim.c ****   }
 391:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 770              		.loc 1 391 8 is_stmt 1 view .LVU242
 771              		.loc 1 391 10 is_stmt 0 view .LVU243
 772 0016 3B4A     		ldr	r2, .L61+4
 773 0018 9342     		cmp	r3, r2
 774 001a 22D0     		beq	.L58
 392:Core/Src/tim.c ****   {
 393:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 394:Core/Src/tim.c **** 
 395:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 396:Core/Src/tim.c ****     /* TIM4 clock enable */
 397:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 398:Core/Src/tim.c **** 
 399:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 400:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 401:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 402:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 403:Core/Src/tim.c ****     */
 404:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 405:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 406:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 407:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 410:Core/Src/tim.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 22


 411:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 412:Core/Src/tim.c ****   }
 413:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 775              		.loc 1 413 8 is_stmt 1 view .LVU244
 776              		.loc 1 413 10 is_stmt 0 view .LVU245
 777 001c 3A4A     		ldr	r2, .L61+8
 778 001e 9342     		cmp	r3, r2
 779 0020 39D0     		beq	.L59
 414:Core/Src/tim.c ****   {
 415:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 418:Core/Src/tim.c ****     /* TIM5 clock enable */
 419:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 420:Core/Src/tim.c **** 
 421:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 422:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 423:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 424:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 425:Core/Src/tim.c ****     */
 426:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 427:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 428:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 429:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430:Core/Src/tim.c **** 
 431:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 432:Core/Src/tim.c **** 
 433:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 434:Core/Src/tim.c ****   }
 435:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM8)
 780              		.loc 1 435 8 is_stmt 1 view .LVU246
 781              		.loc 1 435 10 is_stmt 0 view .LVU247
 782 0022 3A4A     		ldr	r2, .L61+12
 783 0024 9342     		cmp	r3, r2
 784 0026 50D0     		beq	.L60
 785              	.LVL33:
 786              	.L51:
 436:Core/Src/tim.c ****   {
 437:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 438:Core/Src/tim.c **** 
 439:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 440:Core/Src/tim.c ****     /* TIM8 clock enable */
 441:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 442:Core/Src/tim.c **** 
 443:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 444:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 445:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 446:Core/Src/tim.c ****     PC7     ------> TIM8_CH2
 447:Core/Src/tim.c ****     */
 448:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 449:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 450:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 451:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 452:Core/Src/tim.c **** 
 453:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 454:Core/Src/tim.c **** 
 455:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 23


 456:Core/Src/tim.c ****   }
 457:Core/Src/tim.c **** }
 787              		.loc 1 457 1 view .LVU248
 788 0028 0DB0     		add	sp, sp, #52
 789              	.LCFI26:
 790              		.cfi_remember_state
 791              		.cfi_def_cfa_offset 4
 792              		@ sp needed
 793 002a 5DF804FB 		ldr	pc, [sp], #4
 794              	.LVL34:
 795              	.L57:
 796              	.LCFI27:
 797              		.cfi_restore_state
 375:Core/Src/tim.c **** 
 798              		.loc 1 375 5 is_stmt 1 view .LVU249
 799              	.LBB4:
 375:Core/Src/tim.c **** 
 800              		.loc 1 375 5 view .LVU250
 375:Core/Src/tim.c **** 
 801              		.loc 1 375 5 view .LVU251
 802 002e 384B     		ldr	r3, .L61+16
 803 0030 DA69     		ldr	r2, [r3, #28]
 804 0032 42F00202 		orr	r2, r2, #2
 805 0036 DA61     		str	r2, [r3, #28]
 375:Core/Src/tim.c **** 
 806              		.loc 1 375 5 view .LVU252
 807 0038 DA69     		ldr	r2, [r3, #28]
 808 003a 02F00202 		and	r2, r2, #2
 809 003e 0092     		str	r2, [sp]
 375:Core/Src/tim.c **** 
 810              		.loc 1 375 5 view .LVU253
 811 0040 009A     		ldr	r2, [sp]
 812              	.LBE4:
 375:Core/Src/tim.c **** 
 813              		.loc 1 375 5 view .LVU254
 377:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 814              		.loc 1 377 5 view .LVU255
 815              	.LBB5:
 377:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 816              		.loc 1 377 5 view .LVU256
 377:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 817              		.loc 1 377 5 view .LVU257
 818 0042 9A69     		ldr	r2, [r3, #24]
 819 0044 42F00402 		orr	r2, r2, #4
 820 0048 9A61     		str	r2, [r3, #24]
 377:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 821              		.loc 1 377 5 view .LVU258
 822 004a 9B69     		ldr	r3, [r3, #24]
 823 004c 03F00403 		and	r3, r3, #4
 824 0050 0193     		str	r3, [sp, #4]
 377:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 825              		.loc 1 377 5 view .LVU259
 826 0052 019B     		ldr	r3, [sp, #4]
 827              	.LBE5:
 377:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 828              		.loc 1 377 5 view .LVU260
 382:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 24


 829              		.loc 1 382 5 view .LVU261
 382:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 830              		.loc 1 382 25 is_stmt 0 view .LVU262
 831 0054 C023     		movs	r3, #192
 832 0056 0893     		str	r3, [sp, #32]
 383:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 833              		.loc 1 383 5 is_stmt 1 view .LVU263
 384:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 834              		.loc 1 384 5 view .LVU264
 385:Core/Src/tim.c **** 
 835              		.loc 1 385 5 view .LVU265
 836 0058 08A9     		add	r1, sp, #32
 837 005a 2E48     		ldr	r0, .L61+20
 838              	.LVL35:
 385:Core/Src/tim.c **** 
 839              		.loc 1 385 5 is_stmt 0 view .LVU266
 840 005c FFF7FEFF 		bl	HAL_GPIO_Init
 841              	.LVL36:
 842 0060 E2E7     		b	.L51
 843              	.LVL37:
 844              	.L58:
 397:Core/Src/tim.c **** 
 845              		.loc 1 397 5 is_stmt 1 view .LVU267
 846              	.LBB6:
 397:Core/Src/tim.c **** 
 847              		.loc 1 397 5 view .LVU268
 397:Core/Src/tim.c **** 
 848              		.loc 1 397 5 view .LVU269
 849 0062 2B4B     		ldr	r3, .L61+16
 850 0064 DA69     		ldr	r2, [r3, #28]
 851 0066 42F00402 		orr	r2, r2, #4
 852 006a DA61     		str	r2, [r3, #28]
 397:Core/Src/tim.c **** 
 853              		.loc 1 397 5 view .LVU270
 854 006c DA69     		ldr	r2, [r3, #28]
 855 006e 02F00402 		and	r2, r2, #4
 856 0072 0292     		str	r2, [sp, #8]
 397:Core/Src/tim.c **** 
 857              		.loc 1 397 5 view .LVU271
 858 0074 029A     		ldr	r2, [sp, #8]
 859              	.LBE6:
 397:Core/Src/tim.c **** 
 860              		.loc 1 397 5 view .LVU272
 399:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 861              		.loc 1 399 5 view .LVU273
 862              	.LBB7:
 399:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 863              		.loc 1 399 5 view .LVU274
 399:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 864              		.loc 1 399 5 view .LVU275
 865 0076 9A69     		ldr	r2, [r3, #24]
 866 0078 42F00802 		orr	r2, r2, #8
 867 007c 9A61     		str	r2, [r3, #24]
 399:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 868              		.loc 1 399 5 view .LVU276
 869 007e 9B69     		ldr	r3, [r3, #24]
 870 0080 03F00803 		and	r3, r3, #8
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 25


 871 0084 0393     		str	r3, [sp, #12]
 399:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 872              		.loc 1 399 5 view .LVU277
 873 0086 039B     		ldr	r3, [sp, #12]
 874              	.LBE7:
 399:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 875              		.loc 1 399 5 view .LVU278
 404:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 876              		.loc 1 404 5 view .LVU279
 404:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 877              		.loc 1 404 25 is_stmt 0 view .LVU280
 878 0088 C023     		movs	r3, #192
 879 008a 0893     		str	r3, [sp, #32]
 405:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 880              		.loc 1 405 5 is_stmt 1 view .LVU281
 406:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 881              		.loc 1 406 5 view .LVU282
 407:Core/Src/tim.c **** 
 882              		.loc 1 407 5 view .LVU283
 883 008c 08A9     		add	r1, sp, #32
 884 008e 2248     		ldr	r0, .L61+24
 885              	.LVL38:
 407:Core/Src/tim.c **** 
 886              		.loc 1 407 5 is_stmt 0 view .LVU284
 887 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 888              	.LVL39:
 889 0094 C8E7     		b	.L51
 890              	.LVL40:
 891              	.L59:
 419:Core/Src/tim.c **** 
 892              		.loc 1 419 5 is_stmt 1 view .LVU285
 893              	.LBB8:
 419:Core/Src/tim.c **** 
 894              		.loc 1 419 5 view .LVU286
 419:Core/Src/tim.c **** 
 895              		.loc 1 419 5 view .LVU287
 896 0096 1E4B     		ldr	r3, .L61+16
 897 0098 DA69     		ldr	r2, [r3, #28]
 898 009a 42F00802 		orr	r2, r2, #8
 899 009e DA61     		str	r2, [r3, #28]
 419:Core/Src/tim.c **** 
 900              		.loc 1 419 5 view .LVU288
 901 00a0 DA69     		ldr	r2, [r3, #28]
 902 00a2 02F00802 		and	r2, r2, #8
 903 00a6 0492     		str	r2, [sp, #16]
 419:Core/Src/tim.c **** 
 904              		.loc 1 419 5 view .LVU289
 905 00a8 049A     		ldr	r2, [sp, #16]
 906              	.LBE8:
 419:Core/Src/tim.c **** 
 907              		.loc 1 419 5 view .LVU290
 421:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 908              		.loc 1 421 5 view .LVU291
 909              	.LBB9:
 421:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 910              		.loc 1 421 5 view .LVU292
 421:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 26


 911              		.loc 1 421 5 view .LVU293
 912 00aa 9A69     		ldr	r2, [r3, #24]
 913 00ac 42F00402 		orr	r2, r2, #4
 914 00b0 9A61     		str	r2, [r3, #24]
 421:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 915              		.loc 1 421 5 view .LVU294
 916 00b2 9B69     		ldr	r3, [r3, #24]
 917 00b4 03F00403 		and	r3, r3, #4
 918 00b8 0593     		str	r3, [sp, #20]
 421:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 919              		.loc 1 421 5 view .LVU295
 920 00ba 059B     		ldr	r3, [sp, #20]
 921              	.LBE9:
 421:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 922              		.loc 1 421 5 view .LVU296
 426:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 923              		.loc 1 426 5 view .LVU297
 426:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 924              		.loc 1 426 25 is_stmt 0 view .LVU298
 925 00bc 0323     		movs	r3, #3
 926 00be 0893     		str	r3, [sp, #32]
 427:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 927              		.loc 1 427 5 is_stmt 1 view .LVU299
 428:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 928              		.loc 1 428 5 view .LVU300
 429:Core/Src/tim.c **** 
 929              		.loc 1 429 5 view .LVU301
 930 00c0 08A9     		add	r1, sp, #32
 931 00c2 1448     		ldr	r0, .L61+20
 932              	.LVL41:
 429:Core/Src/tim.c **** 
 933              		.loc 1 429 5 is_stmt 0 view .LVU302
 934 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 935              	.LVL42:
 936 00c8 AEE7     		b	.L51
 937              	.LVL43:
 938              	.L60:
 441:Core/Src/tim.c **** 
 939              		.loc 1 441 5 is_stmt 1 view .LVU303
 940              	.LBB10:
 441:Core/Src/tim.c **** 
 941              		.loc 1 441 5 view .LVU304
 441:Core/Src/tim.c **** 
 942              		.loc 1 441 5 view .LVU305
 943 00ca 114B     		ldr	r3, .L61+16
 944 00cc 9A69     		ldr	r2, [r3, #24]
 945 00ce 42F40052 		orr	r2, r2, #8192
 946 00d2 9A61     		str	r2, [r3, #24]
 441:Core/Src/tim.c **** 
 947              		.loc 1 441 5 view .LVU306
 948 00d4 9A69     		ldr	r2, [r3, #24]
 949 00d6 02F40052 		and	r2, r2, #8192
 950 00da 0692     		str	r2, [sp, #24]
 441:Core/Src/tim.c **** 
 951              		.loc 1 441 5 view .LVU307
 952 00dc 069A     		ldr	r2, [sp, #24]
 953              	.LBE10:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 27


 441:Core/Src/tim.c **** 
 954              		.loc 1 441 5 view .LVU308
 443:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 955              		.loc 1 443 5 view .LVU309
 956              	.LBB11:
 443:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 957              		.loc 1 443 5 view .LVU310
 443:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 958              		.loc 1 443 5 view .LVU311
 959 00de 9A69     		ldr	r2, [r3, #24]
 960 00e0 42F01002 		orr	r2, r2, #16
 961 00e4 9A61     		str	r2, [r3, #24]
 443:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 962              		.loc 1 443 5 view .LVU312
 963 00e6 9B69     		ldr	r3, [r3, #24]
 964 00e8 03F01003 		and	r3, r3, #16
 965 00ec 0793     		str	r3, [sp, #28]
 443:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 966              		.loc 1 443 5 view .LVU313
 967 00ee 079B     		ldr	r3, [sp, #28]
 968              	.LBE11:
 443:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 969              		.loc 1 443 5 view .LVU314
 448:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 970              		.loc 1 448 5 view .LVU315
 448:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 971              		.loc 1 448 25 is_stmt 0 view .LVU316
 972 00f0 C023     		movs	r3, #192
 973 00f2 0893     		str	r3, [sp, #32]
 449:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 974              		.loc 1 449 5 is_stmt 1 view .LVU317
 450:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 975              		.loc 1 450 5 view .LVU318
 451:Core/Src/tim.c **** 
 976              		.loc 1 451 5 view .LVU319
 977 00f4 08A9     		add	r1, sp, #32
 978 00f6 0948     		ldr	r0, .L61+28
 979              	.LVL44:
 451:Core/Src/tim.c **** 
 980              		.loc 1 451 5 is_stmt 0 view .LVU320
 981 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 982              	.LVL45:
 983              		.loc 1 457 1 view .LVU321
 984 00fc 94E7     		b	.L51
 985              	.L62:
 986 00fe 00BF     		.align	2
 987              	.L61:
 988 0100 00040040 		.word	1073742848
 989 0104 00080040 		.word	1073743872
 990 0108 000C0040 		.word	1073744896
 991 010c 00340140 		.word	1073820672
 992 0110 00100240 		.word	1073876992
 993 0114 00080140 		.word	1073809408
 994 0118 000C0140 		.word	1073810432
 995 011c 00100140 		.word	1073811456
 996              		.cfi_endproc
 997              	.LFE72:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 28


 999              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1000              		.align	1
 1001              		.global	HAL_TIM_MspPostInit
 1002              		.syntax unified
 1003              		.thumb
 1004              		.thumb_func
 1005              		.fpu softvfp
 1007              	HAL_TIM_MspPostInit:
 1008              	.LVL46:
 1009              	.LFB73:
 458:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 459:Core/Src/tim.c **** {
 1010              		.loc 1 459 1 is_stmt 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 24
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014              		.loc 1 459 1 is_stmt 0 view .LVU323
 1015 0000 00B5     		push	{lr}
 1016              	.LCFI28:
 1017              		.cfi_def_cfa_offset 4
 1018              		.cfi_offset 14, -4
 1019 0002 87B0     		sub	sp, sp, #28
 1020              	.LCFI29:
 1021              		.cfi_def_cfa_offset 32
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1022              		.loc 1 461 3 is_stmt 1 view .LVU324
 1023              		.loc 1 461 20 is_stmt 0 view .LVU325
 1024 0004 0023     		movs	r3, #0
 1025 0006 0293     		str	r3, [sp, #8]
 1026 0008 0393     		str	r3, [sp, #12]
 1027 000a 0493     		str	r3, [sp, #16]
 1028 000c 0593     		str	r3, [sp, #20]
 462:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 1029              		.loc 1 462 3 is_stmt 1 view .LVU326
 1030              		.loc 1 462 15 is_stmt 0 view .LVU327
 1031 000e 0268     		ldr	r2, [r0]
 1032              		.loc 1 462 5 view .LVU328
 1033 0010 0D4B     		ldr	r3, .L67
 1034 0012 9A42     		cmp	r2, r3
 1035 0014 02D0     		beq	.L66
 1036              	.LVL47:
 1037              	.L63:
 463:Core/Src/tim.c ****   {
 464:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 465:Core/Src/tim.c **** 
 466:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 467:Core/Src/tim.c **** 
 468:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 469:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 470:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 471:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 472:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 473:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 474:Core/Src/tim.c ****     */
 475:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 476:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 29


 477:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 478:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 479:Core/Src/tim.c **** 
 480:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 481:Core/Src/tim.c **** 
 482:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 483:Core/Src/tim.c ****   }
 484:Core/Src/tim.c **** 
 485:Core/Src/tim.c **** }
 1038              		.loc 1 485 1 view .LVU329
 1039 0016 07B0     		add	sp, sp, #28
 1040              	.LCFI30:
 1041              		.cfi_remember_state
 1042              		.cfi_def_cfa_offset 4
 1043              		@ sp needed
 1044 0018 5DF804FB 		ldr	pc, [sp], #4
 1045              	.LVL48:
 1046              	.L66:
 1047              	.LCFI31:
 1048              		.cfi_restore_state
 468:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1049              		.loc 1 468 5 is_stmt 1 view .LVU330
 1050              	.LBB12:
 468:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1051              		.loc 1 468 5 view .LVU331
 468:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1052              		.loc 1 468 5 view .LVU332
 1053 001c 03F56443 		add	r3, r3, #58368
 1054 0020 9A69     		ldr	r2, [r3, #24]
 1055 0022 42F00402 		orr	r2, r2, #4
 1056 0026 9A61     		str	r2, [r3, #24]
 468:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1057              		.loc 1 468 5 view .LVU333
 1058 0028 9B69     		ldr	r3, [r3, #24]
 1059 002a 03F00403 		and	r3, r3, #4
 1060 002e 0193     		str	r3, [sp, #4]
 468:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1061              		.loc 1 468 5 view .LVU334
 1062 0030 019B     		ldr	r3, [sp, #4]
 1063              	.LBE12:
 468:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1064              		.loc 1 468 5 view .LVU335
 475:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1065              		.loc 1 475 5 view .LVU336
 475:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1066              		.loc 1 475 25 is_stmt 0 view .LVU337
 1067 0032 4FF47063 		mov	r3, #3840
 1068 0036 0293     		str	r3, [sp, #8]
 476:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1069              		.loc 1 476 5 is_stmt 1 view .LVU338
 476:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1070              		.loc 1 476 26 is_stmt 0 view .LVU339
 1071 0038 0223     		movs	r3, #2
 1072 003a 0393     		str	r3, [sp, #12]
 477:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1073              		.loc 1 477 5 is_stmt 1 view .LVU340
 477:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 30


 1074              		.loc 1 477 27 is_stmt 0 view .LVU341
 1075 003c 0593     		str	r3, [sp, #20]
 478:Core/Src/tim.c **** 
 1076              		.loc 1 478 5 is_stmt 1 view .LVU342
 1077 003e 02A9     		add	r1, sp, #8
 1078 0040 0248     		ldr	r0, .L67+4
 1079              	.LVL49:
 478:Core/Src/tim.c **** 
 1080              		.loc 1 478 5 is_stmt 0 view .LVU343
 1081 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 1082              	.LVL50:
 1083              		.loc 1 485 1 view .LVU344
 1084 0046 E6E7     		b	.L63
 1085              	.L68:
 1086              		.align	2
 1087              	.L67:
 1088 0048 002C0140 		.word	1073818624
 1089 004c 00080140 		.word	1073809408
 1090              		.cfi_endproc
 1091              	.LFE73:
 1093              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1094              		.align	1
 1095              		.global	MX_TIM1_Init
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1099              		.fpu softvfp
 1101              	MX_TIM1_Init:
 1102              	.LFB65:
  36:Core/Src/tim.c **** 
 1103              		.loc 1 36 1 is_stmt 1 view -0
 1104              		.cfi_startproc
 1105              		@ args = 0, pretend = 0, frame = 88
 1106              		@ frame_needed = 0, uses_anonymous_args = 0
 1107 0000 10B5     		push	{r4, lr}
 1108              	.LCFI32:
 1109              		.cfi_def_cfa_offset 8
 1110              		.cfi_offset 4, -8
 1111              		.cfi_offset 14, -4
 1112 0002 96B0     		sub	sp, sp, #88
 1113              	.LCFI33:
 1114              		.cfi_def_cfa_offset 96
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1115              		.loc 1 42 3 view .LVU346
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1116              		.loc 1 42 26 is_stmt 0 view .LVU347
 1117 0004 0024     		movs	r4, #0
 1118 0006 1294     		str	r4, [sp, #72]
 1119 0008 1394     		str	r4, [sp, #76]
 1120 000a 1494     		str	r4, [sp, #80]
 1121 000c 1594     		str	r4, [sp, #84]
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1122              		.loc 1 43 3 is_stmt 1 view .LVU348
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1123              		.loc 1 43 27 is_stmt 0 view .LVU349
 1124 000e 1094     		str	r4, [sp, #64]
 1125 0010 1194     		str	r4, [sp, #68]
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 31


  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1126              		.loc 1 44 3 is_stmt 1 view .LVU350
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1127              		.loc 1 44 22 is_stmt 0 view .LVU351
 1128 0012 0994     		str	r4, [sp, #36]
 1129 0014 0A94     		str	r4, [sp, #40]
 1130 0016 0B94     		str	r4, [sp, #44]
 1131 0018 0C94     		str	r4, [sp, #48]
 1132 001a 0D94     		str	r4, [sp, #52]
 1133 001c 0E94     		str	r4, [sp, #56]
 1134 001e 0F94     		str	r4, [sp, #60]
  45:Core/Src/tim.c **** 
 1135              		.loc 1 45 3 is_stmt 1 view .LVU352
  45:Core/Src/tim.c **** 
 1136              		.loc 1 45 34 is_stmt 0 view .LVU353
 1137 0020 2022     		movs	r2, #32
 1138 0022 2146     		mov	r1, r4
 1139 0024 01A8     		add	r0, sp, #4
 1140 0026 FFF7FEFF 		bl	memset
 1141              	.LVL51:
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 72-1;
 1142              		.loc 1 50 3 is_stmt 1 view .LVU354
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 72-1;
 1143              		.loc 1 50 18 is_stmt 0 view .LVU355
 1144 002a 3B48     		ldr	r0, .L89
 1145 002c 3B4B     		ldr	r3, .L89+4
 1146 002e 0360     		str	r3, [r0]
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1147              		.loc 1 51 3 is_stmt 1 view .LVU356
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1148              		.loc 1 51 24 is_stmt 0 view .LVU357
 1149 0030 4723     		movs	r3, #71
 1150 0032 4360     		str	r3, [r0, #4]
  52:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
 1151              		.loc 1 52 3 is_stmt 1 view .LVU358
  52:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
 1152              		.loc 1 52 26 is_stmt 0 view .LVU359
 1153 0034 8460     		str	r4, [r0, #8]
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1154              		.loc 1 53 3 is_stmt 1 view .LVU360
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1155              		.loc 1 53 21 is_stmt 0 view .LVU361
 1156 0036 40F2E733 		movw	r3, #999
 1157 003a C360     		str	r3, [r0, #12]
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 1158              		.loc 1 54 3 is_stmt 1 view .LVU362
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 1159              		.loc 1 54 28 is_stmt 0 view .LVU363
 1160 003c 0461     		str	r4, [r0, #16]
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1161              		.loc 1 55 3 is_stmt 1 view .LVU364
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1162              		.loc 1 55 32 is_stmt 0 view .LVU365
 1163 003e 4461     		str	r4, [r0, #20]
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1164              		.loc 1 56 3 is_stmt 1 view .LVU366
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 32


 1165              		.loc 1 56 32 is_stmt 0 view .LVU367
 1166 0040 8461     		str	r4, [r0, #24]
  57:Core/Src/tim.c ****   {
 1167              		.loc 1 57 3 is_stmt 1 view .LVU368
  57:Core/Src/tim.c ****   {
 1168              		.loc 1 57 7 is_stmt 0 view .LVU369
 1169 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1170              	.LVL52:
  57:Core/Src/tim.c ****   {
 1171              		.loc 1 57 6 view .LVU370
 1172 0046 0028     		cmp	r0, #0
 1173 0048 4BD1     		bne	.L80
 1174              	.L70:
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1175              		.loc 1 61 3 is_stmt 1 view .LVU371
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1176              		.loc 1 61 34 is_stmt 0 view .LVU372
 1177 004a 4FF48053 		mov	r3, #4096
 1178 004e 1293     		str	r3, [sp, #72]
  62:Core/Src/tim.c ****   {
 1179              		.loc 1 62 3 is_stmt 1 view .LVU373
  62:Core/Src/tim.c ****   {
 1180              		.loc 1 62 7 is_stmt 0 view .LVU374
 1181 0050 12A9     		add	r1, sp, #72
 1182 0052 3148     		ldr	r0, .L89
 1183 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1184              	.LVL53:
  62:Core/Src/tim.c ****   {
 1185              		.loc 1 62 6 view .LVU375
 1186 0058 0028     		cmp	r0, #0
 1187 005a 45D1     		bne	.L81
 1188              	.L71:
  66:Core/Src/tim.c ****   {
 1189              		.loc 1 66 3 is_stmt 1 view .LVU376
  66:Core/Src/tim.c ****   {
 1190              		.loc 1 66 7 is_stmt 0 view .LVU377
 1191 005c 2E48     		ldr	r0, .L89
 1192 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1193              	.LVL54:
  66:Core/Src/tim.c ****   {
 1194              		.loc 1 66 6 view .LVU378
 1195 0062 0028     		cmp	r0, #0
 1196 0064 43D1     		bne	.L82
 1197              	.L72:
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1198              		.loc 1 70 3 is_stmt 1 view .LVU379
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1199              		.loc 1 70 37 is_stmt 0 view .LVU380
 1200 0066 0023     		movs	r3, #0
 1201 0068 1093     		str	r3, [sp, #64]
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1202              		.loc 1 71 3 is_stmt 1 view .LVU381
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1203              		.loc 1 71 33 is_stmt 0 view .LVU382
 1204 006a 1193     		str	r3, [sp, #68]
  72:Core/Src/tim.c ****   {
 1205              		.loc 1 72 3 is_stmt 1 view .LVU383
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 33


  72:Core/Src/tim.c ****   {
 1206              		.loc 1 72 7 is_stmt 0 view .LVU384
 1207 006c 10A9     		add	r1, sp, #64
 1208 006e 2A48     		ldr	r0, .L89
 1209 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1210              	.LVL55:
  72:Core/Src/tim.c ****   {
 1211              		.loc 1 72 6 view .LVU385
 1212 0074 0028     		cmp	r0, #0
 1213 0076 3DD1     		bne	.L83
 1214              	.L73:
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1215              		.loc 1 76 3 is_stmt 1 view .LVU386
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1216              		.loc 1 76 20 is_stmt 0 view .LVU387
 1217 0078 6023     		movs	r3, #96
 1218 007a 0993     		str	r3, [sp, #36]
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1219              		.loc 1 77 3 is_stmt 1 view .LVU388
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1220              		.loc 1 77 19 is_stmt 0 view .LVU389
 1221 007c 0022     		movs	r2, #0
 1222 007e 0A92     		str	r2, [sp, #40]
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1223              		.loc 1 78 3 is_stmt 1 view .LVU390
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1224              		.loc 1 78 24 is_stmt 0 view .LVU391
 1225 0080 0B92     		str	r2, [sp, #44]
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1226              		.loc 1 79 3 is_stmt 1 view .LVU392
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1227              		.loc 1 79 25 is_stmt 0 view .LVU393
 1228 0082 0C92     		str	r2, [sp, #48]
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1229              		.loc 1 80 3 is_stmt 1 view .LVU394
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1230              		.loc 1 80 24 is_stmt 0 view .LVU395
 1231 0084 0D92     		str	r2, [sp, #52]
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1232              		.loc 1 81 3 is_stmt 1 view .LVU396
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1233              		.loc 1 81 25 is_stmt 0 view .LVU397
 1234 0086 0E92     		str	r2, [sp, #56]
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1235              		.loc 1 82 3 is_stmt 1 view .LVU398
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1236              		.loc 1 82 26 is_stmt 0 view .LVU399
 1237 0088 0F92     		str	r2, [sp, #60]
  83:Core/Src/tim.c ****   {
 1238              		.loc 1 83 3 is_stmt 1 view .LVU400
  83:Core/Src/tim.c ****   {
 1239              		.loc 1 83 7 is_stmt 0 view .LVU401
 1240 008a 09A9     		add	r1, sp, #36
 1241 008c 2248     		ldr	r0, .L89
 1242 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1243              	.LVL56:
  83:Core/Src/tim.c ****   {
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 34


 1244              		.loc 1 83 6 view .LVU402
 1245 0092 0028     		cmp	r0, #0
 1246 0094 31D1     		bne	.L84
 1247              	.L74:
  87:Core/Src/tim.c ****   {
 1248              		.loc 1 87 3 is_stmt 1 view .LVU403
  87:Core/Src/tim.c ****   {
 1249              		.loc 1 87 7 is_stmt 0 view .LVU404
 1250 0096 0422     		movs	r2, #4
 1251 0098 09A9     		add	r1, sp, #36
 1252 009a 1F48     		ldr	r0, .L89
 1253 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1254              	.LVL57:
  87:Core/Src/tim.c ****   {
 1255              		.loc 1 87 6 view .LVU405
 1256 00a0 70BB     		cbnz	r0, .L85
 1257              	.L75:
  91:Core/Src/tim.c ****   {
 1258              		.loc 1 91 3 is_stmt 1 view .LVU406
  91:Core/Src/tim.c ****   {
 1259              		.loc 1 91 7 is_stmt 0 view .LVU407
 1260 00a2 0822     		movs	r2, #8
 1261 00a4 09A9     		add	r1, sp, #36
 1262 00a6 1C48     		ldr	r0, .L89
 1263 00a8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1264              	.LVL58:
  91:Core/Src/tim.c ****   {
 1265              		.loc 1 91 6 view .LVU408
 1266 00ac 58BB     		cbnz	r0, .L86
 1267              	.L76:
  95:Core/Src/tim.c ****   {
 1268              		.loc 1 95 3 is_stmt 1 view .LVU409
  95:Core/Src/tim.c ****   {
 1269              		.loc 1 95 7 is_stmt 0 view .LVU410
 1270 00ae 0C22     		movs	r2, #12
 1271 00b0 09A9     		add	r1, sp, #36
 1272 00b2 1948     		ldr	r0, .L89
 1273 00b4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1274              	.LVL59:
  95:Core/Src/tim.c ****   {
 1275              		.loc 1 95 6 view .LVU411
 1276 00b8 40BB     		cbnz	r0, .L87
 1277              	.L77:
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1278              		.loc 1 99 3 is_stmt 1 view .LVU412
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1279              		.loc 1 99 40 is_stmt 0 view .LVU413
 1280 00ba 0023     		movs	r3, #0
 1281 00bc 0193     		str	r3, [sp, #4]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1282              		.loc 1 100 3 is_stmt 1 view .LVU414
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1283              		.loc 1 100 41 is_stmt 0 view .LVU415
 1284 00be 0293     		str	r3, [sp, #8]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1285              		.loc 1 101 3 is_stmt 1 view .LVU416
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 35


 1286              		.loc 1 101 34 is_stmt 0 view .LVU417
 1287 00c0 0393     		str	r3, [sp, #12]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1288              		.loc 1 102 3 is_stmt 1 view .LVU418
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1289              		.loc 1 102 33 is_stmt 0 view .LVU419
 1290 00c2 0493     		str	r3, [sp, #16]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1291              		.loc 1 103 3 is_stmt 1 view .LVU420
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1292              		.loc 1 103 35 is_stmt 0 view .LVU421
 1293 00c4 0593     		str	r3, [sp, #20]
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1294              		.loc 1 104 3 is_stmt 1 view .LVU422
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1295              		.loc 1 104 38 is_stmt 0 view .LVU423
 1296 00c6 4FF40052 		mov	r2, #8192
 1297 00ca 0692     		str	r2, [sp, #24]
 105:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1298              		.loc 1 105 3 is_stmt 1 view .LVU424
 105:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1299              		.loc 1 105 40 is_stmt 0 view .LVU425
 1300 00cc 0893     		str	r3, [sp, #32]
 106:Core/Src/tim.c ****   {
 1301              		.loc 1 106 3 is_stmt 1 view .LVU426
 106:Core/Src/tim.c ****   {
 1302              		.loc 1 106 7 is_stmt 0 view .LVU427
 1303 00ce 01A9     		add	r1, sp, #4
 1304 00d0 1148     		ldr	r0, .L89
 1305 00d2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1306              	.LVL60:
 106:Core/Src/tim.c ****   {
 1307              		.loc 1 106 6 view .LVU428
 1308 00d6 E0B9     		cbnz	r0, .L88
 1309              	.L78:
 113:Core/Src/tim.c **** 
 1310              		.loc 1 113 3 is_stmt 1 view .LVU429
 1311 00d8 0F48     		ldr	r0, .L89
 1312 00da FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1313              	.LVL61:
 115:Core/Src/tim.c **** /* TIM2 init function */
 1314              		.loc 1 115 1 is_stmt 0 view .LVU430
 1315 00de 16B0     		add	sp, sp, #88
 1316              	.LCFI34:
 1317              		.cfi_remember_state
 1318              		.cfi_def_cfa_offset 8
 1319              		@ sp needed
 1320 00e0 10BD     		pop	{r4, pc}
 1321              	.L80:
 1322              	.LCFI35:
 1323              		.cfi_restore_state
  59:Core/Src/tim.c ****   }
 1324              		.loc 1 59 5 is_stmt 1 view .LVU431
 1325 00e2 FFF7FEFF 		bl	Error_Handler
 1326              	.LVL62:
 1327 00e6 B0E7     		b	.L70
 1328              	.L81:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 36


  64:Core/Src/tim.c ****   }
 1329              		.loc 1 64 5 view .LVU432
 1330 00e8 FFF7FEFF 		bl	Error_Handler
 1331              	.LVL63:
 1332 00ec B6E7     		b	.L71
 1333              	.L82:
  68:Core/Src/tim.c ****   }
 1334              		.loc 1 68 5 view .LVU433
 1335 00ee FFF7FEFF 		bl	Error_Handler
 1336              	.LVL64:
 1337 00f2 B8E7     		b	.L72
 1338              	.L83:
  74:Core/Src/tim.c ****   }
 1339              		.loc 1 74 5 view .LVU434
 1340 00f4 FFF7FEFF 		bl	Error_Handler
 1341              	.LVL65:
 1342 00f8 BEE7     		b	.L73
 1343              	.L84:
  85:Core/Src/tim.c ****   }
 1344              		.loc 1 85 5 view .LVU435
 1345 00fa FFF7FEFF 		bl	Error_Handler
 1346              	.LVL66:
 1347 00fe CAE7     		b	.L74
 1348              	.L85:
  89:Core/Src/tim.c ****   }
 1349              		.loc 1 89 5 view .LVU436
 1350 0100 FFF7FEFF 		bl	Error_Handler
 1351              	.LVL67:
 1352 0104 CDE7     		b	.L75
 1353              	.L86:
  93:Core/Src/tim.c ****   }
 1354              		.loc 1 93 5 view .LVU437
 1355 0106 FFF7FEFF 		bl	Error_Handler
 1356              	.LVL68:
 1357 010a D0E7     		b	.L76
 1358              	.L87:
  97:Core/Src/tim.c ****   }
 1359              		.loc 1 97 5 view .LVU438
 1360 010c FFF7FEFF 		bl	Error_Handler
 1361              	.LVL69:
 1362 0110 D3E7     		b	.L77
 1363              	.L88:
 108:Core/Src/tim.c ****   }
 1364              		.loc 1 108 5 view .LVU439
 1365 0112 FFF7FEFF 		bl	Error_Handler
 1366              	.LVL70:
 1367 0116 DFE7     		b	.L78
 1368              	.L90:
 1369              		.align	2
 1370              	.L89:
 1371 0118 00000000 		.word	.LANCHOR5
 1372 011c 002C0140 		.word	1073818624
 1373              		.cfi_endproc
 1374              	.LFE65:
 1376              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1377              		.align	1
 1378              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 37


 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1382              		.fpu softvfp
 1384              	HAL_TIM_Base_MspDeInit:
 1385              	.LVL71:
 1386              	.LFB74:
 486:Core/Src/tim.c **** 
 487:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 488:Core/Src/tim.c **** {
 1387              		.loc 1 488 1 view -0
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
 1391              		.loc 1 488 1 is_stmt 0 view .LVU441
 1392 0000 08B5     		push	{r3, lr}
 1393              	.LCFI36:
 1394              		.cfi_def_cfa_offset 8
 1395              		.cfi_offset 3, -8
 1396              		.cfi_offset 14, -4
 489:Core/Src/tim.c **** 
 490:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1397              		.loc 1 490 3 is_stmt 1 view .LVU442
 1398              		.loc 1 490 20 is_stmt 0 view .LVU443
 1399 0002 0368     		ldr	r3, [r0]
 1400              		.loc 1 490 5 view .LVU444
 1401 0004 0B4A     		ldr	r2, .L97
 1402 0006 9342     		cmp	r3, r2
 1403 0008 03D0     		beq	.L95
 491:Core/Src/tim.c ****   {
 492:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 493:Core/Src/tim.c **** 
 494:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 495:Core/Src/tim.c ****     /* Peripheral clock disable */
 496:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 497:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 498:Core/Src/tim.c **** 
 499:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 500:Core/Src/tim.c ****   }
 501:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1404              		.loc 1 501 8 is_stmt 1 view .LVU445
 1405              		.loc 1 501 10 is_stmt 0 view .LVU446
 1406 000a B3F1804F 		cmp	r3, #1073741824
 1407 000e 07D0     		beq	.L96
 1408              	.LVL72:
 1409              	.L91:
 502:Core/Src/tim.c ****   {
 503:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 504:Core/Src/tim.c **** 
 505:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 506:Core/Src/tim.c ****     /* Peripheral clock disable */
 507:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 508:Core/Src/tim.c **** 
 509:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 510:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 511:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 512:Core/Src/tim.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 38


 513:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 514:Core/Src/tim.c ****   }
 515:Core/Src/tim.c **** }
 1410              		.loc 1 515 1 view .LVU447
 1411 0010 08BD     		pop	{r3, pc}
 1412              	.LVL73:
 1413              	.L95:
 496:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1414              		.loc 1 496 5 is_stmt 1 view .LVU448
 1415 0012 02F56442 		add	r2, r2, #58368
 1416 0016 9369     		ldr	r3, [r2, #24]
 1417 0018 23F40063 		bic	r3, r3, #2048
 1418 001c 9361     		str	r3, [r2, #24]
 1419 001e F7E7     		b	.L91
 1420              	.L96:
 507:Core/Src/tim.c **** 
 1421              		.loc 1 507 5 view .LVU449
 1422 0020 054A     		ldr	r2, .L97+4
 1423 0022 D369     		ldr	r3, [r2, #28]
 1424 0024 23F00103 		bic	r3, r3, #1
 1425 0028 D361     		str	r3, [r2, #28]
 510:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1426              		.loc 1 510 5 view .LVU450
 1427 002a 1C20     		movs	r0, #28
 1428              	.LVL74:
 510:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1429              		.loc 1 510 5 is_stmt 0 view .LVU451
 1430 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1431              	.LVL75:
 1432              		.loc 1 515 1 view .LVU452
 1433 0030 EEE7     		b	.L91
 1434              	.L98:
 1435 0032 00BF     		.align	2
 1436              	.L97:
 1437 0034 002C0140 		.word	1073818624
 1438 0038 00100240 		.word	1073876992
 1439              		.cfi_endproc
 1440              	.LFE74:
 1442              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1443              		.align	1
 1444              		.global	HAL_TIM_Encoder_MspDeInit
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1448              		.fpu softvfp
 1450              	HAL_TIM_Encoder_MspDeInit:
 1451              	.LVL76:
 1452              	.LFB75:
 516:Core/Src/tim.c **** 
 517:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 518:Core/Src/tim.c **** {
 1453              		.loc 1 518 1 is_stmt 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 0
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              		.loc 1 518 1 is_stmt 0 view .LVU454
 1458 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 39


 1459              	.LCFI37:
 1460              		.cfi_def_cfa_offset 8
 1461              		.cfi_offset 3, -8
 1462              		.cfi_offset 14, -4
 519:Core/Src/tim.c **** 
 520:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 1463              		.loc 1 520 3 is_stmt 1 view .LVU455
 1464              		.loc 1 520 23 is_stmt 0 view .LVU456
 1465 0002 0368     		ldr	r3, [r0]
 1466              		.loc 1 520 5 view .LVU457
 1467 0004 1C4A     		ldr	r2, .L109
 1468 0006 9342     		cmp	r3, r2
 1469 0008 09D0     		beq	.L105
 521:Core/Src/tim.c ****   {
 522:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 523:Core/Src/tim.c **** 
 524:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 525:Core/Src/tim.c ****     /* Peripheral clock disable */
 526:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 527:Core/Src/tim.c **** 
 528:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 529:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 530:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 531:Core/Src/tim.c ****     */
 532:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 533:Core/Src/tim.c **** 
 534:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 535:Core/Src/tim.c **** 
 536:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 537:Core/Src/tim.c ****   }
 538:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1470              		.loc 1 538 8 is_stmt 1 view .LVU458
 1471              		.loc 1 538 10 is_stmt 0 view .LVU459
 1472 000a 1C4A     		ldr	r2, .L109+4
 1473 000c 9342     		cmp	r3, r2
 1474 000e 11D0     		beq	.L106
 539:Core/Src/tim.c ****   {
 540:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 541:Core/Src/tim.c **** 
 542:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 543:Core/Src/tim.c ****     /* Peripheral clock disable */
 544:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 545:Core/Src/tim.c **** 
 546:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 547:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 548:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 549:Core/Src/tim.c ****     */
 550:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 551:Core/Src/tim.c **** 
 552:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 553:Core/Src/tim.c **** 
 554:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 555:Core/Src/tim.c ****   }
 556:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 1475              		.loc 1 556 8 is_stmt 1 view .LVU460
 1476              		.loc 1 556 10 is_stmt 0 view .LVU461
 1477 0010 1B4A     		ldr	r2, .L109+8
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 40


 1478 0012 9342     		cmp	r3, r2
 1479 0014 19D0     		beq	.L107
 557:Core/Src/tim.c ****   {
 558:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 559:Core/Src/tim.c **** 
 560:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 561:Core/Src/tim.c ****     /* Peripheral clock disable */
 562:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 563:Core/Src/tim.c **** 
 564:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 565:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 566:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 567:Core/Src/tim.c ****     */
 568:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 569:Core/Src/tim.c **** 
 570:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 571:Core/Src/tim.c **** 
 572:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 573:Core/Src/tim.c ****   }
 574:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM8)
 1480              		.loc 1 574 8 is_stmt 1 view .LVU462
 1481              		.loc 1 574 10 is_stmt 0 view .LVU463
 1482 0016 1B4A     		ldr	r2, .L109+12
 1483 0018 9342     		cmp	r3, r2
 1484 001a 21D0     		beq	.L108
 1485              	.LVL77:
 1486              	.L99:
 575:Core/Src/tim.c ****   {
 576:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 577:Core/Src/tim.c **** 
 578:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 579:Core/Src/tim.c ****     /* Peripheral clock disable */
 580:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 581:Core/Src/tim.c **** 
 582:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 583:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 584:Core/Src/tim.c ****     PC7     ------> TIM8_CH2
 585:Core/Src/tim.c ****     */
 586:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 587:Core/Src/tim.c **** 
 588:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 589:Core/Src/tim.c **** 
 590:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 591:Core/Src/tim.c ****   }
 592:Core/Src/tim.c **** }
 1487              		.loc 1 592 1 view .LVU464
 1488 001c 08BD     		pop	{r3, pc}
 1489              	.LVL78:
 1490              	.L105:
 526:Core/Src/tim.c **** 
 1491              		.loc 1 526 5 is_stmt 1 view .LVU465
 1492 001e 02F50332 		add	r2, r2, #134144
 1493 0022 D369     		ldr	r3, [r2, #28]
 1494 0024 23F00203 		bic	r3, r3, #2
 1495 0028 D361     		str	r3, [r2, #28]
 532:Core/Src/tim.c **** 
 1496              		.loc 1 532 5 view .LVU466
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 41


 1497 002a C021     		movs	r1, #192
 1498 002c 1648     		ldr	r0, .L109+16
 1499              	.LVL79:
 532:Core/Src/tim.c **** 
 1500              		.loc 1 532 5 is_stmt 0 view .LVU467
 1501 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1502              	.LVL80:
 1503 0032 F3E7     		b	.L99
 1504              	.LVL81:
 1505              	.L106:
 544:Core/Src/tim.c **** 
 1506              		.loc 1 544 5 is_stmt 1 view .LVU468
 1507 0034 02F50232 		add	r2, r2, #133120
 1508 0038 D369     		ldr	r3, [r2, #28]
 1509 003a 23F00403 		bic	r3, r3, #4
 1510 003e D361     		str	r3, [r2, #28]
 550:Core/Src/tim.c **** 
 1511              		.loc 1 550 5 view .LVU469
 1512 0040 C021     		movs	r1, #192
 1513 0042 1248     		ldr	r0, .L109+20
 1514              	.LVL82:
 550:Core/Src/tim.c **** 
 1515              		.loc 1 550 5 is_stmt 0 view .LVU470
 1516 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1517              	.LVL83:
 1518 0048 E8E7     		b	.L99
 1519              	.LVL84:
 1520              	.L107:
 562:Core/Src/tim.c **** 
 1521              		.loc 1 562 5 is_stmt 1 view .LVU471
 1522 004a 02F50132 		add	r2, r2, #132096
 1523 004e D369     		ldr	r3, [r2, #28]
 1524 0050 23F00803 		bic	r3, r3, #8
 1525 0054 D361     		str	r3, [r2, #28]
 568:Core/Src/tim.c **** 
 1526              		.loc 1 568 5 view .LVU472
 1527 0056 0321     		movs	r1, #3
 1528 0058 0B48     		ldr	r0, .L109+16
 1529              	.LVL85:
 568:Core/Src/tim.c **** 
 1530              		.loc 1 568 5 is_stmt 0 view .LVU473
 1531 005a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1532              	.LVL86:
 1533 005e DDE7     		b	.L99
 1534              	.LVL87:
 1535              	.L108:
 580:Core/Src/tim.c **** 
 1536              		.loc 1 580 5 is_stmt 1 view .LVU474
 1537 0060 02F55C42 		add	r2, r2, #56320
 1538 0064 9369     		ldr	r3, [r2, #24]
 1539 0066 23F40053 		bic	r3, r3, #8192
 1540 006a 9361     		str	r3, [r2, #24]
 586:Core/Src/tim.c **** 
 1541              		.loc 1 586 5 view .LVU475
 1542 006c C021     		movs	r1, #192
 1543 006e 0848     		ldr	r0, .L109+24
 1544              	.LVL88:
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 42


 586:Core/Src/tim.c **** 
 1545              		.loc 1 586 5 is_stmt 0 view .LVU476
 1546 0070 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1547              	.LVL89:
 1548              		.loc 1 592 1 view .LVU477
 1549 0074 D2E7     		b	.L99
 1550              	.L110:
 1551 0076 00BF     		.align	2
 1552              	.L109:
 1553 0078 00040040 		.word	1073742848
 1554 007c 00080040 		.word	1073743872
 1555 0080 000C0040 		.word	1073744896
 1556 0084 00340140 		.word	1073820672
 1557 0088 00080140 		.word	1073809408
 1558 008c 000C0140 		.word	1073810432
 1559 0090 00100140 		.word	1073811456
 1560              		.cfi_endproc
 1561              	.LFE75:
 1563              		.global	htim8
 1564              		.global	htim5
 1565              		.global	htim4
 1566              		.global	htim3
 1567              		.global	htim2
 1568              		.global	htim1
 1569              		.section	.bss.htim1,"aw",%nobits
 1570              		.align	2
 1571              		.set	.LANCHOR5,. + 0
 1574              	htim1:
 1575 0000 00000000 		.space	72
 1575      00000000 
 1575      00000000 
 1575      00000000 
 1575      00000000 
 1576              		.section	.bss.htim2,"aw",%nobits
 1577              		.align	2
 1578              		.set	.LANCHOR0,. + 0
 1581              	htim2:
 1582 0000 00000000 		.space	72
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1583              		.section	.bss.htim3,"aw",%nobits
 1584              		.align	2
 1585              		.set	.LANCHOR1,. + 0
 1588              	htim3:
 1589 0000 00000000 		.space	72
 1589      00000000 
 1589      00000000 
 1589      00000000 
 1589      00000000 
 1590              		.section	.bss.htim4,"aw",%nobits
 1591              		.align	2
 1592              		.set	.LANCHOR2,. + 0
 1595              	htim4:
 1596 0000 00000000 		.space	72
 1596      00000000 
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 43


 1596      00000000 
 1596      00000000 
 1596      00000000 
 1597              		.section	.bss.htim5,"aw",%nobits
 1598              		.align	2
 1599              		.set	.LANCHOR3,. + 0
 1602              	htim5:
 1603 0000 00000000 		.space	72
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1604              		.section	.bss.htim8,"aw",%nobits
 1605              		.align	2
 1606              		.set	.LANCHOR4,. + 0
 1609              	htim8:
 1610 0000 00000000 		.space	72
 1610      00000000 
 1610      00000000 
 1610      00000000 
 1610      00000000 
 1611              		.text
 1612              	.Letext0:
 1613              		.file 2 "d:\\gnu arm embedded toolchain10\\10 2021.07\\arm-none-eabi\\include\\machine\\_default_t
 1614              		.file 3 "d:\\gnu arm embedded toolchain10\\10 2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 1615              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 1616              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1617              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1618              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1619              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1620              		.file 9 "Core/Inc/tim.h"
 1621              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1622              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1623              		.file 12 "Core/Inc/main.h"
 1624              		.file 13 "<built-in>"
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:16     .text.MX_TIM2_Init:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:24     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:135    .text.MX_TIM2_Init:00000068 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:140    .text.MX_TIM3_Init:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:147    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:256    .text.MX_TIM3_Init:0000005c $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:262    .text.MX_TIM4_Init:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:269    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:378    .text.MX_TIM4_Init:0000005c $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:384    .text.MX_TIM5_Init:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:391    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:500    .text.MX_TIM5_Init:0000005c $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:506    .text.MX_TIM8_Init:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:513    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:625    .text.MX_TIM8_Init:0000005c $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:631    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:638    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:728    .text.HAL_TIM_Base_MspInit:00000058 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:734    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:741    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:988    .text.HAL_TIM_Encoder_MspInit:00000100 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1000   .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1007   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1088   .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1094   .text.MX_TIM1_Init:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1101   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1371   .text.MX_TIM1_Init:00000118 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1377   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1384   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1437   .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1443   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1450   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1553   .text.HAL_TIM_Encoder_MspDeInit:00000078 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1609   .bss.htim8:00000000 htim8
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1602   .bss.htim5:00000000 htim5
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1595   .bss.htim4:00000000 htim4
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1588   .bss.htim3:00000000 htim3
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1581   .bss.htim2:00000000 htim2
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1574   .bss.htim1:00000000 htim1
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1570   .bss.htim1:00000000 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1577   .bss.htim2:00000000 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1584   .bss.htim3:00000000 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1591   .bss.htim4:00000000 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1598   .bss.htim5:00000000 $d
C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s:1605   .bss.htim8:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
memset
HAL_TIM_Encoder_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\86183\AppData\Local\Temp\cctTLhsZ.s 			page 45


HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
