

================================================================
== Vitis HLS Report for 'logsch'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.957 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:21]   --->   Operation 2 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%nbh_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 3 'read' 'nbh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ih_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ih" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 4 'read' 'ih_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %nbh_read" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 5 'zext' 'zext_ln620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_read, i7 0" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 6 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 7 'zext' 'zext_ln620_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.82ns)   --->   "%sub_ln620 = sub i23 %zext_ln620_1, i23 %zext_ln620" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 8 'sub' 'sub_ln620' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 9 'partselect' 'wd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln618 = sext i16 %wd" [data/benchmarks/adpcm/adpcm.c:618]   --->   Operation 10 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%tmp = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %ih_read" [data/benchmarks/adpcm/adpcm.c:621]   --->   Operation 11 'mux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln621 = sext i11 %tmp" [data/benchmarks/adpcm/adpcm.c:621]   --->   Operation 12 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln621 = add i17 %sext_ln621, i17 %sext_ln618" [data/benchmarks/adpcm/adpcm.c:621]   --->   Operation 13 'add' 'add_ln621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln622 = sext i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622]   --->   Operation 14 'sext' 'sext_ln622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln622, i32 31" [data/benchmarks/adpcm/adpcm.c:622]   --->   Operation 15 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.26ns)   --->   "%select_ln622 = select i1 %tmp_4, i17 0, i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622]   --->   Operation 16 'select' 'select_ln622' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln624 = trunc i17 %select_ln622" [data/benchmarks/adpcm/adpcm.c:624]   --->   Operation 17 'trunc' 'trunc_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528" [data/benchmarks/adpcm/adpcm.c:624]   --->   Operation 18 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.29ns)   --->   "%select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln624" [data/benchmarks/adpcm/adpcm.c:624]   --->   Operation 19 'select' 'select_ln624' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln627 = ret i15 %select_ln624" [data/benchmarks/adpcm/adpcm.c:627]   --->   Operation 20 'ret' 'ret_ln627' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 2.957ns
The critical path consists of the following:
	wire read operation ('nbh_read', data/benchmarks/adpcm/adpcm.c:620) on port 'nbh' (data/benchmarks/adpcm/adpcm.c:620) [4]  (0.000 ns)
	'sub' operation 23 bit ('sub_ln620', data/benchmarks/adpcm/adpcm.c:620) [9]  (0.821 ns)
	'add' operation 17 bit ('add_ln621', data/benchmarks/adpcm/adpcm.c:621) [14]  (0.785 ns)
	'select' operation 17 bit ('select_ln622', data/benchmarks/adpcm/adpcm.c:622) [17]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln624', data/benchmarks/adpcm/adpcm.c:624) [19]  (0.791 ns)
	'select' operation 15 bit ('select_ln624', data/benchmarks/adpcm/adpcm.c:624) [20]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
