-------- Solution 1 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 2 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 6]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 7]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 8]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 3 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 4 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 6]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 7]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 8]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 5 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 6 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 7 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 8 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 9 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 10 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 11 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 12 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 13 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 14 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 15 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 16 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 17 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 18 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 19 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 20 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 21 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 22 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 23 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 24 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 25 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 26 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 27 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 28 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]

-------- Solution 29 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]

-------- Solution 30 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 31 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 32 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 33 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 34 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 35 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 36 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 37 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 38 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 39 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 40 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 41 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 42 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 43 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 44 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 45 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 46 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 47 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 48 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 49 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 50 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 51 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 52 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 53 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 54 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 8]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 9]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 10]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 55 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 56 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 57 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 58 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 59 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 60 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 61 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 62 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 63 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 64 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 65 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 9]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 10]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 11]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]

-------- Solution 66 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 67 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 68 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 69 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 70 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 71 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 72 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 73 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 74 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 75 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 76 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 77 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 78 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 79 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 80 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 81 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 82 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 83 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 84 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 85 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 86 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 87 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 88 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 12]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 13]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 14]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 89 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

-------- Solution 90 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 91 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 92 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 93 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 94 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 12]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 13]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 14]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 95 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

-------- Solution 96 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 97 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 98 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 99 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 100 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 12]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 13]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 14]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 101 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

-------- Solution 102 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 103 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 104 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 105 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 106 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 107 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 108 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 109 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 110 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 111 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 112 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 113 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 114 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 115 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 116 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 117 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 118 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 119 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 120 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 121 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 122 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 123 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 124 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 125 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 126 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 127 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 128 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]

-------- Solution 129 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 9]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 130 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 131 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 9]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 132 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 133 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 9]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 134 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 135 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 9]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 136 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 137 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 9]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 138 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 139 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 8]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 9]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 10]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 140 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 141 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 142 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 143 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 144 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 145 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 146 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 147 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 148 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 149 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 150 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 151 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 152 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 153 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 154 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 155 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]

-------- Solution 156 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]

-------- Solution 157 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 11]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 12]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 13]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 14]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 158 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

-------- Solution 159 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 160 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 161 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 162 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 4]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 5]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 6]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 163 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 164 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 165 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 166 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 167 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 168 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 169 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 170 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 171 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 172 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 173 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 174 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 175 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 176 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 177 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 178 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 179 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 180 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 181 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 182 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 183 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 184 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 185 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 186 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 187 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 188 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 189 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 190 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 191 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 192 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 193 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 194 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 5]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 6]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 195 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 196 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 197 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 198 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 199 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 200 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 201 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 202 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 203 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 12]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 13]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 14]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]

-------- Solution 204 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 12]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 13]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 14]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]

-------- Solution 205 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 11]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 12]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 13]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 14]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]

-------- Solution 206 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 11]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 12]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 13]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 14]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]

-------- Solution 207 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 208 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 9]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 10]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 11]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 209 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 210 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 6]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 7]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 8]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 211 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 212 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 7]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 8]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 9]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 213 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 214 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 215 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 216 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 217 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 218 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 219 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 220 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 221 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 222 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 223 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 224 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 225 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 226 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 6]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 7]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 8]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 227 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 228 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 6]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 7]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 8]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 229 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 230 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 231 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 232 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 233 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 234 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 235 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 12]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 13]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 14]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]

-------- Solution 236 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 12]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 13]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 14]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]

-------- Solution 237 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 12]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 13]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 14]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]

-------- Solution 238 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 6]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 7]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 12]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 13]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 14]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]

-------- Solution 239 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 240 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 8]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 9]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 10]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 241 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 242 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 243 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 244 --------
[Column 1]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 245 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 246 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 247 --------
[Column 1]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 248 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 8]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 9]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 10]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 11]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 12]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 13]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 249 --------
[Column 1]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 2]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 3]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 4]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 250 --------
[Column 1]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 2]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 3]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 4]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 251 --------
[Column 1]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 2]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 3]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 4]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 252 --------
[Column 1]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 2]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 3]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 4]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 253 --------
[Column 1]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 2]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 3]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 4]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 254 --------
[Column 1]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 2]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 3]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 4]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 255 --------
[Column 1]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 2]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 3]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 4]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 5]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 6]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 7]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 8]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 9]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 10]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 11]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 256 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

-------- Solution 257 --------
[Column 1]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

-------- Solution 258 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 259 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 3]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 4]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 5]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 6]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 7]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 8]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 260 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 261 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 262 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 263 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 264 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 265 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 266 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 267 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 268 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 3]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 4]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 5]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 269 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 3]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 4]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 5]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 270 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 3]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 4]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 5]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 271 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 3]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 4]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 5]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 272 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 3]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 4]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 5]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 273 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 3]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 4]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 5]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 274 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 3]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 4]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 5]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]

-------- Solution 275 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 276 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 5]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 277 --------
[Column 1]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 2]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 3]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 4]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 278 --------
[Column 1]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 2]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 3]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 4]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 5]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 6]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 7]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 8]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 9]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 10]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 11]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 279 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 4]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 5]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 6]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 7]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 11]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 12]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 13]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 280 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 281 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 282 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 283 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 284 --------
[Column 1]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 285 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 286 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 287 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 288 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 289 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 4]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 5]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 6]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 7]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 8]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 9]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 290 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 291 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 292 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 293 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 294 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 295 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 296 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 297 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 298 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 299 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 300 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 11]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 12]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 13]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 301 --------
[Column 1]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 2]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 3]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 4]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 5]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 6]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 7]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 10]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 11]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 12]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 13]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 14]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]

-------- Solution 302 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 12]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 13]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 14]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 303 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

-------- Solution 304 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 305 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 306 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 307 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 308 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 9]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 10]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 11]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 309 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM16(1) [VSS net37 pd5], PMOS : MM19(1) [VDD net37 pd4]
[Column 5]
NMOS : MM17(1) [pd5 clkn net32], PMOS : MM18(1) [pd4 clkb net32]
[Column 6]
NMOS : MM12(1) [net32 clkb net29], PMOS : MM13(1) [net32 clkn net29]
[Column 7]
NMOS : MM6(1) [net29 net15 VSS], PMOS : MM7(1) [net29 net15 VDD]
[Column 8]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 9]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 10]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 11]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]
[Column 12]
NMOS : MM14(1) [VSS net32 net37], PMOS : MM15(1) [VDD net32 net37]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 310 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 11]
NMOS : MM8(1) [VSS net29 pd3], PMOS : MM11(1) [VDD net29 pd2]
[Column 12]
NMOS : MM9(1) [pd3 clkb net15], PMOS : MM10(1) [pd2 clkn net15]
[Column 13]
NMOS : MM4(3) [net15 clkn pd1], PMOS : MM1(3) [net15 clkb pu1]
[Column 14]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 311 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS net32 QN], PMOS : MM25(3) [VDD net32 QN]
[Column 3]
NMOS : MM24(3) [QN net32 VSS], PMOS : MM25(3) [QN net32 VDD]
[Column 4]
NMOS : MM6(1) [VSS net15 net29], PMOS : MM7(1) [VDD net15 net29]
[Column 5]
NMOS : MM12(1) [net29 clkb net32], PMOS : MM13(1) [net29 clkn net32]
[Column 6]
NMOS : MM17(1) [net32 clkn pd5], PMOS : MM18(1) [net32 clkb pd4]
[Column 7]
NMOS : MM16(1) [pd5 net37 VSS], PMOS : MM19(1) [pd4 net37 VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM14(1) [net37 net32 VSS], PMOS : MM15(1) [net37 net32 VDD]
[Column 11]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 12]
NMOS : MM4(3) [pd1 clkn net15], PMOS : MM1(3) [pu1 clkb net15]
[Column 13]
NMOS : MM9(1) [net15 clkb pd3], PMOS : MM10(1) [net15 clkn pd2]
[Column 14]
NMOS : MM8(1) [pd3 net29 VSS], PMOS : MM11(1) [pd2 net29 VDD]

