
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -108.72

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[5]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
     1    3.74    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ input18/A (BUF_X4)
    30   75.41    0.04    0.05    0.29 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.04    0.01    0.30 ^ qnr.qnt_cnt[5]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.qnt_cnt[5]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.23    0.23   library removal time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
     2    3.07    0.01    0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
                                         dc_diff_doe (net)
                  0.01    0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X2)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
     1    3.74    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ input18/A (BUF_X4)
    30   75.41    0.04    0.05    0.29 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.04    0.00    0.29 ^ max_length50/A (BUF_X4)
    36  116.10    0.04    0.05    0.33 ^ max_length50/Z (BUF_X4)
                                         net64 (net)
                  0.11    0.08    0.41 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.41   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     7  104.42    0.11    0.23    0.23 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.12    0.03    0.26 ^ _068764_/A (BUF_X4)
     5   44.20    0.03    0.05    0.31 ^ _068764_/Z (BUF_X4)
                                         _004529_ (net)
                  0.03    0.01    0.32 ^ _068765_/A (INV_X2)
     2   17.22    0.01    0.02    0.34 v _068765_/ZN (INV_X2)
                                         _004530_ (net)
                  0.01    0.00    0.35 v _068766_/A (BUF_X16)
    10  113.33    0.01    0.03    0.38 v _068766_/Z (BUF_X16)
                                         _004531_ (net)
                  0.06    0.05    0.43 v _068770_/A (BUF_X8)
    10   78.07    0.01    0.05    0.48 v _068770_/Z (BUF_X8)
                                         _004533_ (net)
                  0.03    0.02    0.50 v _070373_/A (BUF_X16)
    10   99.57    0.01    0.04    0.54 v _070373_/Z (BUF_X16)
                                         _005078_ (net)
                  0.06    0.05    0.58 v _071095_/A1 (NOR2_X2)
     3   12.06    0.04    0.07    0.65 ^ _071095_/ZN (NOR2_X2)
                                         _056421_ (net)
                  0.04    0.00    0.65 ^ _071096_/A (INV_X1)
     1    3.60    0.01    0.02    0.67 v _071096_/ZN (INV_X1)
                                         _050855_ (net)
                  0.01    0.00    0.67 v _118957_/B (FA_X1)
     4   12.77    0.03    0.15    0.81 ^ _118957_/S (FA_X1)
                                         _050857_ (net)
                  0.03    0.00    0.81 ^ _118959_/CI (FA_X1)
     1    3.30    0.02    0.10    0.91 v _118959_/S (FA_X1)
                                         _050864_ (net)
                  0.02    0.00    0.91 v _118961_/CI (FA_X1)
     1    2.89    0.01    0.12    1.03 ^ _118961_/S (FA_X1)
                                         _050871_ (net)
                  0.01    0.00    1.03 ^ _118962_/CI (FA_X1)
     1    1.75    0.01    0.09    1.12 v _118962_/S (FA_X1)
                                         _050873_ (net)
                  0.01    0.00    1.12 v _077807_/A (INV_X1)
     1    3.68    0.01    0.02    1.14 ^ _077807_/ZN (INV_X1)
                                         _064761_ (net)
                  0.01    0.00    1.14 ^ _123650_/B (HA_X1)
     1    1.57    0.02    0.04    1.18 ^ _123650_/S (HA_X1)
                                         _064763_ (net)
                  0.02    0.00    1.18 ^ _103522_/A (CLKBUF_X2)
     4   10.72    0.02    0.04    1.22 ^ _103522_/Z (CLKBUF_X2)
                                         _028522_ (net)
                  0.02    0.00    1.22 ^ _103532_/A2 (NAND2_X1)
     2    3.42    0.01    0.02    1.24 v _103532_/ZN (NAND2_X1)
                                         _028531_ (net)
                  0.01    0.00    1.24 v _103534_/A1 (NOR3_X1)
     1    3.65    0.04    0.05    1.29 ^ _103534_/ZN (NOR3_X1)
                                         _028533_ (net)
                  0.04    0.00    1.29 ^ _103535_/B2 (AOI21_X2)
     2    7.15    0.01    0.03    1.32 v _103535_/ZN (AOI21_X2)
                                         _028534_ (net)
                  0.01    0.00    1.32 v _103560_/B1 (OAI21_X2)
     2    6.00    0.02    0.04    1.35 ^ _103560_/ZN (OAI21_X2)
                                         _028557_ (net)
                  0.02    0.00    1.35 ^ _103577_/A1 (NAND3_X1)
     2    3.42    0.02    0.03    1.38 v _103577_/ZN (NAND3_X1)
                                         _028572_ (net)
                  0.02    0.00    1.38 v _103600_/B1 (OAI21_X1)
     1    4.20    0.03    0.04    1.42 ^ _103600_/ZN (OAI21_X1)
                                         _028593_ (net)
                  0.03    0.00    1.42 ^ _103606_/A (XNOR2_X2)
     1   19.64    0.05    0.06    1.48 ^ _103606_/ZN (XNOR2_X2)
                                         _028599_ (net)
                  0.05    0.01    1.49 ^ _103607_/B1 (AOI21_X1)
     1    1.16    0.02    0.02    1.51 v _103607_/ZN (AOI21_X1)
                                         _002338_ (net)
                  0.02    0.00    1.51 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.51   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
     1    3.74    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ input18/A (BUF_X4)
    30   75.41    0.04    0.05    0.29 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.04    0.00    0.29 ^ max_length50/A (BUF_X4)
    36  116.10    0.04    0.05    0.33 ^ max_length50/Z (BUF_X4)
                                         net64 (net)
                  0.11    0.08    0.41 ^ qnr.dep[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.41   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ qnr.dep[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     7  104.42    0.11    0.23    0.23 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.12    0.03    0.26 ^ _068764_/A (BUF_X4)
     5   44.20    0.03    0.05    0.31 ^ _068764_/Z (BUF_X4)
                                         _004529_ (net)
                  0.03    0.01    0.32 ^ _068765_/A (INV_X2)
     2   17.22    0.01    0.02    0.34 v _068765_/ZN (INV_X2)
                                         _004530_ (net)
                  0.01    0.00    0.35 v _068766_/A (BUF_X16)
    10  113.33    0.01    0.03    0.38 v _068766_/Z (BUF_X16)
                                         _004531_ (net)
                  0.06    0.05    0.43 v _068770_/A (BUF_X8)
    10   78.07    0.01    0.05    0.48 v _068770_/Z (BUF_X8)
                                         _004533_ (net)
                  0.03    0.02    0.50 v _070373_/A (BUF_X16)
    10   99.57    0.01    0.04    0.54 v _070373_/Z (BUF_X16)
                                         _005078_ (net)
                  0.06    0.05    0.58 v _071095_/A1 (NOR2_X2)
     3   12.06    0.04    0.07    0.65 ^ _071095_/ZN (NOR2_X2)
                                         _056421_ (net)
                  0.04    0.00    0.65 ^ _071096_/A (INV_X1)
     1    3.60    0.01    0.02    0.67 v _071096_/ZN (INV_X1)
                                         _050855_ (net)
                  0.01    0.00    0.67 v _118957_/B (FA_X1)
     4   12.77    0.03    0.15    0.81 ^ _118957_/S (FA_X1)
                                         _050857_ (net)
                  0.03    0.00    0.81 ^ _118959_/CI (FA_X1)
     1    3.30    0.02    0.10    0.91 v _118959_/S (FA_X1)
                                         _050864_ (net)
                  0.02    0.00    0.91 v _118961_/CI (FA_X1)
     1    2.89    0.01    0.12    1.03 ^ _118961_/S (FA_X1)
                                         _050871_ (net)
                  0.01    0.00    1.03 ^ _118962_/CI (FA_X1)
     1    1.75    0.01    0.09    1.12 v _118962_/S (FA_X1)
                                         _050873_ (net)
                  0.01    0.00    1.12 v _077807_/A (INV_X1)
     1    3.68    0.01    0.02    1.14 ^ _077807_/ZN (INV_X1)
                                         _064761_ (net)
                  0.01    0.00    1.14 ^ _123650_/B (HA_X1)
     1    1.57    0.02    0.04    1.18 ^ _123650_/S (HA_X1)
                                         _064763_ (net)
                  0.02    0.00    1.18 ^ _103522_/A (CLKBUF_X2)
     4   10.72    0.02    0.04    1.22 ^ _103522_/Z (CLKBUF_X2)
                                         _028522_ (net)
                  0.02    0.00    1.22 ^ _103532_/A2 (NAND2_X1)
     2    3.42    0.01    0.02    1.24 v _103532_/ZN (NAND2_X1)
                                         _028531_ (net)
                  0.01    0.00    1.24 v _103534_/A1 (NOR3_X1)
     1    3.65    0.04    0.05    1.29 ^ _103534_/ZN (NOR3_X1)
                                         _028533_ (net)
                  0.04    0.00    1.29 ^ _103535_/B2 (AOI21_X2)
     2    7.15    0.01    0.03    1.32 v _103535_/ZN (AOI21_X2)
                                         _028534_ (net)
                  0.01    0.00    1.32 v _103560_/B1 (OAI21_X2)
     2    6.00    0.02    0.04    1.35 ^ _103560_/ZN (OAI21_X2)
                                         _028557_ (net)
                  0.02    0.00    1.35 ^ _103577_/A1 (NAND3_X1)
     2    3.42    0.02    0.03    1.38 v _103577_/ZN (NAND3_X1)
                                         _028572_ (net)
                  0.02    0.00    1.38 v _103600_/B1 (OAI21_X1)
     1    4.20    0.03    0.04    1.42 ^ _103600_/ZN (OAI21_X1)
                                         _028593_ (net)
                  0.03    0.00    1.42 ^ _103606_/A (XNOR2_X2)
     1   19.64    0.05    0.06    1.48 ^ _103606_/ZN (XNOR2_X2)
                                         _028599_ (net)
                  0.05    0.01    1.49 ^ _103607_/B1 (AOI21_X1)
     1    1.16    0.02    0.02    1.51 v _103607_/ZN (AOI21_X1)
                                         _002338_ (net)
                  0.02    0.00    1.51 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.51   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.08296477794647217

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4179

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
2.5581648349761963

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1013

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 665

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
   0.23    0.23 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
   0.09    0.31 ^ _068764_/Z (BUF_X4)
   0.03    0.34 v _068765_/ZN (INV_X2)
   0.03    0.38 v _068766_/Z (BUF_X16)
   0.10    0.48 v _068770_/Z (BUF_X8)
   0.06    0.54 v _070373_/Z (BUF_X16)
   0.11    0.65 ^ _071095_/ZN (NOR2_X2)
   0.02    0.67 v _071096_/ZN (INV_X1)
   0.15    0.81 ^ _118957_/S (FA_X1)
   0.10    0.91 v _118959_/S (FA_X1)
   0.12    1.03 ^ _118961_/S (FA_X1)
   0.09    1.12 v _118962_/S (FA_X1)
   0.02    1.14 ^ _077807_/ZN (INV_X1)
   0.04    1.18 ^ _123650_/S (HA_X1)
   0.04    1.22 ^ _103522_/Z (CLKBUF_X2)
   0.02    1.24 v _103532_/ZN (NAND2_X1)
   0.05    1.29 ^ _103534_/ZN (NOR3_X1)
   0.03    1.32 v _103535_/ZN (AOI21_X2)
   0.04    1.35 ^ _103560_/ZN (OAI21_X2)
   0.03    1.38 v _103577_/ZN (NAND3_X1)
   0.04    1.42 ^ _103600_/ZN (OAI21_X1)
   0.06    1.48 ^ _103606_/ZN (XNOR2_X2)
   0.03    1.51 v _103607_/ZN (AOI21_X1)
   0.00    1.51 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
           1.51   data arrival time

   1.20    1.20   clock clk (rise edge)
   0.00    1.20   clock network delay (ideal)
   0.00    1.20   clock reconvergence pessimism
           1.20 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
  -0.04    1.16   library setup time
           1.16   data required time
---------------------------------------------------------
           1.16   data required time
          -1.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
   0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
   0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X2)
           0.08   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.5093

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3542

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-23.467833

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.95e-02   1.36e-02   3.92e-04   6.35e-02  15.1%
Combinational          1.79e-01   1.77e-01   1.86e-03   3.57e-01  84.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.28e-01   1.90e-01   2.26e-03   4.21e-01 100.0%
                          54.2%      45.3%       0.5%
