#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Sep  5 13:51:16 2022
# Process ID: 27616
# Current directory: D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1
# Command line: vivado.exe -log conv_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_wrapper.tcl
# Log file: D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1/conv_wrapper.vds
# Journal file: D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1\vivado.jou
# Running On: D-GSYQB33, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 16951 MB
#-----------------------------------------------------------
source conv_wrapper.tcl -notrace
Command: synth_design -top conv_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14504
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1636.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv_wrapper' [D:/A-Eye/A-Eye_FPGA/conv_v3/conv_wrapper.vhd:59]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at 'D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1/.Xil/Vivado-27616-D-GSYQB33/realtime/axis_data_fifo_0_stub.vhdl:5' bound to instance 'img_fifo_inst' of component 'axis_data_fifo_0' [D:/A-Eye/A-Eye_FPGA/conv_v3/conv_wrapper.vhd:112]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_0' [D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1/.Xil/Vivado-27616-D-GSYQB33/realtime/axis_data_fifo_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at 'D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1/.Xil/Vivado-27616-D-GSYQB33/realtime/axis_data_fifo_0_stub.vhdl:5' bound to instance 'krn_fifo_inst' of component 'axis_data_fifo_0' [D:/A-Eye/A-Eye_FPGA/conv_v3/conv_wrapper.vhd:124]
INFO: [Synth 8-3491] module 'pix_out_proc' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/pix_out_proc.vhd:28' bound to instance 'pix_out_proc_inst' of component 'pix_out_proc' [D:/A-Eye/A-Eye_FPGA/conv_v3/conv_wrapper.vhd:136]
INFO: [Synth 8-638] synthesizing module 'pix_out_proc' [D:/A-Eye/A-Eye_FPGA/conv_v3/pix_out_proc.vhd:51]
INFO: [Synth 8-3491] module 'line_engine' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/line_engine.vhd:6' bound to instance 'line_engine_inst' of component 'line_engine' [D:/A-Eye/A-Eye_FPGA/conv_v3/pix_out_proc.vhd:100]
INFO: [Synth 8-638] synthesizing module 'line_engine' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_engine.vhd:30]
INFO: [Synth 8-3491] module 'line_proc' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/line_proc.vhd:6' bound to instance 'line_proc_inst' of component 'line_proc' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_engine.vhd:85]
INFO: [Synth 8-638] synthesizing module 'line_proc' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_proc.vhd:14]
	Parameter G_NBR_MULT bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiAdd' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:27' bound to instance 'PIX_1_PROC' of component 'multiAdd' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_proc.vhd:31]
INFO: [Synth 8-638] synthesizing module 'multiAdd' [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:38]
	Parameter G_NBR_MULT bound to: 3 - type: integer 
WARNING: [Synth 8-7193] Integer conversion function is truncating input [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:55]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:55]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:55]
WARNING: [Synth 8-614] signal 'mulres' is read in the process but is not in the sensitivity list [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:45]
WARNING: [Synth 8-614] signal 'res' is read in the process but is not in the sensitivity list [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'multiAdd' (0#1) [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:38]
	Parameter G_NBR_MULT bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiAdd' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:27' bound to instance 'PIX_2_PROC' of component 'multiAdd' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_proc.vhd:40]
	Parameter G_NBR_MULT bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'multiAdd' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:27' bound to instance 'PIX_3_PROC' of component 'multiAdd' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_proc.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'line_proc' (0#1) [D:/A-Eye/A-Eye_FPGA/conv_v3/line_proc.vhd:14]
INFO: [Synth 8-3491] module 'reconst_std' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/reconst_std.vhd:35' bound to instance 'reconst_img_inst' of component 'reconst_std' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_engine.vhd:92]
INFO: [Synth 8-638] synthesizing module 'reconst_std' [D:/A-Eye/A-Eye_FPGA/conv_v3/reconst_std.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'reconst_std' (0#1) [D:/A-Eye/A-Eye_FPGA/conv_v3/reconst_std.vhd:52]
INFO: [Synth 8-3491] module 'reconst_std' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/reconst_std.vhd:35' bound to instance 'reconst_krn_inst' of component 'reconst_std' [D:/A-Eye/A-Eye_FPGA/conv_v3/line_engine.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'line_engine' (0#1) [D:/A-Eye/A-Eye_FPGA/conv_v3/line_engine.vhd:30]
INFO: [Synth 8-3491] module 'add_3_clk' declared at 'D:/A-Eye/A-Eye_FPGA/conv_v3/add3clk.vhd:26' bound to instance 'add_3_clk_inst' of component 'add_3_clk' [D:/A-Eye/A-Eye_FPGA/conv_v3/pix_out_proc.vhd:116]
INFO: [Synth 8-638] synthesizing module 'add_3_clk' [D:/A-Eye/A-Eye_FPGA/conv_v3/add3clk.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'add_3_clk' (0#1) [D:/A-Eye/A-Eye_FPGA/conv_v3/add3clk.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pix_out_proc' (0#1) [D:/A-Eye/A-Eye_FPGA/conv_v3/pix_out_proc.vhd:51]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at 'D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1/.Xil/Vivado-27616-D-GSYQB33/realtime/axis_data_fifo_0_stub.vhdl:5' bound to instance 'res_fifo_inst' of component 'axis_data_fifo_0' [D:/A-Eye/A-Eye_FPGA/conv_v3/conv_wrapper.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'conv_wrapper' (0#1) [D:/A-Eye/A-Eye_FPGA/conv_v3/conv_wrapper.vhd:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'mulres_reg' and it is trimmed from '64' to '55' bits. [D:/A-Eye/A-Eye_FPGA/conv_v3/multiAdd.vhd:49]
WARNING: [Synth 8-5856] 3D RAM builder_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  builder_reg 
WARNING: [Synth 8-5856] 3D RAM m_axis_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  m_axis_data_reg 
WARNING: [Synth 8-5856] 3D RAM tmp_img_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tmp_img_data_reg 
WARNING: [Synth 8-5856] 3D RAM tmp_krn_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tmp_krn_data_reg 
WARNING: [Synth 8-7129] Port in_img[0][31] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][30] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][29] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][28] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][27] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][26] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][25] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][24] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][23] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][22] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][21] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][20] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][19] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][18] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][17] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][16] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][15] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][14] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][13] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][12] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][11] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][10] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][9] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][8] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][7] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][6] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][5] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][4] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][3] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][2] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][1] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[0][0] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][31] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][30] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][29] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][28] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][27] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][26] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][25] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][24] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][23] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][22] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][21] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][20] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][19] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][18] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][17] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][16] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][15] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][14] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][13] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][12] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][11] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][10] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][9] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][8] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][7] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][6] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][5] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][4] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][3] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][2] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][1] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_img[1][0] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][31] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][30] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][29] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][28] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][27] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][26] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][25] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][24] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][23] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][22] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][21] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][20] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][19] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][18] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][17] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][16] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][15] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][14] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][13] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][12] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][11] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][10] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][9] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][8] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][7] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][6] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][5] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][4] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][3] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][2] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][1] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[0][0] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[1][31] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[1][30] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[1][29] in module multiAdd is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_krn[1][28] in module multiAdd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1655.684 ; gain = 18.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1655.684 ; gain = 18.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1655.684 ; gain = 18.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1655.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'img_fifo_inst'
Finished Parsing XDC File [d:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'img_fifo_inst'
Parsing XDC File [d:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'krn_fifo_inst'
Finished Parsing XDC File [d:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'krn_fifo_inst'
Parsing XDC File [d:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'res_fifo_inst'
Finished Parsing XDC File [d:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'res_fifo_inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1725.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1725.004 ; gain = 88.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1725.004 ; gain = 88.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for img_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for krn_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for res_fifo_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1725.004 ; gain = 88.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1725.004 ; gain = 88.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 59    
	                1 Bit    Registers := 15    
+---Multipliers : 
	              32x32  Multipliers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 40    
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2, operation Mode is: A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2, operation Mode is: A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_2_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2, operation Mode is: A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2, operation Mode is: A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_3_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2, operation Mode is: A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2, operation Mode is: A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
DSP Report: Generating DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
DSP Report: operator pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2 is absorbed into DSP pix_out_proc_inst/line_engine_inst/line_proc_inst/PIX_1_PROC/out_res2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1725.004 ; gain = 88.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_wrapper | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1725.004 ; gain = 88.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1725.004 ; gain = 88.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1763.027 ; gain = 126.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_wrapper | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_wrapper | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |axis_data_fifo_0 |         3|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axis_data_fifo_0_bbox |     3|
|4     |BUFG                  |     1|
|5     |CARRY4                |   386|
|6     |DSP48E1               |    12|
|7     |LUT1                  |    74|
|8     |LUT2                  |   390|
|9     |LUT3                  |   385|
|10    |LUT4                  |   364|
|11    |LUT5                  |    87|
|12    |LUT6                  |   853|
|13    |FDCE                  |   749|
|14    |IBUF                  |    69|
|15    |OBUF                  |    35|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1777.383 ; gain = 71.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1777.383 ; gain = 140.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1789.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aac5e037
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1793.082 ; gain = 156.160
INFO: [Common 17-1381] The checkpoint 'D:/A-Eye/A-Eye_FPGA/vivado/conv_v3/conv_v3.runs/synth_1/conv_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_wrapper_utilization_synth.rpt -pb conv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  5 13:52:10 2022...
