Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 09 12:15:15 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 108 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 368 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.546        0.000                      0                21488        0.023        0.000                      0                21488        1.178        0.000                       0                  8384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0        {0.000 20.833}       41.667          24.000          
  clk_out1_linebuffer_test_clk_wiz_0_1        {0.000 8.333}        16.667          60.000          
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk  {0.000 1.667}        3.333           300.000         
  clk_out2_linebuffer_test_clk_wiz_0_1        {0.000 1.667}        3.333           300.000         
  clk_out3_linebuffer_test_clk_wiz_0_1        {0.000 2.500}        5.000           200.000         
  clkfbout_linebuffer_test_clk_wiz_0_0        {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
clk_fpga_0                                    {0.000 5.000}        10.000          100.000         
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1      {0.000 20.833}       41.667          24.000          
  clk_out1_linebuffer_test_clk_wiz_0_1_1      {0.000 8.333}        16.667          60.000          
  clk_out2_linebuffer_test_clk_wiz_0_1_1      {0.000 1.667}        3.333           300.000         
  clk_out3_linebuffer_test_clk_wiz_0_1_1      {0.000 2.500}        5.000           200.000         
  clkfbout_linebuffer_test_clk_wiz_0_0_1      {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1_1      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0             34.874        0.000                      0                  179        0.174        0.000                      0                  179       20.333        0.000                       0                    95  
  clk_out1_linebuffer_test_clk_wiz_0_1             10.987        0.000                      0                  449        0.203        0.000                      0                  449        7.833        0.000                       0                   216  
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    1.666        0.000                       0                     8  
  clk_out2_linebuffer_test_clk_wiz_0_1                                                                                                                                                          1.178        0.000                       0                     2  
  clk_out3_linebuffer_test_clk_wiz_0_1              1.209        0.000                      0                   97        0.197        0.000                      0                   97        2.000        0.000                       0                    63  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                         12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1                                                                                                                                                         37.845        0.000                       0                     3  
clk_fpga_0                                          0.546        0.000                      0                20319        0.023        0.000                      0                20319        3.750        0.000                       0                  7992  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0_1           34.876        0.000                      0                  179        0.174        0.000                      0                  179       20.333        0.000                       0                    95  
  clk_out1_linebuffer_test_clk_wiz_0_1_1           10.994        0.000                      0                  449        0.203        0.000                      0                  449        7.833        0.000                       0                   216  
  clk_out2_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                        1.178        0.000                       0                     2  
  clk_out3_linebuffer_test_clk_wiz_0_1_1            1.211        0.000                      0                   97        0.197        0.000                      0                   97        2.000        0.000                       0                    63  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                       12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0         34.874        0.000                      0                  179        0.059        0.000                      0                  179  
clk_out1_linebuffer_test_clk_wiz_0_1_1  clk_out1_linebuffer_test_clk_wiz_0_1         10.987        0.000                      0                  449        0.025        0.000                      0                  449  
clk_out3_linebuffer_test_clk_wiz_0_1_1  clk_out3_linebuffer_test_clk_wiz_0_1          1.209        0.000                      0                   97        0.055        0.000                      0                   97  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1       34.874        0.000                      0                  179        0.059        0.000                      0                  179  
clk_out1_linebuffer_test_clk_wiz_0_1    clk_out1_linebuffer_test_clk_wiz_0_1_1       10.987        0.000                      0                  449        0.025        0.000                      0                  449  
clk_out3_linebuffer_test_clk_wiz_0_1    clk_out3_linebuffer_test_clk_wiz_0_1_1        1.209        0.000                      0                   97        0.055        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.119        0.000                      0                  444        0.175        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.115    39.031    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.862    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.115    39.031    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.862    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.891ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.076ns (17.098%)  route 5.217ns (82.902%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.425     3.951    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.536    39.163    
                         clock uncertainty           -0.115    39.048    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.843    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                 34.891    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.226    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[25]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.400    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.225    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.072    -0.411    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.113    -0.241    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.022    -0.445    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.048    -0.160 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.212    -0.476    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.107    -0.369    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.212    -0.476    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091    -0.385    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.023    -0.460    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.355%)  route 0.169ns (47.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/Q
                         net (fo=3, routed)           0.169    -0.175    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][14]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.130 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.188    -0.447    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092    -0.355    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.186    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.046    -0.110 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.336    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/Q
                         net (fo=1, routed)           0.119    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[28]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.017    -0.466    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.168    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070    -0.399    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X40Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.704ns (12.998%)  route 4.712ns (87.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.741     4.393    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.517    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.704ns (13.017%)  route 4.704ns (86.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.733     4.386    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.510    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 10.997    

Slack (MET) :             11.082ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.704ns (13.229%)  route 4.618ns (86.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.646     4.299    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.423 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.423    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 11.082    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.107ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.064ns (20.205%)  route 4.202ns (79.795%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.013     4.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.178    15.475    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.077    15.552    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                 11.107    

Slack (MET) :             11.119ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.064ns (20.236%)  route 4.194ns (79.764%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.005     4.313    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.437    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.178    15.475    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    15.556    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.556    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                 11.119    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.062ns (21.442%)  route 3.891ns (78.558%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.390     2.025    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X39Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.175 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.544     2.719    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.332     3.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.957     4.008    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.132 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.132    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.178    15.474    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.029    15.503    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 11.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.529%)  route 0.155ns (45.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.404    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.131    -0.271    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.226 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.530    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.092    -0.438    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.159%)  route 0.121ns (34.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.121    -0.294    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.195    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.280    -0.506    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.091    -0.415    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.769%)  route 0.112ns (31.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.282    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.099    -0.183 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121    -0.405    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.386%)  route 0.104ns (31.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.310    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.098    -0.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.091    -0.436    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.119    -0.296    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.244    -0.544    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.017    -0.527    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.183    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X42Y97         FDSE (Hold_fdse_C_D)         0.121    -0.404    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.406    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.880%)  route 0.331ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562    -0.568    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.331    -0.096    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.867    -0.777    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.515    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.332    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.563    -0.567    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.341    -0.085    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.875    -0.769    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.507    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.324    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y95     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y95     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk
  To Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         linebuffer_test_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y98  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y97  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y96  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y95  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y74  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y73  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y92  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y91  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.317ns (36.021%)  route 2.339ns (63.979%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.464     2.689    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.813 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.813    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.133    
                         clock uncertainty           -0.142     3.991    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.031     4.022    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.317ns (35.964%)  route 2.345ns (64.036%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.470     2.694    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124     2.818 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.818    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.631     4.156    
                         clock uncertainty           -0.142     4.014    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031     4.045    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.317ns (37.554%)  route 2.190ns (62.446%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.315     2.539    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.663 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.663    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.554     3.525    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.093    
                         clock uncertainty           -0.142     3.951    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.031     3.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.190ns (59.716%)  route 0.128ns (40.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.128    -0.280    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.049    -0.231 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.260    -0.535    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.428    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.070    -0.348    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.249    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.245    -0.546    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.091    -0.455    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.667%)  route 0.141ns (40.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y70         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.245    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.415    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.248ns (67.255%)  route 0.121ns (32.745%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.580    -0.550    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/Q
                         net (fo=16, routed)          0.121    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.181 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.536    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.134    -0.402    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.707%)  route 0.124ns (49.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.296    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.260    -0.536    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.017    -0.519    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.462%)  route 0.207ns (52.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.207    -0.203    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.046    -0.157 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.280    -0.515    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.107    -0.408    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.181    -0.223    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.245    -0.546    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.066    -0.480    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.198    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.043    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.131    -0.418    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.192%)  route 0.200ns (51.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.200    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.259    -0.535    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107    -0.428    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.076    -0.473    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y69     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y69     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  linebuffer_test_i/ov7670_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 3.154ns (34.027%)  route 6.115ns (65.973%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.752     3.060    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X38Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.478     3.538 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.848     4.386    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.295     4.681 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.681    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.231 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.885     6.116    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.124     6.240 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.436     6.675    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.458     7.257    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.393     7.775    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X37Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.899 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.569     8.468    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X36Y2          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.005 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.748     9.753    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.302    10.055 f  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.590    10.644    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.337    11.105    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X41Y2          LUT6 (Prop_lut6_I2_O)        0.124    11.229 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4/O
                         net (fo=1, routed)           0.451    11.680    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.124    11.804 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.401    12.205    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X41Y1          LUT4 (Prop_lut4_I3_O)        0.124    12.329 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.329    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X41Y1          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.577    12.769    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X41Y1          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X41Y1          FDRE (Setup_fdre_C_D)        0.029    12.875    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[1]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[2]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[3]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[4]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[5]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[6]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.822ns (21.398%)  route 6.693ns (78.602%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.472    10.096    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.220 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.271    11.492    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X11Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X11Y2          FDRE (Setup_fdre_C_R)       -0.429    12.247    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 1.946ns (22.341%)  route 6.765ns (77.659%))
  Logic Levels:           9  (LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.669     2.977    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=4, routed)           1.069     4.465    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/goreg_dm.dout_i_reg[25][3]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.327     4.792 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5/O
                         net (fo=2, routed)           0.755     5.547    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_5_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I3_O)        0.332     5.879 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.282    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.406 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.799     7.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.329 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.943     8.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X17Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.526     8.922    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.046 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.454     9.500    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.624 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.785    10.409    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X16Y12         LUT3 (Prop_lut3_I1_O)        0.124    10.533 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.687    11.220    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X18Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.344 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.344    11.688    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X18Y14         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.495    12.687    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X18Y14         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X18Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.458    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.444%)  route 0.216ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.560     0.901    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X21Y46         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]/Q
                         net (fo=2, routed)           0.216     1.258    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[27]
    SLICE_X22Y44         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_aclk
    SLICE_X22Y44         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.071     1.235    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMD32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y14          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.269    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X4Y14          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.848     1.218    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y14          RAMS32                                       r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X4Y14          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.245    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.690%)  route 0.162ns (52.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.557     0.898    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X20Y37         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.162     1.208    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/UNCONN_IN[7]
    SLICE_X22Y36         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X22Y36         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.022     1.181    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y49  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y21   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.876ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.114    39.033    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.864    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.876    

Slack (MET) :             34.876ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.114    39.033    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.864    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.876    

Slack (MET) :             34.893ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.076ns (17.098%)  route 5.217ns (82.902%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.425     3.951    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.536    39.163    
                         clock uncertainty           -0.114    39.050    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.845    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                 34.893    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.114    39.051    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.846    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.046    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.114    39.051    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.846    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.046    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.114    39.051    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.846    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.046    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.114    39.051    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.846    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.046    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.114    39.051    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.846    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.046    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.114    39.051    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.846    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.046    

Slack (MET) :             35.046ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.114    39.051    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.846    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.226    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[25]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.400    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.225    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.072    -0.411    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.113    -0.241    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.022    -0.445    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.048    -0.160 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.212    -0.476    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.107    -0.369    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.212    -0.476    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091    -0.385    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.023    -0.460    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.355%)  route 0.169ns (47.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/Q
                         net (fo=3, routed)           0.169    -0.175    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][14]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.130 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.188    -0.447    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092    -0.355    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.186    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.046    -0.110 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.336    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/Q
                         net (fo=1, routed)           0.119    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[28]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.017    -0.466    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.168    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070    -0.399    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X40Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       10.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.994ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.704ns (12.998%)  route 4.712ns (87.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.741     4.393    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.517    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.511    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             11.003ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.704ns (13.017%)  route 4.704ns (86.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.733     4.386    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.510    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.031    15.513    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 11.003    

Slack (MET) :             11.088ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.704ns (13.229%)  route 4.618ns (86.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.646     4.299    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.423 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.423    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.029    15.511    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 11.088    

Slack (MET) :             11.096ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.172    15.422    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.993    linebuffer_test_i/o_buf_controller/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.096    

Slack (MET) :             11.096ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.172    15.422    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.993    linebuffer_test_i/o_buf_controller/inst/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.096    

Slack (MET) :             11.096ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.172    15.422    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.993    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.096    

Slack (MET) :             11.096ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.172    15.422    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.993    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.096    

Slack (MET) :             11.113ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.064ns (20.205%)  route 4.202ns (79.795%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.013     4.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.172    15.481    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.077    15.558    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.558    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                 11.113    

Slack (MET) :             11.125ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.064ns (20.236%)  route 4.194ns (79.764%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.005     4.313    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.437    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.172    15.481    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    15.562    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                 11.125    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.062ns (21.442%)  route 3.891ns (78.558%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.390     2.025    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X39Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.175 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.544     2.719    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.332     3.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.957     4.008    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.132 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.132    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.172    15.480    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.029    15.509    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 11.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.529%)  route 0.155ns (45.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.404    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.131    -0.271    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.226 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.530    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.092    -0.438    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.159%)  route 0.121ns (34.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.121    -0.294    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.195    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.280    -0.506    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.091    -0.415    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.769%)  route 0.112ns (31.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.282    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.099    -0.183 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121    -0.405    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.386%)  route 0.104ns (31.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.310    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.098    -0.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.091    -0.436    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.119    -0.296    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.244    -0.544    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.017    -0.527    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.183    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X42Y97         FDSE (Hold_fdse_C_D)         0.121    -0.404    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.406    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.880%)  route 0.331ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562    -0.568    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.331    -0.096    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.867    -0.777    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.515    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.332    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.563    -0.567    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.341    -0.085    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.875    -0.769    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.507    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.324    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X41Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y95     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y95     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.317ns (36.021%)  route 2.339ns (63.979%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.464     2.689    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.813 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.813    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.133    
                         clock uncertainty           -0.141     3.993    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.031     4.024    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.317ns (35.964%)  route 2.345ns (64.036%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.470     2.694    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124     2.818 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.818    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.631     4.156    
                         clock uncertainty           -0.141     4.016    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031     4.047    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.047    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.317ns (37.554%)  route 2.190ns (62.446%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.315     2.539    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.663 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.663    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.554     3.525    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.093    
                         clock uncertainty           -0.141     3.953    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.031     3.984    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.141     3.990    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.785    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.141     3.990    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.785    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.141     3.990    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.785    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.141     3.990    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.785    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.141     3.990    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.785    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.141     3.990    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.785    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.141     3.990    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.785    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.190ns (59.716%)  route 0.128ns (40.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.128    -0.280    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.049    -0.231 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.260    -0.535    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.428    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.070    -0.348    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.249    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.245    -0.546    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.091    -0.455    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.667%)  route 0.141ns (40.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y70         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.245    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.415    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.248ns (67.255%)  route 0.121ns (32.745%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.580    -0.550    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/Q
                         net (fo=16, routed)          0.121    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.181 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.536    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.134    -0.402    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.707%)  route 0.124ns (49.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.296    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.260    -0.536    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.017    -0.519    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.462%)  route 0.207ns (52.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.207    -0.203    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.046    -0.157 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.280    -0.515    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.107    -0.408    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.181    -0.223    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.245    -0.546    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.066    -0.480    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.198    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.043    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.131    -0.418    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.192%)  route 0.200ns (51.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.200    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.259    -0.535    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107    -0.428    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.076    -0.473    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y70     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y69     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y69     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  linebuffer_test_i/ov7670_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.115    39.031    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.862    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.115    39.031    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.862    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.891ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.076ns (17.098%)  route 5.217ns (82.902%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.425     3.951    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.536    39.163    
                         clock uncertainty           -0.115    39.048    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.843    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                 34.891    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.226    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[25]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.284    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.225    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.072    -0.295    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.113    -0.241    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.115    -0.351    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.022    -0.329    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.048    -0.160 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.212    -0.476    
                         clock uncertainty            0.115    -0.360    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.107    -0.253    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.212    -0.476    
                         clock uncertainty            0.115    -0.360    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091    -0.269    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.023    -0.344    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.355%)  route 0.169ns (47.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/Q
                         net (fo=3, routed)           0.169    -0.175    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][14]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.130 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.188    -0.447    
                         clock uncertainty            0.115    -0.331    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092    -0.239    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.186    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.046    -0.110 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.115    -0.351    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.220    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/Q
                         net (fo=1, routed)           0.119    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[28]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.017    -0.350    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.168    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.115    -0.353    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070    -0.283    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.704ns (12.998%)  route 4.712ns (87.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.741     4.393    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.517    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.704ns (13.017%)  route 4.704ns (86.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.733     4.386    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.510    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 10.997    

Slack (MET) :             11.082ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.704ns (13.229%)  route 4.618ns (86.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.646     4.299    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.423 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.423    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 11.082    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.107ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.064ns (20.205%)  route 4.202ns (79.795%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.013     4.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.178    15.475    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.077    15.552    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                 11.107    

Slack (MET) :             11.119ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.064ns (20.236%)  route 4.194ns (79.764%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.005     4.313    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.437    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.178    15.475    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    15.556    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.556    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                 11.119    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.062ns (21.442%)  route 3.891ns (78.558%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.390     2.025    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X39Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.175 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.544     2.719    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.332     3.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.957     4.008    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.132 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.132    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.178    15.474    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.029    15.503    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 11.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.529%)  route 0.155ns (45.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.131    -0.271    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.226 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.530    
                         clock uncertainty            0.178    -0.352    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.092    -0.260    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.159%)  route 0.121ns (34.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.121    -0.294    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.195    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.280    -0.506    
                         clock uncertainty            0.178    -0.328    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.091    -0.237    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.769%)  route 0.112ns (31.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.282    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.099    -0.183 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121    -0.227    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.386%)  route 0.104ns (31.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.310    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.098    -0.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.091    -0.258    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.119    -0.296    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.244    -0.544    
                         clock uncertainty            0.178    -0.366    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.017    -0.349    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.183    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X42Y97         FDSE (Hold_fdse_C_D)         0.121    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.228    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.880%)  route 0.331ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562    -0.568    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.331    -0.096    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.867    -0.777    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.515    
                         clock uncertainty            0.178    -0.338    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.155    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.563    -0.567    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.341    -0.085    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.875    -0.769    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.507    
                         clock uncertainty            0.178    -0.330    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.147    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.317ns (36.021%)  route 2.339ns (63.979%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.464     2.689    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.813 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.813    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.133    
                         clock uncertainty           -0.142     3.991    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.031     4.022    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.317ns (35.964%)  route 2.345ns (64.036%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.470     2.694    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124     2.818 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.818    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.631     4.156    
                         clock uncertainty           -0.142     4.014    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031     4.045    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.317ns (37.554%)  route 2.190ns (62.446%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.315     2.539    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.663 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.663    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.554     3.525    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.093    
                         clock uncertainty           -0.142     3.951    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.031     3.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.190ns (59.716%)  route 0.128ns (40.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.128    -0.280    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.049    -0.231 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.260    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.285    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.070    -0.348    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.249    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.245    -0.546    
                         clock uncertainty            0.142    -0.403    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.091    -0.312    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.667%)  route 0.141ns (40.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y70         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.245    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.248ns (67.255%)  route 0.121ns (32.745%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.580    -0.550    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/Q
                         net (fo=16, routed)          0.121    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.181 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.134    -0.259    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.707%)  route 0.124ns (49.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.296    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.017    -0.376    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.462%)  route 0.207ns (52.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.207    -0.203    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.046    -0.157 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.280    -0.515    
                         clock uncertainty            0.142    -0.372    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.107    -0.265    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.181    -0.223    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.245    -0.546    
                         clock uncertainty            0.142    -0.403    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.066    -0.337    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.198    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.043    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.131    -0.275    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.192%)  route 0.200ns (51.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.200    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.259    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107    -0.285    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.076    -0.330    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.115    39.031    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.862    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.076ns (17.038%)  route 5.239ns (82.962%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 39.682 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.069    -0.802    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.678 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.262    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.386 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.679    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.803 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.834    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.958 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.425    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.549 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.439     3.988    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.563    39.682    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]/C
                         clock pessimism             -0.536    39.147    
                         clock uncertainty           -0.115    39.031    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    38.862    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.891ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.076ns (17.098%)  route 5.217ns (82.902%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.425     3.951    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.536    39.163    
                         clock uncertainty           -0.115    39.048    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.843    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                 34.891    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.076ns (17.521%)  route 5.065ns (82.479%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.741    -2.342    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X40Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.886 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[0]/Q
                         net (fo=3, routed)           1.061    -0.825    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124    -0.701 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.940     0.239    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     0.363 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.292     0.656    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.780 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.031     1.811    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     1.935 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.468     2.402    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.526 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.273     3.799    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]/C
                         clock pessimism             -0.536    39.164    
                         clock uncertainty           -0.115    39.049    
    SLICE_X40Y49         FDRE (Setup_fdre_C_CE)      -0.205    38.844    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                 35.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.226    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[25]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.284    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.225    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.072    -0.295    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.113    -0.241    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.115    -0.351    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.022    -0.329    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.048    -0.160 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.212    -0.476    
                         clock uncertainty            0.115    -0.360    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.107    -0.253    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.589    -0.489    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.117    -0.208    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X43Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.859    -0.264    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X43Y50         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.212    -0.476    
                         clock uncertainty            0.115    -0.360    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091    -0.269    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.023    -0.344    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.355%)  route 0.169ns (47.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[14]/Q
                         net (fo=3, routed)           0.169    -0.175    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][14]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.130 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[18]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
                         clock pessimism             -0.188    -0.447    
                         clock uncertainty            0.115    -0.331    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092    -0.239    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.186    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.046    -0.110 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[22]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.115    -0.351    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131    -0.220    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/Q
                         net (fo=1, routed)           0.119    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[28]
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.017    -0.350    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.153    -0.168    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X37Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.115    -0.353    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070    -0.283    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       10.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.704ns (12.998%)  route 4.712ns (87.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.741     4.393    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.517    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.704ns (13.017%)  route 4.704ns (86.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.733     4.386    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.510    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 10.997    

Slack (MET) :             11.082ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.704ns (13.229%)  route 4.618ns (86.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[7]/Q
                         net (fo=12, routed)          3.971     3.529    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.653 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.646     4.299    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.124     4.423 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.423    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 11.082    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.890ns (18.503%)  route 3.920ns (81.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.661    -0.914    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y51         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]/Q
                         net (fo=5, routed)           0.840     0.445    linebuffer_test_i/o_buf_controller/inst/h_count_reg[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.124     0.569 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.433     1.002    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.126 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.961     2.086    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.124     2.210 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.686     3.896    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.501    15.139    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                         clock pessimism              0.454    15.593    
                         clock uncertainty           -0.178    15.415    
    SLICE_X35Y39         FDRE (Setup_fdre_C_R)       -0.429    14.986    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.107ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.064ns (20.205%)  route 4.202ns (79.795%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.013     4.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.445    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.178    15.475    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.077    15.552    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                 11.107    

Slack (MET) :             11.119ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.064ns (20.236%)  route 4.194ns (79.764%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 15.198 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.908     2.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.152     2.696 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.281     2.977    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.309 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           1.005     4.313    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.437 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.437    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.561    15.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.653    
                         clock uncertainty           -0.178    15.475    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.081    15.556    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.556    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                 11.119    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.062ns (21.442%)  route 3.891ns (78.558%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.754    -0.821    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y41         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=18, routed)          2.390     2.025    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X39Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.175 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.544     2.719    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.332     3.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.957     4.008    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.132 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.132    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.178    15.474    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.029    15.503    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 11.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.529%)  route 0.155ns (45.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[4]_i_1__0_n_0
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X42Y98         FDSE (Hold_fdse_C_D)         0.121    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.131    -0.271    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X40Y90         LUT5 (Prop_lut5_I3_O)        0.045    -0.226 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.530    
                         clock uncertainty            0.178    -0.352    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.092    -0.260    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.159%)  route 0.121ns (34.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.121    -0.294    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.099    -0.195 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.195    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.280    -0.506    
                         clock uncertainty            0.178    -0.328    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.091    -0.237    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.247ns (68.769%)  route 0.112ns (31.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.282    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.099    -0.183 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.121    -0.227    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.386%)  route 0.104ns (31.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.587    -0.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.310    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y90         LUT5 (Prop_lut5_I0_O)        0.098    -0.212 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X43Y90         FDRE (Hold_fdre_C_D)         0.091    -0.258    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.119    -0.296    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_1_reg_n_0
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.244    -0.544    
                         clock uncertainty            0.178    -0.366    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.017    -0.349    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.183    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y97         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X42Y97         FDSE (Hold_fdse_C_D)         0.121    -0.226    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.228    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.880%)  route 0.331ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562    -0.568    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.331    -0.096    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.867    -0.777    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.515    
                         clock uncertainty            0.178    -0.338    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.155    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.261%)  route 0.341ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.563    -0.567    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X35Y39         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.341    -0.085    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.875    -0.769    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.261    -0.507    
                         clock uncertainty            0.178    -0.330    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.147    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.317ns (36.021%)  route 2.339ns (63.979%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.464     2.689    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.813 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.813    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.133    
                         clock uncertainty           -0.142     3.991    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.031     4.022    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.317ns (35.964%)  route 2.345ns (64.036%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.470     2.694    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124     2.818 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.818    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.631     4.156    
                         clock uncertainty           -0.142     4.014    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031     4.045    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.317ns (37.554%)  route 2.190ns (62.446%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 3.525 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.899     0.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.324     0.798 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.676     1.474    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.300     2.100    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.224 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.315     2.539    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.124     2.663 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.663    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.554     3.525    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.093    
                         clock uncertainty           -0.142     3.951    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.031     3.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.087ns (34.456%)  route 2.068ns (65.544%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.530     2.311    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.087ns (36.655%)  route 1.878ns (63.345%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.496     0.071    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.296     0.367 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.274     0.641    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     0.765 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.469     1.234    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.358 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.298     1.657    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.781 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.341     2.122    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.553     3.524    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.607     4.130    
                         clock uncertainty           -0.142     3.988    
    SLICE_X41Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.783    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.190ns (59.716%)  route 0.128ns (40.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[3]/Q
                         net (fo=1, routed)           0.128    -0.280    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[3]
    SLICE_X41Y68         LUT3 (Prop_lut3_I2_O)        0.049    -0.231 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.260    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.285    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.070    -0.348    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.249    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.245    -0.546    
                         clock uncertainty            0.142    -0.403    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.091    -0.312    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.667%)  route 0.141ns (40.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y70         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/Q
                         net (fo=5, routed)           0.141    -0.245    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.248ns (67.255%)  route 0.121ns (32.745%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.580    -0.550    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[1]/Q
                         net (fo=16, routed)          0.121    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut[5]_i_2_n_0
    SLICE_X42Y69         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.181 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.134    -0.259    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.707%)  route 0.124ns (49.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.296    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.017    -0.376    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.462%)  route 0.207ns (52.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.207    -0.203    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y68         LUT3 (Prop_lut3_I2_O)        0.046    -0.157 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.280    -0.515    
                         clock uncertainty            0.142    -0.372    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.107    -0.265    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.584    -0.546    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.181    -0.223    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.853    -0.791    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.245    -0.546    
                         clock uncertainty            0.142    -0.403    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.066    -0.337    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.198    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.043    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.131    -0.275    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.192%)  route 0.200ns (51.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.200    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.259    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107    -0.285    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.201    -0.207    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.076    -0.330    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 0.642ns (8.950%)  route 6.531ns (91.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.540     8.109    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y13          LUT1 (Prop_lut1_I0_O)        0.124     8.233 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.991    10.224    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y0           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.548    12.740    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y0           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X1Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    12.343    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 0.642ns (8.950%)  route 6.531ns (91.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.540     8.109    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X8Y13          LUT1 (Prop_lut1_I0_O)        0.124     8.233 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.991    10.224    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y0           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.548    12.740    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y0           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X1Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    12.343    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.642ns (9.277%)  route 6.278ns (90.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.809     9.971    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X15Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.642ns (9.277%)  route 6.278ns (90.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.809     9.971    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X15Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.642ns (9.277%)  route 6.278ns (90.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.809     9.971    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X15Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.642ns (9.277%)  route 6.278ns (90.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.809     9.971    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X15Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.642ns (9.239%)  route 6.307ns (90.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.838    10.000    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y13          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.542    12.734    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y13          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X1Y13          FDPE (Recov_fdpe_C_PRE)     -0.359    12.337    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.642ns (9.239%)  route 6.307ns (90.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.838    10.000    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y13          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.542    12.734    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y13          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X1Y13          FDPE (Recov_fdpe_C_PRE)     -0.359    12.337    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.642ns (9.387%)  route 6.198ns (90.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.728     9.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y19          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.536    12.728    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y19          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X0Y19          FDPE (Recov_fdpe_C_PRE)     -0.361    12.329    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.642ns (9.387%)  route 6.198ns (90.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y55         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.469     8.038    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X10Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.162 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.728     9.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y19          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.536    12.728    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y19          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X0Y19          FDPE (Recov_fdpe_C_PRE)     -0.319    12.371    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  2.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y46         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.067 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.187     1.254    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X31Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y46         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.067 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.187     1.254    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X31Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y46         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.067 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.187     1.254    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X31Y50         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y50         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y46         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.067 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.187     1.254    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X31Y50         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y50         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.077    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.189    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y10          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.849     1.219    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y10          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.189    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y10          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.849     1.219    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y10          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.189    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y10          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.849     1.219    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y10          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.189    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y10          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.849     1.219    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y10          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.581     0.922    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.126     1.189    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y10          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.849     1.219    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y10          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.593     0.934    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y2          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.075 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.203    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X42Y1          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.862     1.232    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y1          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.950    
    SLICE_X42Y1          FDCE (Remov_fdce_C_CLR)     -0.067     0.883    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.321    





