{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708318333543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318333544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:52:13 2024 " "Processing started: Mon Feb 19 12:52:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318333544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708318333544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu8 -c cpu8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu8 -c cpu8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708318333544 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE75F29C8 Cyclone IV E Cyclone IV " "Overriding device family setting Cyclone IV -- part EP4CE75F29C8 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone IV\" " "set_global_assignment -name FAMILY \"Cyclone IV\"" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1708318333678 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Quartus II" 0 -1 1708318333678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708318333895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/top.v 1 1 " "Found 1 design units, including 1 entities, in source file top/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top/top.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RAM.v(56) " "Verilog HDL warning at RAM.v(56): extended using \"x\" or \"z\"" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318333939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file top/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pc.v(17) " "Verilog HDL warning at pc.v(17): extended using \"x\" or \"z\"" {  } { { "top/pc.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/pc.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318333940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file top/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "top/pc.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/out.v 1 1 " "Found 1 design units, including 1 entities, in source file top/out.v" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "top/out.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/mar.v 1 1 " "Found 1 design units, including 1 entities, in source file top/mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(34) " "Verilog HDL warning at IR.v(34): extended using \"x\" or \"z\"" {  } { { "top/IR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/IR.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318333947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file top/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "top/IR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/flag.v 1 1 " "Found 1 design units, including 1 entities, in source file top/flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "top/flag.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file top/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "top/CU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(30) " "Verilog HDL warning at ALU.v(30): extended using \"x\" or \"z\"" {  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318333954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file top/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "A_reg.v(16) " "Verilog HDL warning at A_reg.v(16): extended using \"x\" or \"z\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318333956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/a_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file top/a_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_reg " "Found entity 1: A_reg" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu8 " "Found entity 1: cpu8" {  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inpll.v 1 1 " "Found 1 design units, including 1 entities, in source file inpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 inpll " "Found entity 1: inpll" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(2680) " "Verilog HDL Declaration information at alta_sim.v(2680): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2680 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708318333965 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alta_sim.v(3580) " "Verilog HDL warning at alta_sim.v(3580): extended using \"x\" or \"z\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3580 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708318333967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(3631) " "Verilog HDL Declaration information at alta_sim.v(3631): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3631 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708318333967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v 54 54 " "Found 54 design units, including 54 entities, in source file /supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 alta_slice " "Found entity 1: alta_slice" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "2 alta_clkenctrl_rst " "Found entity 2: alta_clkenctrl_rst" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "3 alta_clkenctrl " "Found entity 3: alta_clkenctrl" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "4 alta_asyncctrl " "Found entity 4: alta_asyncctrl" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "5 alta_syncctrl " "Found entity 5: alta_syncctrl" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "6 alta_io_gclk " "Found entity 6: alta_io_gclk" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "7 alta_gclksel " "Found entity 7: alta_gclksel" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "8 alta_gclkgen " "Found entity 8: alta_gclkgen" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "9 alta_gclkgen0 " "Found entity 9: alta_gclkgen0" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "10 alta_gclkgen2 " "Found entity 10: alta_gclkgen2" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "11 alta_io " "Found entity 11: alta_io" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "12 alta_rio " "Found entity 12: alta_rio" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "13 alta_srff " "Found entity 13: alta_srff" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "14 alta_dff " "Found entity 14: alta_dff" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "15 alta_ufm_gddd " "Found entity 15: alta_ufm_gddd" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "16 alta_dff_stall " "Found entity 16: alta_dff_stall" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "17 alta_srlat " "Found entity 17: alta_srlat" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "18 alta_dio " "Found entity 18: alta_dio" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "19 alta_ufms " "Found entity 19: alta_ufms" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "20 alta_ufms_sim " "Found entity 20: alta_ufms_sim" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "21 alta_pll " "Found entity 21: alta_pll" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "22 alta_pllx " "Found entity 22: alta_pllx" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "23 pll_clk_trim " "Found entity 23: pll_clk_trim" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 1947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "24 alta_pllv " "Found entity 24: alta_pllv" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 1961 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "25 alta_pllve " "Found entity 25: alta_pllve" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "26 alta_sram " "Found entity 26: alta_sram" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "27 alta_dpram16x4 " "Found entity 27: alta_dpram16x4" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "28 alta_spram16x4 " "Found entity 28: alta_spram16x4" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "29 alta_wram " "Found entity 29: alta_wram" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "30 alta_bram_pulse_generator " "Found entity 30: alta_bram_pulse_generator" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "31 alta_bram " "Found entity 31: alta_bram" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "32 alta_ram4k " "Found entity 32: alta_ram4k" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "33 alta_boot " "Found entity 33: alta_boot" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "34 alta_osc " "Found entity 34: alta_osc" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "35 alta_ufml " "Found entity 35: alta_ufml" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "36 alta_jtag " "Found entity 36: alta_jtag" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "37 alta_mult " "Found entity 37: alta_mult" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "38 alta_dff_en " "Found entity 38: alta_dff_en" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "39 alta_multm_add " "Found entity 39: alta_multm_add" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2901 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "40 alta_multm " "Found entity 40: alta_multm" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "41 alta_i2c " "Found entity 41: alta_i2c" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "42 alta_spi " "Found entity 42: alta_spi" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "43 alta_irda " "Found entity 43: alta_irda" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "44 alta_bram9k " "Found entity 44: alta_bram9k" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "45 alta_ram9k " "Found entity 45: alta_ram9k" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "46 alta_mcu " "Found entity 46: alta_mcu" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "47 alta_mcu_m3 " "Found entity 47: alta_mcu_m3" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 3841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "48 alta_remote " "Found entity 48: alta_remote" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "49 alta_saradc " "Found entity 49: alta_saradc" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "50 alta_gclksw " "Found entity 50: alta_gclksw" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4030 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "51 alta_rv32 " "Found entity 51: alta_rv32" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "52 alta_adc " "Found entity 52: alta_adc" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "53 alta_dac " "Found entity 53: alta_dac" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""} { "Info" "ISGN_ENTITY_NAME" "54 alta_cmp " "Found entity 54: alta_cmp" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 4219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708318333970 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout0 inpll.v(28) " "Verilog HDL Implicit Net warning at inpll.v(28): created implicit net for \"inpll_clkout0\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout1 inpll.v(29) " "Verilog HDL Implicit Net warning at inpll.v(29): created implicit net for \"inpll_clkout1\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout2 inpll.v(30) " "Verilog HDL Implicit Net warning at inpll.v(30): created implicit net for \"inpll_clkout2\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_clkout3 inpll.v(31) " "Verilog HDL Implicit Net warning at inpll.v(31): created implicit net for \"inpll_clkout3\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpll_lock inpll.v(32) " "Verilog HDL Implicit Net warning at inpll.v(32): created implicit net for \"inpll_lock\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(165) " "Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for \"ena_reg\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_int alta_sim.v(189) " "Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for \"ena_int\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(190) " "Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for \"ena_reg\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_h alta_sim.v(460) " "Verilog HDL Implicit Net warning at alta_sim.v(460): created implicit net for \"outreg_h\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_l alta_sim.v(461) " "Verilog HDL Implicit Net warning at alta_sim.v(461): created implicit net for \"outreg_l\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 461 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_h alta_sim.v(469) " "Verilog HDL Implicit Net warning at alta_sim.v(469): created implicit net for \"oe_reg_h\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 469 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_l alta_sim.v(470) " "Verilog HDL Implicit Net warning at alta_sim.v(470): created implicit net for \"oe_reg_l\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 470 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dffOut alta_sim.v(2897) " "Verilog HDL Implicit Net warning at alta_sim.v(2897): created implicit net for \"dffOut\"" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2897 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333974 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mar_bus_4 packed MAR.v(16) " "Verilog HDL Port Declaration warning at MAR.v(16): data type declaration for \"mar_bus_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318333986 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mar_bus_4 MAR.v(11) " "HDL info at MAR.v(11): see declaration for object \"mar_bus_4\"" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333986 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mar_add_4 packed MAR.v(17) " "Verilog HDL Port Declaration warning at MAR.v(17): data type declaration for \"mar_add_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318333986 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mar_add_4 MAR.v(12) " "HDL info at MAR.v(12): see declaration for object \"mar_add_4\"" {  } { { "top/MAR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/MAR.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333986 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ram_bus_8 packed RAM.v(20) " "Verilog HDL Port Declaration warning at RAM.v(20): data type declaration for \"ram_bus_8\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318333986 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram_bus_8 RAM.v(16) " "HDL info at RAM.v(16): see declaration for object \"ram_bus_8\"" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333986 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ram_add_4 packed RAM.v(19) " "Verilog HDL Port Declaration warning at RAM.v(19): data type declaration for \"ram_add_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1708318333986 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram_add_4 RAM.v(14) " "HDL info at RAM.v(14): see declaration for object \"ram_add_4\"" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318333987 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alta_bram_pulse_generator alta_sim.v(2390) " "Verilog HDL Parameter Declaration warning at alta_sim.v(2390): Parameter Declaration in module \"alta_bram_pulse_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 2390 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1708318333989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu8 " "Elaborating entity \"cpu8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708318334017 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led cpu8.v(4) " "Output port \"led\" at cpu8.v(4) has no driver" {  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1708318334018 "|cpu8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inpll inpll:pll_inst " "Elaborating entity \"inpll\" for hierarchy \"inpll:pll_inst\"" {  } { { "cpu8.v" "pll_inst" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alta_pllx inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "Elaborating entity \"alta_pllx\" for hierarchy \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\"" {  } { { "inpll.v" "inpll_F12874A2" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top " "Elaborating entity \"top\" for hierarchy \"top:top\"" {  } { { "cpu8.v" "top" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU top:top\|CU:CU " "Elaborating entity \"CU\" for hierarchy \"top:top\|CU:CU\"" {  } { { "top/top.v" "CU" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CU.v(47) " "Verilog HDL assignment warning at CU.v(47): truncated value with size 32 to match size of target (3)" {  } { { "top/CU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/CU.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708318334057 "|cpu8|top:top|CU:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg top:top\|A_reg:regA " "Elaborating entity \"A_reg\" for hierarchy \"top:top\|A_reg:regA\"" {  } { { "top/top.v" "regA" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top:top\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"top:top\|ALU:ALU\"" {  } { { "top/top.v" "ALU" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR top:top\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"top:top\|IR:IR\"" {  } { { "top/top.v" "IR" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_add_s IR.v(17) " "Verilog HDL or VHDL warning at IR.v(17): object \"ir_add_s\" assigned a value but never read" {  } { { "top/IR.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/IR.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708318334126 "|cpu8|top:top|IR:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR top:top\|MAR:MAR " "Elaborating entity \"MAR\" for hierarchy \"top:top\|MAR:MAR\"" {  } { { "top/top.v" "MAR" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc top:top\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"top:top\|pc:pc\"" {  } { { "top/top.v" "pc" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pc.v(27) " "Verilog HDL assignment warning at pc.v(27): truncated value with size 32 to match size of target (4)" {  } { { "top/pc.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/pc.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708318334139 "|cpu8|top:top|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM top:top\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"top:top\|RAM:RAM\"" {  } { { "top/top.v" "RAM" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag top:top\|flag:flagA " "Elaborating entity \"flag\" for hierarchy \"top:top\|flag:flagA\"" {  } { { "top/top.v" "flagA" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out top:top\|out:out " "Elaborating entity \"out\" for hierarchy \"top:top\|out:out\"" {  } { { "top/top.v" "out" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708318334166 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1708318334212 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "alta_pllx:inpll_F12874A2 " "Partition \"alta_pllx:inpll_F12874A2\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Quartus II" 0 -1 1708318334212 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1708318334212 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1708318334212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1708318334447 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "6 2 " "Using 6 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1708318334455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1708318335527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1708318335527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:52:15 2024 " "Processing started: Mon Feb 19 12:52:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1708318335527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1708318335527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=alta_pllx:inpll_F12874A2 cpu8 -c cpu8 " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=alta_pllx:inpll_F12874A2 cpu8 -c cpu8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1708318335527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1708318335554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1708318335554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:52:15 2024 " "Processing started: Mon Feb 19 12:52:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1708318335554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1708318335554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top cpu8 -c cpu8 " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top cpu8 -c cpu8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1708318335554 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "top:top\|ALU:ALU\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"top:top\|ALU:ALU\|Add1\"" {  } { { "top/ALU.v" "Add1" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1708318336670 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1708318336670 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "Limiting DSP block usage to 0 DSP block(s) for the partition inpll:pll_inst\|alta_pllx:inpll_F12874A2" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 1 1708318336722 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the inpll:pll_inst\|alta_pllx:inpll_F12874A2" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 1 1708318336734 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the inpll:pll_inst\|alta_pllx:inpll_F12874A2" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 1 1708318336734 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "alta_pllx:inpll_F12874A2 " "Starting Logic Optimization and Technology Mapping for Partition alta_pllx:inpll_F12874A2" {  } { { "inpll.v" "inpll_F12874A2" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 33 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1708318336790 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 1 1708318336790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top\|ALU:ALU\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"top:top\|ALU:ALU\|lpm_add_sub:Add1\"" {  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top\|ALU:ALU\|lpm_add_sub:Add1 " "Instantiated megafunction \"top:top\|ALU:ALU\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318336920 ""}  } { { "top/ALU.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1708318336920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "alta_pllx:inpll_F12874A2 " "Timing-Driven Synthesis is running on partition \"alta_pllx:inpll_F12874A2\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1708318336977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dui " "Found entity 1: add_sub_dui" {  } { { "db/add_sub_dui.tdf" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/db/add_sub_dui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1708318337116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1708318337116 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition Top " "Limiting DSP block usage to 0 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1708318337416 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1708318337447 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Quartus II" 0 0 1708318337447 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 1 1708318337586 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1708318337586 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 0 1708318337587 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[0\] top:top\|out:out\|out_io\[0\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[0\]\" to the node \"top:top\|out:out\|out_io\[0\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[1\] top:top\|out:out\|out_io\[1\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[1\]\" to the node \"top:top\|out:out\|out_io\[1\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[2\] top:top\|out:out\|out_io\[2\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[2\]\" to the node \"top:top\|out:out\|out_io\[2\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[3\] top:top\|out:out\|out_io\[3\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[3\]\" to the node \"top:top\|out:out\|out_io\[3\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[4\] top:top\|out:out\|out_io\[4\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[4\]\" to the node \"top:top\|out:out\|out_io\[4\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[5\] top:top\|out:out\|out_io\[5\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[5\]\" to the node \"top:top\|out:out\|out_io\[5\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[6\] top:top\|out:out\|out_io\[6\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[6\]\" to the node \"top:top\|out:out\|out_io\[6\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "top:top\|A_reg:regB\|a_bus\[7\] top:top\|out:out\|out_io\[7\] " "Removed fan-out from the always-disabled I/O buffer \"top:top\|A_reg:regB\|a_bus\[7\]\" to the node \"top:top\|out:out\|out_io\[7\]\"" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 0 1708318337682 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 0 1708318337682 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[0\] top:top\|out:out\|out_io\[0\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[0\]\" to the node \"top:top\|out:out\|out_io\[0\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[1\] top:top\|out:out\|out_io\[1\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[1\]\" to the node \"top:top\|out:out\|out_io\[1\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[2\] top:top\|out:out\|out_io\[2\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[2\]\" to the node \"top:top\|out:out\|out_io\[2\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[3\] top:top\|out:out\|out_io\[3\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[3\]\" to the node \"top:top\|out:out\|out_io\[3\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[4\] top:top\|out:out\|out_io\[4\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[4\]\" to the node \"top:top\|out:out\|out_io\[4\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[5\] top:top\|out:out\|out_io\[5\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[5\]\" to the node \"top:top\|out:out\|out_io\[5\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[6\] top:top\|out:out\|out_io\[6\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[6\]\" to the node \"top:top\|out:out\|out_io\[6\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "top:top\|A_reg:regA\|a_bus\[7\] top:top\|out:out\|out_io\[7\] " "Converted the fan-out from the tri-state buffer \"top:top\|A_reg:regA\|a_bus\[7\]\" to the node \"top:top\|out:out\|out_io\[7\]\" into an OR gate" {  } { { "top/A_reg.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/A_reg.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 0 1708318337685 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 0 1708318337685 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top/RAM.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/top/RAM.v" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1708318337700 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1708318337700 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1708318337985 "|cpu8|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1708318337985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1708318338142 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 1 1708318338269 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Quartus II" 0 1 1708318338269 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1708318338270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1708318338270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1708318338270 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 1 1708318338270 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 1 1708318338279 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 1 1708318338293 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 1 1708318338293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1708318338344 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1708318338344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1708318338344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1708318338344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1708318338369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:52:18 2024 " "Processing ended: Mon Feb 19 12:52:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1708318338369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1708318338369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1708318338369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1708318338369 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 0 1708318339067 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 0 1708318339637 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Quartus II" 0 0 1708318339637 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 inpll:pll_inst\|alta_pllx:inpll_F12874A2 " "   1.000 inpll:pll_inst\|alta_pllx:inpll_F12874A2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 0 1708318339637 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 0 1708318339653 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 0 1708318339727 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 0 1708318339729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1708318340000 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1708318340000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "385 " "Implemented 385 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1708318340000 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1708318340000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1708318340000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1708318340124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:52:20 2024 " "Processing ended: Mon Feb 19 12:52:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1708318340124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1708318340124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1708318340124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1708318340124 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1708318340828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/quartus_logs/cpu8.map.smsg " "Generated suppressed messages file E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/quartus_logs/cpu8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708318340939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318341021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:52:21 2024 " "Processing ended: Mon Feb 19 12:52:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318341021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318341021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318341021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708318341021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708318342981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318342982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:52:22 2024 " "Processing started: Mon Feb 19 12:52:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318342982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708318342982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off cpu8 -c cpu8 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off cpu8 -c cpu8 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708318342982 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE75F29C8 Cyclone IV E Cyclone IV " "Overriding device family setting Cyclone IV -- part EP4CE75F29C8 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone IV\" " "set_global_assignment -name FAMILY \"Cyclone IV\"" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1708318343352 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Quartus II" 0 -1 1708318343352 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318343529 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "alta_pllx:inpll_F12874A2 " "Using synthesis netlist for partition \"alta_pllx:inpll_F12874A2\"" {  } { { "inpll.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/inpll.v" 33 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318343563 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1708318343594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708318343607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708318343607 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "5 " "Found 5 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1708318343830 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "4 " "Found 4 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1708318343830 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout1~0 inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout1 " "Partition port \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout1\", driven by node \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout1~0\", does not drive logic" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 925 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1708318343830 "|cpu8|inpll:pll_inst|alta_pllx:inpll_F12874A2|clkout1"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout2~0 inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout2 " "Partition port \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout2\", driven by node \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout2~0\", does not drive logic" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 925 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1708318343830 "|cpu8|inpll:pll_inst|alta_pllx:inpll_F12874A2|clkout2"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout3~0 inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout3 " "Partition port \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout3\", driven by node \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout3~0\", does not drive logic" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 925 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1708318343830 "|cpu8|inpll:pll_inst|alta_pllx:inpll_F12874A2|clkout3"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0 inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock " "Partition port \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock\", driven by node \"inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0\", does not drive logic" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 926 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1708318343830 "|cpu8|inpll:pll_inst|alta_pllx:inpll_F12874A2|lock"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1708318343830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708318343886 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708318343886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708318343886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708318343886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318344004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:52:24 2024 " "Processing ended: Mon Feb 19 12:52:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318344004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318344004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318344004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708318344004 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE75F29C8 Cyclone IV E Cyclone IV " "Overriding device family setting Cyclone IV -- part EP4CE75F29C8 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone IV\" " "set_global_assignment -name FAMILY \"Cyclone IV\"" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1708318345694 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Quartus II" 0 -1 1708318345694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708318345695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318345695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:52:25 2024 " "Processing started: Mon Feb 19 12:52:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318345695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708318345695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu8 -c cpu8 --check_ios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu8 -c cpu8 --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708318345696 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708318345773 ""}
{ "Info" "0" "" "Project  = cpu8" {  } {  } 0 0 "Project  = cpu8" 0 0 "Fitter" 0 0 1708318345773 ""}
{ "Info" "0" "" "Revision = cpu8" {  } {  } 0 0 "Revision = cpu8" 0 0 "Fitter" 0 0 1708318345773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1708318345823 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu8 EP4CE75F29C8 " "Selected device EP4CE75F29C8 for design \"cpu8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708318345836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708318345878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708318345878 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1708318345970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318346986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318346986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318346986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8 " "Device EP4CE115F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318346986 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708318346986 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318346988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318346988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318346988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318346988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 597 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318346988 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708318346988 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708318346990 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led " "Pin led not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { led } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 4 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[0\] " "Pin gpio\[0\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[1\] " "Pin gpio\[1\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[2\] " "Pin gpio\[2\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[3\] " "Pin gpio\[3\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[4\] " "Pin gpio\[4\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[5\] " "Pin gpio\[5\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[6\] " "Pin gpio\[6\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[7\] " "Pin gpio\[7\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 2 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { rst_n } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 3 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318348104 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1708318348104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout0~0  " "Automatically promoted node inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708318348212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0 " "Destination node inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 926 -1 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inpll:pll_inst|alta_pllx:inpll_F12874A2|lock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1708318348212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1708318348212 ""}  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 925 -1 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inpll:pll_inst|alta_pllx:inpll_F12874A2|clkout0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708318348212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708318348212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0 " "Destination node inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 926 -1 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inpll:pll_inst|alta_pllx:inpll_F12874A2|lock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1708318348212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1708318348212 ""}  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 3 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 583 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708318348212 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 1 9 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 1 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1708318348270 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1708318348270 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708318348270 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 49 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 59 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 47 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 59 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 57 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318348271 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1708318348271 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708318348271 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708318349182 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G6 " "Pin clk uses I/O standard 3.3-V LVTTL at G6" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 2 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1708318349271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL J1 " "Pin rst_n uses I/O standard 3.3-V LVTTL at J1" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { rst_n } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 3 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1708318349271 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1708318349271 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1708318349347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318349375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:52:29 2024 " "Processing ended: Mon Feb 19 12:52:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318349375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318349375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318349375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708318349375 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE75F29C8 Cyclone IV E Cyclone IV " "Overriding device family setting Cyclone IV -- part EP4CE75F29C8 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone IV\" " "set_global_assignment -name FAMILY \"Cyclone IV\"" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1708318351369 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Fitter" 0 -1 1708318351369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708318351371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318351371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:52:31 2024 " "Processing started: Mon Feb 19 12:52:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318351371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708318351371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu8 -c cpu8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu8 -c cpu8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708318351371 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708318351460 ""}
{ "Info" "0" "" "Project  = cpu8" {  } {  } 0 0 "Project  = cpu8" 0 0 "Fitter" 0 0 1708318351460 ""}
{ "Info" "0" "" "Revision = cpu8" {  } {  } 0 0 "Revision = cpu8" 0 0 "Fitter" 0 0 1708318351460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1708318351521 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu8 EP4CE75F29C8 " "Selected device EP4CE75F29C8 for design \"cpu8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708318351534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708318351580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708318351581 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1708318351696 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1708318351696 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318352150 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318352150 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318352150 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8 " "Device EP4CE115F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708318352150 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708318352150 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318352152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318352152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318352152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318352152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 597 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708318352152 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708318352152 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708318352153 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led " "Pin led not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { led } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 4 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[0\] " "Pin gpio\[0\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[1\] " "Pin gpio\[1\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[2\] " "Pin gpio\[2\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[3\] " "Pin gpio\[3\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[4\] " "Pin gpio\[4\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[5\] " "Pin gpio\[5\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[6\] " "Pin gpio\[6\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[7\] " "Pin gpio\[7\] not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 6 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 2 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { rst_n } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 3 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708318353669 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1708318353669 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu8.sdc " "Reading SDC File: 'cpu8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1708318353885 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu8_derate.sdc " "Reading SDC File: 'cpu8_derate.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1708318353887 ""}
{ "Warning" "WSTA_OPTIMISTIC_TIMING_DERATE_FACTOR" "-early 2.0 greater " "Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis." {  } {  } 0 332190 "Using the %1!s! option with a derate factor of %2!s!, i.e., %3!s! than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis." 0 0 "Fitter" 0 -1 1708318353889 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708318353889 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708318353895 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708318353895 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1708318353896 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1708318353896 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1708318353896 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1708318353896 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1708318353896 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708318353896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout0~0  " "Automatically promoted node inpll:pll_inst\|alta_pllx:inpll_F12874A2\|clkout0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708318353925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0 " "Destination node inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 926 -1 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inpll:pll_inst|alta_pllx:inpll_F12874A2|lock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1708318353925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1708318353925 ""}  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 925 -1 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inpll:pll_inst|alta_pllx:inpll_F12874A2|clkout0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 568 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708318353925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708318353925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0 " "Destination node inpll:pll_inst\|alta_pllx:inpll_F12874A2\|lock~0" {  } { { "../../../Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" "" { Text "E:/Supra-2023.02.b0-7773ca8a-win32-all/etc/arch/rodinia/alta_sim.v" 926 -1 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inpll:pll_inst|alta_pllx:inpll_F12874A2|lock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1708318353925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1708318353925 ""}  } { { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 3 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 583 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708318353925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708318354233 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708318354235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708318354235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708318354237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708318354239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708318354241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708318354241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708318354242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708318354243 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1708318354245 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708318354245 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 1 9 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 1 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1708318354247 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1708318354247 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708318354247 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 49 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 59 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 47 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 59 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 57 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708318354248 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1708318354248 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708318354248 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1708318354277 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1708318354815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708318354842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708318356899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708318357127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708318357150 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708318362546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708318362546 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1708318362547 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1708318362749 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 168 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 168 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1708318365878 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Starting physical synthesis algorithm logic replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1708318365879 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 152 " "Physical synthesis algorithm logic replication complete: estimated slack improvement of 152 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1708318367353 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1708318367575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708318368178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1708318369998 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708318369998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708318375441 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1708318375466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708318375543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708318375816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708318375879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708318376206 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708318376622 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL AB4 " "Pin clk uses I/O standard 3.3-V LVTTL at AB4" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 2 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1708318377796 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL J1 " "Pin rst_n uses I/O standard 3.3-V LVTTL at J1" {  } { { "e:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii/quartus/bin64/pin_planner.ppl" { rst_n } } } { "cpu8.v" "" { Text "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/cpu8.v" 3 0 0 } } { "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1708318377796 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1708318377796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/quartus_logs/cpu8.fit.smsg " "Generated suppressed messages file E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/quartus_logs/cpu8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708318377871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5609 " "Peak virtual memory: 5609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318378352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:52:58 2024 " "Processing ended: Mon Feb 19 12:52:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318378352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318378352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318378352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708318378352 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Assembler FLOW_DISABLE_ASSEMBLER " "Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Fitter" 0 -1 1708318379081 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Fitter" 0 -1 1708318379081 ""}
{ "Warning" "WACF_DEV_FAM_CONFLICT" "EP4CE75F29C8 Cyclone IV E Cyclone IV " "Overriding device family setting Cyclone IV -- part EP4CE75F29C8 belongs to device family Cyclone IV E" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name FAMILY \"Cyclone IV\" " "set_global_assignment -name FAMILY \"Cyclone IV\"" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1708318380382 ""}  } {  } 0 125096 "Overriding device family setting %3!s! -- part %1!s! belongs to device family %2!s!" 0 0 "Fitter" 0 -1 1708318380382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708318380383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318380383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:53:00 2024 " "Processing started: Mon Feb 19 12:53:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318380383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708318380383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu8 -c cpu8 " "Command: quartus_sta cpu8 -c cpu8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708318380384 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1708318380471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708318382695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1708318382747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1708318382748 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu8.sdc " "Reading SDC File: 'cpu8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1708318382978 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu8_derate.sdc " "Reading SDC File: 'cpu8_derate.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1708318382981 ""}
{ "Warning" "WSTA_OPTIMISTIC_TIMING_DERATE_FACTOR" "-early 2.0 greater " "Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis." {  } {  } 0 332190 "Using the %1!s! option with a derate factor of %2!s!, i.e., %3!s! than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis." 0 0 "Quartus II" 0 -1 1708318382984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1708318382986 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708318382987 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708318382987 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1708318383289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383290 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1708318383291 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1708318383335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708318383432 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708318383432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.339 " "Worst-case setup slack is -15.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.339           -2364.736 clk  " "  -15.339           -2364.736 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318383434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.867 " "Worst-case hold slack is 0.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 clk  " "    0.867               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318383438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708318383440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708318383443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.974 " "Worst-case minimum pulse width slack is -3.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.974            -785.190 clk  " "   -3.974            -785.190 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318383444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318383444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708318383803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1708318383857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1708318384282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708318384370 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708318384370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.655 " "Worst-case setup slack is -14.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.655           -2253.666 clk  " "  -14.655           -2253.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318384373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.774 " "Worst-case hold slack is 0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 clk  " "    0.774               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318384377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708318384380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708318384383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.974 " "Worst-case minimum pulse width slack is -3.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.974            -865.672 clk  " "   -3.974            -865.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318384386 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708318384436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708318384607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708318384607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.166 " "Worst-case setup slack is -6.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.166            -941.046 clk  " "   -6.166            -941.046 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318384611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.180 " "Worst-case hold slack is -0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.352 clk  " "   -0.180              -0.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318384617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708318384621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708318384625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -955.536 clk  " "   -3.000            -955.536 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708318384629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708318384629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708318384945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708318384945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318385046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:53:05 2024 " "Processing ended: Mon Feb 19 12:53:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318385046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318385046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318385046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708318385046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708318386838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318386838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:53:06 2024 " "Processing started: Mon Feb 19 12:53:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318386838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708318386838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu8 -c cpu8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu8 -c cpu8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708318386838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8_8_1200mv_85c_slow.vo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8_8_1200mv_85c_slow.vo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8_8_1200mv_0c_slow.vo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8_8_1200mv_0c_slow.vo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8_min_1200mv_0c_fast.vo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8_min_1200mv_0c_fast.vo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8.vo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8.vo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8_8_1200mv_85c_v_slow.sdo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8_8_1200mv_85c_v_slow.sdo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387685 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8_8_1200mv_0c_v_slow.sdo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8_8_1200mv_0c_v_slow.sdo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8_min_1200mv_0c_v_fast.sdo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8_min_1200mv_0c_v_fast.sdo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu8_v.sdo E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/ simulation " "Generated file cpu8_v.sdo in folder \"E:/desktop/cpu_8bit_fpga/cpu_8bit_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708318387850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318387914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:53:07 2024 " "Processing ended: Mon Feb 19 12:53:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318387914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318387914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318387914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708318387914 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708318388572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708318419508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708318419508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 12:53:39 2024 " "Processing started: Mon Feb 19 12:53:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708318419508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708318419508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cpu8 -c cpu8 --netlist_type=sgate " "Command: quartus_npp cpu8 -c cpu8 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708318419508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4463 " "Peak virtual memory: 4463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708318419607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 12:53:39 2024 " "Processing ended: Mon Feb 19 12:53:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708318419607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708318419607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708318419607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708318419607 ""}
