

================================================================
== Vitis HLS Report for 'convolution_1'
================================================================
* Date:           Fri Jan 24 14:42:36 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19843|    19843|  0.198 ms|  0.198 ms|  19843|  19843|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%filter_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %filter"   --->   Operation 4 'read' 'filter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %filter_read"   --->   Operation 5 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv_biases_addr = getelementptr i32 %conv_biases, i64 0, i64 %idxprom"   --->   Operation 6 'getelementptr' 'conv_biases_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%conv_biases_load = load i2 %conv_biases_addr"   --->   Operation 7 'load' 'conv_biases_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv_weights_0_0_addr = getelementptr i32 %conv_weights_0_0, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 8 'getelementptr' 'conv_weights_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_weights_0_1_addr = getelementptr i32 %conv_weights_0_1, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 9 'getelementptr' 'conv_weights_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_weights_0_2_addr = getelementptr i32 %conv_weights_0_2, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 10 'getelementptr' 'conv_weights_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv_weights_0_3_addr = getelementptr i32 %conv_weights_0_3, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 11 'getelementptr' 'conv_weights_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_weights_0_4_addr = getelementptr i32 %conv_weights_0_4, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 12 'getelementptr' 'conv_weights_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_weights_0_5_addr = getelementptr i32 %conv_weights_0_5, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 13 'getelementptr' 'conv_weights_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_weights_0_6_addr = getelementptr i32 %conv_weights_0_6, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 14 'getelementptr' 'conv_weights_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_weights_1_0_addr = getelementptr i32 %conv_weights_1_0, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 15 'getelementptr' 'conv_weights_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_weights_1_1_addr = getelementptr i32 %conv_weights_1_1, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 16 'getelementptr' 'conv_weights_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_weights_1_2_addr = getelementptr i32 %conv_weights_1_2, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 17 'getelementptr' 'conv_weights_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_weights_1_3_addr = getelementptr i32 %conv_weights_1_3, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 18 'getelementptr' 'conv_weights_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_weights_1_4_addr = getelementptr i32 %conv_weights_1_4, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 19 'getelementptr' 'conv_weights_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_weights_1_5_addr = getelementptr i32 %conv_weights_1_5, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 20 'getelementptr' 'conv_weights_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_weights_1_6_addr = getelementptr i32 %conv_weights_1_6, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 21 'getelementptr' 'conv_weights_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_weights_2_0_addr = getelementptr i32 %conv_weights_2_0, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 22 'getelementptr' 'conv_weights_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_weights_2_1_addr = getelementptr i32 %conv_weights_2_1, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 23 'getelementptr' 'conv_weights_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_weights_2_2_addr = getelementptr i32 %conv_weights_2_2, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 24 'getelementptr' 'conv_weights_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_weights_2_3_addr = getelementptr i32 %conv_weights_2_3, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 25 'getelementptr' 'conv_weights_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_weights_2_4_addr = getelementptr i32 %conv_weights_2_4, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 26 'getelementptr' 'conv_weights_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_weights_2_5_addr = getelementptr i32 %conv_weights_2_5, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 27 'getelementptr' 'conv_weights_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_weights_2_6_addr = getelementptr i32 %conv_weights_2_6, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 28 'getelementptr' 'conv_weights_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_weights_3_0_addr = getelementptr i32 %conv_weights_3_0, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 29 'getelementptr' 'conv_weights_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_weights_3_1_addr = getelementptr i32 %conv_weights_3_1, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 30 'getelementptr' 'conv_weights_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_weights_3_2_addr = getelementptr i32 %conv_weights_3_2, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 31 'getelementptr' 'conv_weights_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_weights_3_3_addr = getelementptr i32 %conv_weights_3_3, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 32 'getelementptr' 'conv_weights_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_weights_3_4_addr = getelementptr i32 %conv_weights_3_4, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 33 'getelementptr' 'conv_weights_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_weights_3_5_addr = getelementptr i32 %conv_weights_3_5, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 34 'getelementptr' 'conv_weights_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_weights_3_6_addr = getelementptr i32 %conv_weights_3_6, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 35 'getelementptr' 'conv_weights_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_weights_4_0_addr = getelementptr i32 %conv_weights_4_0, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 36 'getelementptr' 'conv_weights_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_weights_4_1_addr = getelementptr i32 %conv_weights_4_1, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 37 'getelementptr' 'conv_weights_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_weights_4_2_addr = getelementptr i32 %conv_weights_4_2, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 38 'getelementptr' 'conv_weights_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_weights_4_3_addr = getelementptr i32 %conv_weights_4_3, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 39 'getelementptr' 'conv_weights_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_weights_4_4_addr = getelementptr i32 %conv_weights_4_4, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 40 'getelementptr' 'conv_weights_4_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_weights_4_5_addr = getelementptr i32 %conv_weights_4_5, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 41 'getelementptr' 'conv_weights_4_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_weights_4_6_addr = getelementptr i32 %conv_weights_4_6, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 42 'getelementptr' 'conv_weights_4_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_weights_5_0_addr = getelementptr i32 %conv_weights_5_0, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 43 'getelementptr' 'conv_weights_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_weights_5_1_addr = getelementptr i32 %conv_weights_5_1, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 44 'getelementptr' 'conv_weights_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_weights_5_2_addr = getelementptr i32 %conv_weights_5_2, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 45 'getelementptr' 'conv_weights_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_weights_5_3_addr = getelementptr i32 %conv_weights_5_3, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 46 'getelementptr' 'conv_weights_5_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_weights_5_4_addr = getelementptr i32 %conv_weights_5_4, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 47 'getelementptr' 'conv_weights_5_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_weights_5_5_addr = getelementptr i32 %conv_weights_5_5, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 48 'getelementptr' 'conv_weights_5_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_weights_5_6_addr = getelementptr i32 %conv_weights_5_6, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 49 'getelementptr' 'conv_weights_5_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_weights_6_0_addr = getelementptr i32 %conv_weights_6_0, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 50 'getelementptr' 'conv_weights_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_weights_6_1_addr = getelementptr i32 %conv_weights_6_1, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 51 'getelementptr' 'conv_weights_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_weights_6_2_addr = getelementptr i32 %conv_weights_6_2, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 52 'getelementptr' 'conv_weights_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_weights_6_3_addr = getelementptr i32 %conv_weights_6_3, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 53 'getelementptr' 'conv_weights_6_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_weights_6_4_addr = getelementptr i32 %conv_weights_6_4, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 54 'getelementptr' 'conv_weights_6_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_weights_6_5_addr = getelementptr i32 %conv_weights_6_5, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 55 'getelementptr' 'conv_weights_6_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_weights_6_6_addr = getelementptr i32 %conv_weights_6_6, i64 0, i64 %idxprom" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 56 'getelementptr' 'conv_weights_6_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%conv_weights_0_0_load = load i2 %conv_weights_0_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 57 'load' 'conv_weights_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%conv_weights_0_1_load = load i2 %conv_weights_0_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 58 'load' 'conv_weights_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%conv_weights_0_2_load = load i2 %conv_weights_0_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 59 'load' 'conv_weights_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%conv_weights_0_3_load = load i2 %conv_weights_0_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 60 'load' 'conv_weights_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%conv_weights_0_4_load = load i2 %conv_weights_0_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 61 'load' 'conv_weights_0_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%conv_weights_0_5_load = load i2 %conv_weights_0_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 62 'load' 'conv_weights_0_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%conv_weights_0_6_load = load i2 %conv_weights_0_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 63 'load' 'conv_weights_0_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%conv_weights_1_0_load = load i2 %conv_weights_1_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 64 'load' 'conv_weights_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%conv_weights_1_1_load = load i2 %conv_weights_1_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 65 'load' 'conv_weights_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%conv_weights_1_2_load = load i2 %conv_weights_1_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 66 'load' 'conv_weights_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%conv_weights_1_3_load = load i2 %conv_weights_1_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 67 'load' 'conv_weights_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%conv_weights_1_4_load = load i2 %conv_weights_1_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 68 'load' 'conv_weights_1_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%conv_weights_1_5_load = load i2 %conv_weights_1_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 69 'load' 'conv_weights_1_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%conv_weights_1_6_load = load i2 %conv_weights_1_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 70 'load' 'conv_weights_1_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%conv_weights_2_0_load = load i2 %conv_weights_2_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 71 'load' 'conv_weights_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%conv_weights_2_1_load = load i2 %conv_weights_2_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 72 'load' 'conv_weights_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%conv_weights_2_2_load = load i2 %conv_weights_2_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 73 'load' 'conv_weights_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%conv_weights_2_3_load = load i2 %conv_weights_2_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 74 'load' 'conv_weights_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%conv_weights_2_4_load = load i2 %conv_weights_2_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 75 'load' 'conv_weights_2_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%conv_weights_2_5_load = load i2 %conv_weights_2_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 76 'load' 'conv_weights_2_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%conv_weights_2_6_load = load i2 %conv_weights_2_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 77 'load' 'conv_weights_2_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%conv_weights_3_0_load = load i2 %conv_weights_3_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 78 'load' 'conv_weights_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%conv_weights_3_1_load = load i2 %conv_weights_3_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 79 'load' 'conv_weights_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%conv_weights_3_2_load = load i2 %conv_weights_3_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 80 'load' 'conv_weights_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 81 [2/2] (2.32ns)   --->   "%conv_weights_3_3_load = load i2 %conv_weights_3_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 81 'load' 'conv_weights_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%conv_weights_3_4_load = load i2 %conv_weights_3_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 82 'load' 'conv_weights_3_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%conv_weights_3_5_load = load i2 %conv_weights_3_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 83 'load' 'conv_weights_3_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 84 [2/2] (2.32ns)   --->   "%conv_weights_3_6_load = load i2 %conv_weights_3_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 84 'load' 'conv_weights_3_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 85 [2/2] (2.32ns)   --->   "%conv_weights_4_0_load = load i2 %conv_weights_4_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 85 'load' 'conv_weights_4_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%conv_weights_4_1_load = load i2 %conv_weights_4_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 86 'load' 'conv_weights_4_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 87 [2/2] (2.32ns)   --->   "%conv_weights_4_2_load = load i2 %conv_weights_4_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 87 'load' 'conv_weights_4_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 88 [2/2] (2.32ns)   --->   "%conv_weights_4_3_load = load i2 %conv_weights_4_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 88 'load' 'conv_weights_4_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%conv_weights_4_4_load = load i2 %conv_weights_4_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 89 'load' 'conv_weights_4_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 90 [2/2] (2.32ns)   --->   "%conv_weights_4_5_load = load i2 %conv_weights_4_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 90 'load' 'conv_weights_4_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 91 [2/2] (2.32ns)   --->   "%conv_weights_4_6_load = load i2 %conv_weights_4_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 91 'load' 'conv_weights_4_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%conv_weights_5_0_load = load i2 %conv_weights_5_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 92 'load' 'conv_weights_5_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 93 [2/2] (2.32ns)   --->   "%conv_weights_5_1_load = load i2 %conv_weights_5_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 93 'load' 'conv_weights_5_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 94 [2/2] (2.32ns)   --->   "%conv_weights_5_2_load = load i2 %conv_weights_5_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 94 'load' 'conv_weights_5_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 95 [2/2] (2.32ns)   --->   "%conv_weights_5_3_load = load i2 %conv_weights_5_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 95 'load' 'conv_weights_5_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 96 [2/2] (2.32ns)   --->   "%conv_weights_5_4_load = load i2 %conv_weights_5_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 96 'load' 'conv_weights_5_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 97 [2/2] (2.32ns)   --->   "%conv_weights_5_5_load = load i2 %conv_weights_5_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 97 'load' 'conv_weights_5_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 98 [2/2] (2.32ns)   --->   "%conv_weights_5_6_load = load i2 %conv_weights_5_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 98 'load' 'conv_weights_5_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%conv_weights_6_0_load = load i2 %conv_weights_6_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 99 'load' 'conv_weights_6_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 100 [2/2] (2.32ns)   --->   "%conv_weights_6_1_load = load i2 %conv_weights_6_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 100 'load' 'conv_weights_6_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%conv_weights_6_2_load = load i2 %conv_weights_6_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 101 'load' 'conv_weights_6_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 102 [2/2] (2.32ns)   --->   "%conv_weights_6_3_load = load i2 %conv_weights_6_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 102 'load' 'conv_weights_6_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 103 [2/2] (2.32ns)   --->   "%conv_weights_6_4_load = load i2 %conv_weights_6_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 103 'load' 'conv_weights_6_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%conv_weights_6_5_load = load i2 %conv_weights_6_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 104 'load' 'conv_weights_6_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%conv_weights_6_6_load = load i2 %conv_weights_6_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 105 'load' 'conv_weights_6_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%conv_biases_load = load i2 %conv_biases_addr"   --->   Operation 106 'load' 'conv_biases_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%conv_weights_0_0_load = load i2 %conv_weights_0_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 107 'load' 'conv_weights_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 108 [1/2] (2.32ns)   --->   "%conv_weights_0_1_load = load i2 %conv_weights_0_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 108 'load' 'conv_weights_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%conv_weights_0_2_load = load i2 %conv_weights_0_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 109 'load' 'conv_weights_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 110 [1/2] (2.32ns)   --->   "%conv_weights_0_3_load = load i2 %conv_weights_0_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 110 'load' 'conv_weights_0_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 111 [1/2] (2.32ns)   --->   "%conv_weights_0_4_load = load i2 %conv_weights_0_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 111 'load' 'conv_weights_0_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 112 [1/2] (2.32ns)   --->   "%conv_weights_0_5_load = load i2 %conv_weights_0_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 112 'load' 'conv_weights_0_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%conv_weights_0_6_load = load i2 %conv_weights_0_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 113 'load' 'conv_weights_0_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 114 [1/2] (2.32ns)   --->   "%conv_weights_1_0_load = load i2 %conv_weights_1_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 114 'load' 'conv_weights_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%conv_weights_1_1_load = load i2 %conv_weights_1_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 115 'load' 'conv_weights_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%conv_weights_1_2_load = load i2 %conv_weights_1_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 116 'load' 'conv_weights_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 117 [1/2] (2.32ns)   --->   "%conv_weights_1_3_load = load i2 %conv_weights_1_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 117 'load' 'conv_weights_1_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 118 [1/2] (2.32ns)   --->   "%conv_weights_1_4_load = load i2 %conv_weights_1_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 118 'load' 'conv_weights_1_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 119 [1/2] (2.32ns)   --->   "%conv_weights_1_5_load = load i2 %conv_weights_1_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 119 'load' 'conv_weights_1_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 120 [1/2] (2.32ns)   --->   "%conv_weights_1_6_load = load i2 %conv_weights_1_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 120 'load' 'conv_weights_1_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%conv_weights_2_0_load = load i2 %conv_weights_2_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 121 'load' 'conv_weights_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%conv_weights_2_1_load = load i2 %conv_weights_2_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 122 'load' 'conv_weights_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 123 [1/2] (2.32ns)   --->   "%conv_weights_2_2_load = load i2 %conv_weights_2_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 123 'load' 'conv_weights_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 124 [1/2] (2.32ns)   --->   "%conv_weights_2_3_load = load i2 %conv_weights_2_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 124 'load' 'conv_weights_2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 125 [1/2] (2.32ns)   --->   "%conv_weights_2_4_load = load i2 %conv_weights_2_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 125 'load' 'conv_weights_2_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 126 [1/2] (2.32ns)   --->   "%conv_weights_2_5_load = load i2 %conv_weights_2_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 126 'load' 'conv_weights_2_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%conv_weights_2_6_load = load i2 %conv_weights_2_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 127 'load' 'conv_weights_2_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 128 [1/2] (2.32ns)   --->   "%conv_weights_3_0_load = load i2 %conv_weights_3_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 128 'load' 'conv_weights_3_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%conv_weights_3_1_load = load i2 %conv_weights_3_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 129 'load' 'conv_weights_3_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 130 [1/2] (2.32ns)   --->   "%conv_weights_3_2_load = load i2 %conv_weights_3_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 130 'load' 'conv_weights_3_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 131 [1/2] (2.32ns)   --->   "%conv_weights_3_3_load = load i2 %conv_weights_3_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 131 'load' 'conv_weights_3_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 132 [1/2] (2.32ns)   --->   "%conv_weights_3_4_load = load i2 %conv_weights_3_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 132 'load' 'conv_weights_3_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 133 [1/2] (2.32ns)   --->   "%conv_weights_3_5_load = load i2 %conv_weights_3_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 133 'load' 'conv_weights_3_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 134 [1/2] (2.32ns)   --->   "%conv_weights_3_6_load = load i2 %conv_weights_3_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 134 'load' 'conv_weights_3_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 135 [1/2] (2.32ns)   --->   "%conv_weights_4_0_load = load i2 %conv_weights_4_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 135 'load' 'conv_weights_4_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 136 [1/2] (2.32ns)   --->   "%conv_weights_4_1_load = load i2 %conv_weights_4_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 136 'load' 'conv_weights_4_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 137 [1/2] (2.32ns)   --->   "%conv_weights_4_2_load = load i2 %conv_weights_4_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 137 'load' 'conv_weights_4_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 138 [1/2] (2.32ns)   --->   "%conv_weights_4_3_load = load i2 %conv_weights_4_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 138 'load' 'conv_weights_4_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 139 [1/2] (2.32ns)   --->   "%conv_weights_4_4_load = load i2 %conv_weights_4_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 139 'load' 'conv_weights_4_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 140 [1/2] (2.32ns)   --->   "%conv_weights_4_5_load = load i2 %conv_weights_4_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 140 'load' 'conv_weights_4_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 141 [1/2] (2.32ns)   --->   "%conv_weights_4_6_load = load i2 %conv_weights_4_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 141 'load' 'conv_weights_4_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 142 [1/2] (2.32ns)   --->   "%conv_weights_5_0_load = load i2 %conv_weights_5_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 142 'load' 'conv_weights_5_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 143 [1/2] (2.32ns)   --->   "%conv_weights_5_1_load = load i2 %conv_weights_5_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 143 'load' 'conv_weights_5_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 144 [1/2] (2.32ns)   --->   "%conv_weights_5_2_load = load i2 %conv_weights_5_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 144 'load' 'conv_weights_5_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 145 [1/2] (2.32ns)   --->   "%conv_weights_5_3_load = load i2 %conv_weights_5_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 145 'load' 'conv_weights_5_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%conv_weights_5_4_load = load i2 %conv_weights_5_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 146 'load' 'conv_weights_5_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 147 [1/2] (2.32ns)   --->   "%conv_weights_5_5_load = load i2 %conv_weights_5_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 147 'load' 'conv_weights_5_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 148 [1/2] (2.32ns)   --->   "%conv_weights_5_6_load = load i2 %conv_weights_5_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 148 'load' 'conv_weights_5_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 149 [1/2] (2.32ns)   --->   "%conv_weights_6_0_load = load i2 %conv_weights_6_0_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 149 'load' 'conv_weights_6_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 150 [1/2] (2.32ns)   --->   "%conv_weights_6_1_load = load i2 %conv_weights_6_1_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 150 'load' 'conv_weights_6_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%conv_weights_6_2_load = load i2 %conv_weights_6_2_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 151 'load' 'conv_weights_6_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 152 [1/2] (2.32ns)   --->   "%conv_weights_6_3_load = load i2 %conv_weights_6_3_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 152 'load' 'conv_weights_6_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 153 [1/2] (2.32ns)   --->   "%conv_weights_6_4_load = load i2 %conv_weights_6_4_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 153 'load' 'conv_weights_6_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 154 [1/2] (2.32ns)   --->   "%conv_weights_6_5_load = load i2 %conv_weights_6_5_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 154 'load' 'conv_weights_6_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%conv_weights_6_6_load = load i2 %conv_weights_6_6_addr" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 155 'load' 'conv_weights_6_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 4> <ROM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 156 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln38 = call void @convolution.1_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols, i32 %pad_img, i32 %conv_weights_0_0_load, i32 %conv_weights_0_1_load, i32 %conv_weights_0_2_load, i32 %conv_weights_0_3_load, i32 %conv_weights_0_4_load, i32 %conv_weights_0_5_load, i32 %conv_weights_0_6_load, i32 %conv_weights_1_0_load, i32 %conv_weights_1_1_load, i32 %conv_weights_1_2_load, i32 %conv_weights_1_3_load, i32 %conv_weights_1_4_load, i32 %conv_weights_1_5_load, i32 %conv_weights_1_6_load, i32 %conv_weights_2_0_load, i32 %conv_weights_2_1_load, i32 %conv_weights_2_2_load, i32 %conv_weights_2_3_load, i32 %conv_weights_2_4_load, i32 %conv_weights_2_5_load, i32 %conv_weights_2_6_load, i32 %conv_weights_3_0_load, i32 %conv_weights_3_1_load, i32 %conv_weights_3_2_load, i32 %conv_weights_3_3_load, i32 %conv_weights_3_4_load, i32 %conv_weights_3_5_load, i32 %conv_weights_3_6_load, i32 %conv_weights_4_0_load, i32 %conv_weights_4_1_load, i32 %conv_weights_4_2_load, i32 %conv_weights_4_3_load, i32 %conv_weights_4_4_load, i32 %conv_weights_4_5_load, i32 %conv_weights_4_6_load, i32 %conv_weights_5_0_load, i32 %conv_weights_5_1_load, i32 %conv_weights_5_2_load, i32 %conv_weights_5_3_load, i32 %conv_weights_5_4_load, i32 %conv_weights_5_5_load, i32 %conv_weights_5_6_load, i32 %conv_weights_6_0_load, i32 %conv_weights_6_1_load, i32 %conv_weights_6_2_load, i32 %conv_weights_6_3_load, i32 %conv_weights_6_4_load, i32 %conv_weights_6_5_load, i32 %conv_weights_6_6_load, i32 %conv_biases_load, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 157 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln38 = call void @convolution.1_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols, i32 %pad_img, i32 %conv_weights_0_0_load, i32 %conv_weights_0_1_load, i32 %conv_weights_0_2_load, i32 %conv_weights_0_3_load, i32 %conv_weights_0_4_load, i32 %conv_weights_0_5_load, i32 %conv_weights_0_6_load, i32 %conv_weights_1_0_load, i32 %conv_weights_1_1_load, i32 %conv_weights_1_2_load, i32 %conv_weights_1_3_load, i32 %conv_weights_1_4_load, i32 %conv_weights_1_5_load, i32 %conv_weights_1_6_load, i32 %conv_weights_2_0_load, i32 %conv_weights_2_1_load, i32 %conv_weights_2_2_load, i32 %conv_weights_2_3_load, i32 %conv_weights_2_4_load, i32 %conv_weights_2_5_load, i32 %conv_weights_2_6_load, i32 %conv_weights_3_0_load, i32 %conv_weights_3_1_load, i32 %conv_weights_3_2_load, i32 %conv_weights_3_3_load, i32 %conv_weights_3_4_load, i32 %conv_weights_3_5_load, i32 %conv_weights_3_6_load, i32 %conv_weights_4_0_load, i32 %conv_weights_4_1_load, i32 %conv_weights_4_2_load, i32 %conv_weights_4_3_load, i32 %conv_weights_4_4_load, i32 %conv_weights_4_5_load, i32 %conv_weights_4_6_load, i32 %conv_weights_5_0_load, i32 %conv_weights_5_1_load, i32 %conv_weights_5_2_load, i32 %conv_weights_5_3_load, i32 %conv_weights_5_4_load, i32 %conv_weights_5_5_load, i32 %conv_weights_5_6_load, i32 %conv_weights_6_0_load, i32 %conv_weights_6_1_load, i32 %conv_weights_6_2_load, i32 %conv_weights_6_3_load, i32 %conv_weights_6_4_load, i32 %conv_weights_6_5_load, i32 %conv_weights_6_6_load, i32 %conv_biases_load, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/conv.cpp:38]   --->   Operation 159 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [CNN_Optimal/src/conv.cpp:49]   --->   Operation 160 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	wire read operation ('filter_read') on port 'filter' [55]  (0.000 ns)
	'getelementptr' operation 2 bit ('conv_biases_addr') [57]  (0.000 ns)
	'load' operation 32 bit ('conv_biases_load') on array 'conv_biases' [58]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('conv_biases_load') on array 'conv_biases' [58]  (2.322 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
