Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l \
vcs.log +define+RTL +define+ +notimingchecks
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Mar 18 23:59:10 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'tb.sv'
Parsing design file 'JAM.v'
Top Level Modules:
       testfixture
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

1 module and 0 UDP read.
recompiling module testfixture
make[1]: Entering directory `/RAID2/COURSE/2025_Spring/DCS/DCS031/2022_univ/01_RTL/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _87646_archive_1.so _87665_archive_1.so \
_prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/2025_Spring/DCS/DCS031/2022_univ/01_RTL/csrc' \

Command: /RAID2/COURSE/2025_Spring/DCS/DCS031/2022_univ/01_RTL/./simv +v2k +libext+.v -a vcs.log +define+RTL +define+ +notimingchecks
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Mar 18 23:59 2025
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'JAM.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*******************************
** Simulation Start          **
*******************************
PATTERN:   2
-------------- Cost Table --------------
Jobs       0   1   2   3   4   5   6   7
worker0:  54  59  59  59  32  40  62  40
worker1:  54  32  32  79  32  38  32  62
worker2:  54  54  30  38  32  38  59  54
worker3:  30  59  32  32  62  40  45  79
worker4:  32  32  38  32  62  38  62  32
worker5:  79  45  32  62  32  32  32  59
worker6:  32  38  32  59  54  30  30  45
worker7:  30  79  32  32  62  30  45  32
worker8:  30  79  32  32  62  30  45  32
worker9:  30  79  32  32  62  30  45  32
----------------------------------------------------------------------
Get Valid at cycle:    593426
receive MinCost/MatchCount=  250/ 6 , golden MinCost/MatchCount= 250/ 6
----------------------------------------------------------------------
*************************
**  FUNCTION  CORRECT  **
*************************

$finish called from file "tb.sv", line 180.
$finish at simulation time            593425500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5934255000 ps
CPU Time:      2.140 seconds;       Data structure size:   0.0Mb
Tue Mar 18 23:59:15 2025
CPU time: .614 seconds to compile + .476 seconds to elab + .468 seconds to link + 2.188 seconds in simulation
