{
    "runtime": ["OpenCL"],
    "example": "Histogram Equalization",
    "overview": [
        "This is an optimized implementation of a 12-bit histogram equalizer targeting execution on an SDAccel supported FPGA acceleration card."
    ],
    "perf_fields": ["Board", "Image Size", "Frames per Second"],
    "performance": [
        {
            "system": "xilinx:adm-pcie-7v3:1ddr",
            "constraint": "2,048 x 1,080",
            "metric": "333"
        }
    ],
    "nboard": ["xilinx:xil-accel-rd-ku115:4ddr-xpr"],
    "xcl": false,
    "opencv": true,
    "cmd_args": "PROJECT/data/race_2k.bmp",
    "em_cmd": "./equalizer data/race_2k.bmp",
    "hw_cmd": "../../utility/nimbix/nimbix-run.py -- ./equalizer data/race_2k.bmp",
    "libs": [
        "opencv", 
        "xcl"
    ], 
    "accelerators": [
        {
            "name": "krnl_equalizer", 
            "location": "src/krnl_equalizer.cl"
        }
    ],
    "contributors": [
        {
            "group": "Xilinx",
            "url": "http://www.xilinx.com"
        }
    ],
    "revision": [
        {
            "date": "FEB2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        },
        {
            "date": "JUL2016",
            "version": "2.0",
            "description": "Conversion to Makefile based compilation"
        },
        {
            "date": "DEC2016",
            "version": "3.0",
            "description": "Update for SDAccel 2016.3"
        }
    ]
}
