<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>Bert_layer</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>114759661</Best-caseLatency>
            <Average-caseLatency>114759661</Average-caseLatency>
            <Worst-caseLatency>114759661</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.148 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.148 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.148 sec</Worst-caseRealTimeLatency>
            <Interval-min>114759662</Interval-min>
            <Interval-max>114759662</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8691</BRAM_18K>
            <DSP>412</DSP>
            <FF>138852</FF>
            <LUT>189152</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v552_address0</name>
            <Object>v552</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v552_ce0</name>
            <Object>v552</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v552_q0</name>
            <Object>v552</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v553_address0</name>
            <Object>v553</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v553_ce0</name>
            <Object>v553</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v553_q0</name>
            <Object>v553</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v554_address0</name>
            <Object>v554</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v554_ce0</name>
            <Object>v554</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v554_q0</name>
            <Object>v554</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v555_address0</name>
            <Object>v555</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v555_ce0</name>
            <Object>v555</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v555_q0</name>
            <Object>v555</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v556_address0</name>
            <Object>v556</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v556_ce0</name>
            <Object>v556</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v556_q0</name>
            <Object>v556</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v557_address0</name>
            <Object>v557</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v557_ce0</name>
            <Object>v557</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v557_q0</name>
            <Object>v557</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v558_address0</name>
            <Object>v558</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v558_ce0</name>
            <Object>v558</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v558_q0</name>
            <Object>v558</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v559_address0</name>
            <Object>v559</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v559_ce0</name>
            <Object>v559</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v559_q0</name>
            <Object>v559</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v560_address0</name>
            <Object>v560</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v560_ce0</name>
            <Object>v560</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v560_q0</name>
            <Object>v560</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v561_address0</name>
            <Object>v561</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v561_ce0</name>
            <Object>v561</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v561_q0</name>
            <Object>v561</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v562_address0</name>
            <Object>v562</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v562_ce0</name>
            <Object>v562</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v562_q0</name>
            <Object>v562</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v563_address0</name>
            <Object>v563</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v563_ce0</name>
            <Object>v563</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v563_q0</name>
            <Object>v563</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v564_address0</name>
            <Object>v564</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v564_ce0</name>
            <Object>v564</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v564_q0</name>
            <Object>v564</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v565_address0</name>
            <Object>v565</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v565_ce0</name>
            <Object>v565</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v565_q0</name>
            <Object>v565</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v566_address0</name>
            <Object>v566</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v566_ce0</name>
            <Object>v566</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v566_q0</name>
            <Object>v566</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v567_address0</name>
            <Object>v567</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v567_ce0</name>
            <Object>v567</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v567_q0</name>
            <Object>v567</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v568_address0</name>
            <Object>v568</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v568_ce0</name>
            <Object>v568</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v568_q0</name>
            <Object>v568</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v569_address0</name>
            <Object>v569</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v569_ce0</name>
            <Object>v569</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v569_we0</name>
            <Object>v569</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v569_d0</name>
            <Object>v569</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Bert_layer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Linear_layer_qkv_fu_148</InstName>
                    <ModuleName>Linear_layer_qkv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>148</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <BindInstances>add_ln23_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>170</ID>
                            <BindInstances>add_ln27_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                            <BindInstances>add_ln33_1_fu_96_p2 add_ln33_fu_108_p2 add_ln34_fu_172_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_j_fu_182</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_j</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>182</ID>
                            <BindInstances>add_ln39_fu_150_p2 add_ln40_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <BindInstances>add_ln88_1_fu_170_p2 add_ln88_fu_182_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U21 sh_amt_fu_316_p2 sh_amt_1_fu_352_p2 v47_V_6_fu_458_p2 add_ln89_fu_210_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>200</ID>
                            <BindInstances>add_ln98_1_fu_166_p2 add_ln98_fu_178_p2 sh_amt_fu_312_p2 sh_amt_2_fu_348_p2 v54_V_6_fu_454_p2 add_ln99_fu_206_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_j1_fu_208</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_j1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>208</ID>
                            <BindInstances>add_ln64_fu_150_p2 add_ln65_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <BindInstances>add_ln123_1_fu_183_p2 add_ln123_fu_195_p2 fadd_32ns_32ns_32_5_full_dsp_1_U40 add_ln124_fu_223_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_S_k_4_k</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>229</ID>
                            <BindInstances>add_ln110_fu_139_p2 add_ln111_fu_153_p2 add_ln112_fu_164_p2 mac_muladd_12s_12s_32s_32_4_1_U31 mac_muladd_12s_12s_32s_32_4_1_U31</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>max_inp_U max_W_U q_inp_V_U q_W_V_U q_outp_U add_ln38_fu_254_p2 sub_ln40_fu_293_p2 add_ln63_fu_309_p2 sub_ln65_fu_358_p2 add_ln108_1_fu_373_p2 add_ln108_fu_385_p2 sub_ln111_fu_452_p2 sub_ln112_fu_490_p2 empty_415_fu_461_p2 add_ln109_fu_413_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Self_attention_fu_164</InstName>
                    <ModuleName>Self_attention</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_separate_i20_l_j20</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <BindInstances>add_ln418_1_fu_187_p2 add_ln418_fu_199_p2 add_ln421_fu_289_p2 add_ln420_fu_231_p2 add_ln419_fu_237_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_264_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>178</ID>
                            <BindInstances>add_ln264_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Attention_layer_fu_183</InstName>
                            <ModuleName>Attention_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>183</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4_fu_744</InstName>
                                    <ModuleName>Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>744</ID>
                                    <BindInstances>add_ln155_1_fu_92_p2 add_ln155_fu_104_p2 add_ln156_fu_132_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_max_Q_h_i6_fu_749</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_max_Q_h_i6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>749</ID>
                                    <BindInstances>add_ln160_fu_992_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_max_K_h_i7_fu_756</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_max_K_h_i7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>756</ID>
                                    <BindInstances>add_ln185_fu_992_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_Q_h_to_int_i8_fu_763</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_Q_h_to_int_i8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>763</ID>
                                    <BindInstances>add_ln210_fu_1966_p2 sub_ln298_fu_2680_p2 sub_ln319_fu_3496_p2 sub_ln501_fu_8623_p2 sub_ln298_18_fu_2732_p2 sub_ln319_18_fu_3569_p2 sub_ln501_18_fu_5646_p2 sub_ln298_19_fu_2784_p2 sub_ln319_19_fu_3648_p2 sub_ln501_19_fu_5710_p2 sub_ln298_20_fu_2836_p2 sub_ln319_20_fu_3727_p2 sub_ln501_20_fu_8635_p2 sub_ln298_21_fu_2888_p2 sub_ln319_21_fu_3800_p2 sub_ln501_21_fu_5831_p2 sub_ln298_22_fu_2940_p2 sub_ln319_22_fu_3879_p2 sub_ln501_22_fu_5895_p2 sub_ln298_23_fu_2992_p2 sub_ln319_23_fu_3958_p2 sub_ln501_23_fu_5959_p2 sub_ln298_24_fu_3044_p2 sub_ln319_24_fu_4037_p2 sub_ln501_24_fu_8647_p2 fmul_32ns_32ns_32_4_max_dsp_1_U187 fdiv_32ns_32ns_32_16_no_dsp_1_U203 sub_ln298_25_fu_3096_p2 sub_ln319_25_fu_4110_p2 sub_ln501_25_fu_6080_p2 fmul_32ns_32ns_32_4_max_dsp_1_U188 fdiv_32ns_32ns_32_16_no_dsp_1_U204 sub_ln298_26_fu_3148_p2 sub_ln319_26_fu_4189_p2 sub_ln501_26_fu_6144_p2 fmul_32ns_32ns_32_4_max_dsp_1_U189 fdiv_32ns_32ns_32_16_no_dsp_1_U205 sub_ln298_27_fu_3200_p2 sub_ln319_27_fu_4268_p2 sub_ln501_27_fu_6208_p2 fmul_32ns_32ns_32_4_max_dsp_1_U190 fdiv_32ns_32ns_32_16_no_dsp_1_U206 sub_ln298_28_fu_3252_p2 sub_ln319_28_fu_4347_p2 sub_ln501_28_fu_8659_p2 fmul_32ns_32ns_32_4_max_dsp_1_U191 fdiv_32ns_32ns_32_16_no_dsp_1_U207 sub_ln298_29_fu_3304_p2 sub_ln319_29_fu_4420_p2 sub_ln501_29_fu_8671_p2 fmul_32ns_32ns_32_4_max_dsp_1_U192 fdiv_32ns_32ns_32_16_no_dsp_1_U208 sub_ln298_30_fu_3356_p2 sub_ln319_30_fu_4493_p2 sub_ln501_30_fu_6386_p2 fmul_32ns_32ns_32_4_max_dsp_1_U193 fdiv_32ns_32ns_32_16_no_dsp_1_U209 sub_ln298_31_fu_3408_p2 sub_ln319_31_fu_4572_p2 sub_ln501_31_fu_6450_p2 fmul_32ns_32ns_32_4_max_dsp_1_U194 fdiv_32ns_32ns_32_16_no_dsp_1_U210 sub_ln298_32_fu_3460_p2 sub_ln319_32_fu_4651_p2 sub_ln501_32_fu_6514_p2 sub_ln298_33_fu_4746_p2 sub_ln319_33_fu_6551_p2 sub_ln501_33_fu_8734_p2 sub_ln298_34_fu_4798_p2 sub_ln319_34_fu_6630_p2 sub_ln501_34_fu_8798_p2 sub_ln298_35_fu_4850_p2 sub_ln319_35_fu_6709_p2 sub_ln501_35_fu_8862_p2 sub_ln298_36_fu_4902_p2 sub_ln319_36_fu_6788_p2 sub_ln501_36_fu_8926_p2 sub_ln298_37_fu_4954_p2 sub_ln319_37_fu_6867_p2 sub_ln501_37_fu_8990_p2 sub_ln298_38_fu_5006_p2 sub_ln319_38_fu_6946_p2 sub_ln501_38_fu_9054_p2 sub_ln298_39_fu_5058_p2 sub_ln319_39_fu_7025_p2 sub_ln501_39_fu_9118_p2 sub_ln298_40_fu_5110_p2 sub_ln319_40_fu_7104_p2 sub_ln501_40_fu_9182_p2 fmul_32ns_32ns_32_4_max_dsp_1_U187 fdiv_32ns_32ns_32_16_no_dsp_1_U203 sub_ln298_41_fu_5162_p2 sub_ln319_41_fu_7183_p2 sub_ln501_41_fu_9246_p2 fmul_32ns_32ns_32_4_max_dsp_1_U188 fdiv_32ns_32ns_32_16_no_dsp_1_U204 sub_ln298_42_fu_5214_p2 sub_ln319_42_fu_7262_p2 sub_ln501_42_fu_9310_p2 fmul_32ns_32ns_32_4_max_dsp_1_U189 fdiv_32ns_32ns_32_16_no_dsp_1_U205 sub_ln298_43_fu_5266_p2 sub_ln319_43_fu_7341_p2 sub_ln501_43_fu_9374_p2 fmul_32ns_32ns_32_4_max_dsp_1_U190 fdiv_32ns_32ns_32_16_no_dsp_1_U206 sub_ln298_44_fu_5318_p2 sub_ln319_44_fu_7420_p2 sub_ln501_44_fu_9438_p2 fmul_32ns_32ns_32_4_max_dsp_1_U191 fdiv_32ns_32ns_32_16_no_dsp_1_U207 sub_ln298_45_fu_5370_p2 sub_ln319_45_fu_7499_p2 sub_ln501_45_fu_9502_p2 fmul_32ns_32ns_32_4_max_dsp_1_U192 fdiv_32ns_32ns_32_16_no_dsp_1_U208 sub_ln298_46_fu_5422_p2 sub_ln319_46_fu_7578_p2 sub_ln501_46_fu_9566_p2 fmul_32ns_32ns_32_4_max_dsp_1_U193 fdiv_32ns_32ns_32_16_no_dsp_1_U209 sub_ln298_47_fu_5474_p2 sub_ln319_47_fu_7657_p2 sub_ln501_47_fu_9630_p2 fmul_32ns_32ns_32_4_max_dsp_1_U194 fdiv_32ns_32ns_32_16_no_dsp_1_U210 sub_ln298_48_fu_5526_p2 sub_ln319_48_fu_7736_p2 sub_ln501_48_fu_9694_p2 sub_ln298_49_fu_7831_p2 sub_ln319_49_fu_9731_p2 sub_ln501_49_fu_11854_p2 sub_ln298_50_fu_7883_p2 sub_ln319_50_fu_9810_p2 sub_ln501_50_fu_11918_p2 sub_ln298_51_fu_7935_p2 sub_ln319_51_fu_9889_p2 sub_ln501_51_fu_11982_p2 sub_ln298_52_fu_7987_p2 sub_ln319_52_fu_9968_p2 sub_ln501_52_fu_12046_p2 sub_ln298_53_fu_8039_p2 sub_ln319_53_fu_10047_p2 sub_ln501_53_fu_12110_p2 sub_ln298_54_fu_8091_p2 sub_ln319_54_fu_10126_p2 sub_ln501_54_fu_12174_p2 sub_ln298_55_fu_8143_p2 sub_ln319_55_fu_10205_p2 sub_ln501_55_fu_12238_p2 sub_ln298_56_fu_8195_p2 sub_ln319_56_fu_10284_p2 sub_ln501_56_fu_12302_p2 fmul_32ns_32ns_32_4_max_dsp_1_U187 fdiv_32ns_32ns_32_16_no_dsp_1_U203 sub_ln298_57_fu_8247_p2 sub_ln319_57_fu_10363_p2 sub_ln501_57_fu_12366_p2 fmul_32ns_32ns_32_4_max_dsp_1_U188 fdiv_32ns_32ns_32_16_no_dsp_1_U204 sub_ln298_58_fu_8299_p2 sub_ln319_58_fu_10442_p2 sub_ln501_58_fu_12430_p2 fmul_32ns_32ns_32_4_max_dsp_1_U189 fdiv_32ns_32ns_32_16_no_dsp_1_U205 sub_ln298_59_fu_8351_p2 sub_ln319_59_fu_10521_p2 sub_ln501_59_fu_12494_p2 fmul_32ns_32ns_32_4_max_dsp_1_U190 fdiv_32ns_32ns_32_16_no_dsp_1_U206 sub_ln298_60_fu_8403_p2 sub_ln319_60_fu_10600_p2 sub_ln501_60_fu_12558_p2 fmul_32ns_32ns_32_4_max_dsp_1_U191 fdiv_32ns_32ns_32_16_no_dsp_1_U207 sub_ln298_61_fu_8455_p2 sub_ln319_61_fu_10679_p2 sub_ln501_61_fu_12622_p2 fmul_32ns_32ns_32_4_max_dsp_1_U192 fdiv_32ns_32ns_32_16_no_dsp_1_U208 sub_ln298_62_fu_8507_p2 sub_ln319_62_fu_10758_p2 sub_ln501_62_fu_12686_p2 fmul_32ns_32ns_32_4_max_dsp_1_U193 fdiv_32ns_32ns_32_16_no_dsp_1_U209 sub_ln298_63_fu_8559_p2 sub_ln319_63_fu_10837_p2 sub_ln501_63_fu_12750_p2 fmul_32ns_32ns_32_4_max_dsp_1_U194 fdiv_32ns_32ns_32_16_no_dsp_1_U210 sub_ln298_64_fu_8611_p2 sub_ln319_64_fu_10916_p2 sub_ln501_64_fu_12814_p2 sub_ln298_65_fu_11011_p2 sub_ln319_65_fu_12851_p2 sub_ln501_65_fu_14142_p2 sub_ln298_66_fu_11063_p2 sub_ln319_66_fu_12930_p2 sub_ln501_66_fu_14206_p2 sub_ln298_67_fu_11115_p2 sub_ln319_67_fu_13009_p2 sub_ln501_67_fu_14270_p2 sub_ln298_68_fu_11167_p2 sub_ln319_68_fu_13088_p2 sub_ln501_68_fu_14334_p2 sub_ln298_69_fu_11219_p2 sub_ln319_69_fu_13167_p2 sub_ln501_69_fu_14398_p2 sub_ln298_70_fu_11271_p2 sub_ln319_70_fu_13246_p2 sub_ln501_70_fu_14462_p2 sub_ln298_71_fu_11323_p2 sub_ln319_71_fu_13325_p2 sub_ln501_71_fu_14526_p2 sub_ln298_72_fu_11375_p2 sub_ln319_72_fu_13404_p2 sub_ln501_72_fu_14590_p2 fmul_32ns_32ns_32_4_max_dsp_1_U187 fdiv_32ns_32ns_32_16_no_dsp_1_U203 sub_ln298_73_fu_11427_p2 sub_ln319_73_fu_13483_p2 sub_ln501_73_fu_14654_p2 fmul_32ns_32ns_32_4_max_dsp_1_U188 fdiv_32ns_32ns_32_16_no_dsp_1_U204 sub_ln298_74_fu_11479_p2 sub_ln319_74_fu_13562_p2 sub_ln501_74_fu_14718_p2 fmul_32ns_32ns_32_4_max_dsp_1_U189 fdiv_32ns_32ns_32_16_no_dsp_1_U205 sub_ln298_75_fu_11531_p2 sub_ln319_75_fu_13641_p2 sub_ln501_75_fu_14782_p2 fmul_32ns_32ns_32_4_max_dsp_1_U190 fdiv_32ns_32ns_32_16_no_dsp_1_U206 sub_ln298_76_fu_11583_p2 sub_ln319_76_fu_13720_p2 sub_ln501_76_fu_14846_p2 fmul_32ns_32ns_32_4_max_dsp_1_U191 fdiv_32ns_32ns_32_16_no_dsp_1_U207 sub_ln298_77_fu_11635_p2 sub_ln319_77_fu_13799_p2 sub_ln501_77_fu_14910_p2 fmul_32ns_32ns_32_4_max_dsp_1_U192 fdiv_32ns_32ns_32_16_no_dsp_1_U208 sub_ln298_78_fu_11687_p2 sub_ln319_78_fu_13878_p2 sub_ln501_78_fu_14974_p2 fmul_32ns_32ns_32_4_max_dsp_1_U193 fdiv_32ns_32ns_32_16_no_dsp_1_U209 sub_ln298_79_fu_11739_p2 sub_ln319_79_fu_13957_p2 sub_ln501_79_fu_15038_p2 fmul_32ns_32ns_32_4_max_dsp_1_U194 fdiv_32ns_32ns_32_16_no_dsp_1_U210 sub_ln298_80_fu_11791_p2 sub_ln319_80_fu_14036_p2 sub_ln501_80_fu_15102_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_K_h_to_int_i9_fu_834</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_K_h_to_int_i9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>834</ID>
                                    <BindInstances>add_ln220_fu_1966_p2 sub_ln298_24_fu_2680_p2 sub_ln319_24_fu_3496_p2 sub_ln501_24_fu_8623_p2 sub_ln298_26_fu_2732_p2 sub_ln319_26_fu_3569_p2 sub_ln501_26_fu_5646_p2 sub_ln298_28_fu_2784_p2 sub_ln319_28_fu_3648_p2 sub_ln501_28_fu_5710_p2 sub_ln298_30_fu_2836_p2 sub_ln319_30_fu_3727_p2 sub_ln501_30_fu_8635_p2 sub_ln298_32_fu_2888_p2 sub_ln319_32_fu_3800_p2 sub_ln501_32_fu_5831_p2 sub_ln298_34_fu_2940_p2 sub_ln319_34_fu_3879_p2 sub_ln501_34_fu_5895_p2 sub_ln298_36_fu_2992_p2 sub_ln319_36_fu_3958_p2 sub_ln501_36_fu_5959_p2 sub_ln298_38_fu_3044_p2 sub_ln319_38_fu_4037_p2 sub_ln501_38_fu_8647_p2 sub_ln298_40_fu_3096_p2 sub_ln319_40_fu_4110_p2 sub_ln501_40_fu_6080_p2 sub_ln298_42_fu_3148_p2 sub_ln319_42_fu_4189_p2 sub_ln501_42_fu_6144_p2 sub_ln298_44_fu_3200_p2 sub_ln319_44_fu_4268_p2 sub_ln501_44_fu_6208_p2 sub_ln298_46_fu_3252_p2 sub_ln319_46_fu_4347_p2 sub_ln501_46_fu_8659_p2 sub_ln298_48_fu_3304_p2 sub_ln319_48_fu_4420_p2 sub_ln501_48_fu_8671_p2 sub_ln298_50_fu_3356_p2 sub_ln319_50_fu_4493_p2 sub_ln501_50_fu_6386_p2 sub_ln298_52_fu_3408_p2 sub_ln319_52_fu_4572_p2 sub_ln501_52_fu_6450_p2 sub_ln298_54_fu_3460_p2 sub_ln319_54_fu_4651_p2 sub_ln501_54_fu_6514_p2 sub_ln298_56_fu_4746_p2 sub_ln319_56_fu_6551_p2 sub_ln501_56_fu_8734_p2 sub_ln298_58_fu_4798_p2 sub_ln319_58_fu_6630_p2 sub_ln501_58_fu_8798_p2 sub_ln298_60_fu_4850_p2 sub_ln319_60_fu_6709_p2 sub_ln501_60_fu_8862_p2 sub_ln298_62_fu_4902_p2 sub_ln319_62_fu_6788_p2 sub_ln501_62_fu_8926_p2 sub_ln298_64_fu_4954_p2 sub_ln319_64_fu_6867_p2 sub_ln501_64_fu_8990_p2 sub_ln298_66_fu_5006_p2 sub_ln319_66_fu_6946_p2 sub_ln501_66_fu_9054_p2 sub_ln298_68_fu_5058_p2 sub_ln319_68_fu_7025_p2 sub_ln501_68_fu_9118_p2 sub_ln298_70_fu_5110_p2 sub_ln319_70_fu_7104_p2 sub_ln501_70_fu_9182_p2 sub_ln298_72_fu_5162_p2 sub_ln319_72_fu_7183_p2 sub_ln501_72_fu_9246_p2 sub_ln298_74_fu_5214_p2 sub_ln319_74_fu_7262_p2 sub_ln501_74_fu_9310_p2 sub_ln298_76_fu_5266_p2 sub_ln319_76_fu_7341_p2 sub_ln501_76_fu_9374_p2 sub_ln298_78_fu_5318_p2 sub_ln319_78_fu_7420_p2 sub_ln501_78_fu_9438_p2 sub_ln298_80_fu_5370_p2 sub_ln319_80_fu_7499_p2 sub_ln501_80_fu_9502_p2 sub_ln298_fu_5422_p2 sub_ln319_fu_7578_p2 sub_ln501_fu_9566_p2 sub_ln298_81_fu_5474_p2 sub_ln319_81_fu_7657_p2 sub_ln501_81_fu_9630_p2 sub_ln298_82_fu_5526_p2 sub_ln319_82_fu_7736_p2 sub_ln501_82_fu_9694_p2 sub_ln298_83_fu_7831_p2 sub_ln319_83_fu_9731_p2 sub_ln501_83_fu_11854_p2 sub_ln298_84_fu_7883_p2 sub_ln319_84_fu_9810_p2 sub_ln501_84_fu_11918_p2 sub_ln298_85_fu_7935_p2 sub_ln319_85_fu_9889_p2 sub_ln501_85_fu_11982_p2 sub_ln298_86_fu_7987_p2 sub_ln319_86_fu_9968_p2 sub_ln501_86_fu_12046_p2 sub_ln298_87_fu_8039_p2 sub_ln319_87_fu_10047_p2 sub_ln501_87_fu_12110_p2 sub_ln298_88_fu_8091_p2 sub_ln319_88_fu_10126_p2 sub_ln501_88_fu_12174_p2 sub_ln298_89_fu_8143_p2 sub_ln319_89_fu_10205_p2 sub_ln501_89_fu_12238_p2 sub_ln298_90_fu_8195_p2 sub_ln319_90_fu_10284_p2 sub_ln501_90_fu_12302_p2 sub_ln298_91_fu_8247_p2 sub_ln319_91_fu_10363_p2 sub_ln501_91_fu_12366_p2 sub_ln298_92_fu_8299_p2 sub_ln319_92_fu_10442_p2 sub_ln501_92_fu_12430_p2 sub_ln298_93_fu_8351_p2 sub_ln319_93_fu_10521_p2 sub_ln501_93_fu_12494_p2 sub_ln298_94_fu_8403_p2 sub_ln319_94_fu_10600_p2 sub_ln501_94_fu_12558_p2 sub_ln298_95_fu_8455_p2 sub_ln319_95_fu_10679_p2 sub_ln501_95_fu_12622_p2 sub_ln298_96_fu_8507_p2 sub_ln319_96_fu_10758_p2 sub_ln501_96_fu_12686_p2 sub_ln298_97_fu_8559_p2 sub_ln319_97_fu_10837_p2 sub_ln501_97_fu_12750_p2 sub_ln298_98_fu_8611_p2 sub_ln319_98_fu_10916_p2 sub_ln501_98_fu_12814_p2 sub_ln298_99_fu_11011_p2 sub_ln319_99_fu_12851_p2 sub_ln501_99_fu_14142_p2 sub_ln298_100_fu_11063_p2 sub_ln319_100_fu_12930_p2 sub_ln501_100_fu_14206_p2 sub_ln298_101_fu_11115_p2 sub_ln319_101_fu_13009_p2 sub_ln501_101_fu_14270_p2 sub_ln298_102_fu_11167_p2 sub_ln319_102_fu_13088_p2 sub_ln501_102_fu_14334_p2 sub_ln298_103_fu_11219_p2 sub_ln319_103_fu_13167_p2 sub_ln501_103_fu_14398_p2 sub_ln298_104_fu_11271_p2 sub_ln319_104_fu_13246_p2 sub_ln501_104_fu_14462_p2 sub_ln298_105_fu_11323_p2 sub_ln319_105_fu_13325_p2 sub_ln501_105_fu_14526_p2 sub_ln298_106_fu_11375_p2 sub_ln319_106_fu_13404_p2 sub_ln501_106_fu_14590_p2 sub_ln298_107_fu_11427_p2 sub_ln319_107_fu_13483_p2 sub_ln501_107_fu_14654_p2 sub_ln298_108_fu_11479_p2 sub_ln319_108_fu_13562_p2 sub_ln501_108_fu_14718_p2 sub_ln298_109_fu_11531_p2 sub_ln319_109_fu_13641_p2 sub_ln501_109_fu_14782_p2 sub_ln298_110_fu_11583_p2 sub_ln319_110_fu_13720_p2 sub_ln501_110_fu_14846_p2 sub_ln298_111_fu_11635_p2 sub_ln319_111_fu_13799_p2 sub_ln501_111_fu_14910_p2 sub_ln298_112_fu_11687_p2 sub_ln319_112_fu_13878_p2 sub_ln501_112_fu_14974_p2 sub_ln298_113_fu_11739_p2 sub_ln319_113_fu_13957_p2 sub_ln501_113_fu_15038_p2 sub_ln298_114_fu_11791_p2 sub_ln319_114_fu_14036_p2 sub_ln501_114_fu_15102_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_gemm_i10_l_j10_fu_905</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_gemm_i10_l_j10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>905</ID>
                                    <BindInstances>add_ln230_1_fu_2015_p2 add_ln230_fu_2027_p2 mac_muladd_12s_12s_32s_32_4_1_U399 mul_mul_12s_12s_24_4_1_U376 mac_muladd_12s_12s_24s_25_4_1_U400 mul_mul_12s_12s_24_4_1_U377 mac_muladd_12s_12s_24s_25_4_1_U401 mul_mul_12s_12s_24_4_1_U378 mac_muladd_12s_12s_24s_25_4_1_U402 mul_mul_12s_12s_24_4_1_U379 mac_muladd_12s_12s_24s_25_4_1_U403 mul_mul_12s_12s_24_4_1_U380 mac_muladd_12s_12s_24s_25_4_1_U404 mul_mul_12s_12s_24_4_1_U381 mac_muladd_12s_12s_24s_25_4_1_U405 mul_mul_12s_12s_24_4_1_U382 mac_muladd_12s_12s_24s_25_4_1_U406 mul_mul_12s_12s_24_4_1_U407 mac_muladd_12s_12s_24s_25_4_1_U431 mul_mul_12s_12s_24_4_1_U408 mac_muladd_12s_12s_24s_25_4_1_U432 mul_mul_12s_12s_24_4_1_U409 mac_muladd_12s_12s_24s_25_4_1_U433 mul_mul_12s_12s_24_4_1_U410 mac_muladd_12s_12s_24s_25_4_1_U434 mul_mul_12s_12s_24_4_1_U411 mac_muladd_12s_12s_24s_25_4_1_U435 mul_mul_12s_12s_24_4_1_U412 mac_muladd_12s_12s_24s_25_4_1_U436 mul_mul_12s_12s_24_4_1_U413 mac_muladd_12s_12s_24s_25_4_1_U437 mul_mul_12s_12s_24_4_1_U414 mac_muladd_12s_12s_24s_25_4_1_U438 mul_mul_12s_12s_24_4_1_U383 mac_muladd_12s_12s_24s_25_4_1_U415 mul_mul_12s_12s_24_4_1_U384 mac_muladd_12s_12s_24s_25_4_1_U416 mul_mul_12s_12s_24_4_1_U385 mac_muladd_12s_12s_24s_25_4_1_U417 mul_mul_12s_12s_24_4_1_U386 mac_muladd_12s_12s_24s_25_4_1_U418 mul_mul_12s_12s_24_4_1_U387 mac_muladd_12s_12s_24s_25_4_1_U419 mul_mul_12s_12s_24_4_1_U388 mac_muladd_12s_12s_24s_25_4_1_U420 mul_mul_12s_12s_24_4_1_U389 mac_muladd_12s_12s_24s_25_4_1_U421 mul_mul_12s_12s_24_4_1_U390 mac_muladd_12s_12s_24s_25_4_1_U422 mul_mul_12s_12s_24_4_1_U391 mac_muladd_12s_12s_24s_25_4_1_U423 mul_mul_12s_12s_24_4_1_U392 mac_muladd_12s_12s_24s_25_4_1_U424 mul_mul_12s_12s_24_4_1_U393 mac_muladd_12s_12s_24s_25_4_1_U425 mul_mul_12s_12s_24_4_1_U394 mac_muladd_12s_12s_24s_25_4_1_U426 mul_mul_12s_12s_24_4_1_U395 mac_muladd_12s_12s_24s_25_4_1_U427 mul_mul_12s_12s_24_4_1_U396 mac_muladd_12s_12s_24s_25_4_1_U428 mul_mul_12s_12s_24_4_1_U397 mac_muladd_12s_12s_24s_25_4_1_U429 mac_muladd_12s_12s_25s_25_4_1_U430 mul_mul_12s_12s_24_4_1_U375 mac_muladd_12s_12s_24s_25_4_1_U398 mac_muladd_12s_12s_32s_32_4_1_U399 mac_muladd_12s_12s_24s_25_4_1_U400 add_ln240_2_fu_2732_p2 mac_muladd_12s_12s_24s_25_4_1_U401 mac_muladd_12s_12s_24s_25_4_1_U402 add_ln240_5_fu_2743_p2 mac_muladd_12s_12s_24s_25_4_1_U403 mac_muladd_12s_12s_24s_25_4_1_U404 add_ln240_9_fu_2755_p2 mac_muladd_12s_12s_24s_25_4_1_U405 mac_muladd_12s_12s_24s_25_4_1_U406 add_ln240_12_fu_2771_p2 add_ln240_13_fu_2781_p2 mac_muladd_12s_12s_24s_25_4_1_U431 mac_muladd_12s_12s_24s_25_4_1_U432 add_ln240_17_fu_2962_p2 mac_muladd_12s_12s_24s_25_4_1_U433 mac_muladd_12s_12s_24s_25_4_1_U434 add_ln240_20_fu_2978_p2 add_ln240_21_fu_2988_p2 mac_muladd_12s_12s_24s_25_4_1_U435 mac_muladd_12s_12s_24s_25_4_1_U436 add_ln240_24_fu_3000_p2 mac_muladd_12s_12s_24s_25_4_1_U437 mac_muladd_12s_12s_24s_25_4_1_U438 add_ln240_27_fu_3016_p2 add_ln240_28_fu_3026_p2 add_ln240_29_fu_3076_p2 mac_muladd_12s_12s_24s_25_4_1_U415 mac_muladd_12s_12s_24s_25_4_1_U416 add_ln240_33_fu_2793_p2 mac_muladd_12s_12s_24s_25_4_1_U417 mac_muladd_12s_12s_24s_25_4_1_U418 add_ln240_36_fu_2809_p2 add_ln240_37_fu_2819_p2 mac_muladd_12s_12s_24s_25_4_1_U419 mac_muladd_12s_12s_24s_25_4_1_U420 add_ln240_40_fu_2831_p2 mac_muladd_12s_12s_24s_25_4_1_U421 mac_muladd_12s_12s_24s_25_4_1_U422 add_ln240_43_fu_2847_p2 add_ln240_44_fu_2857_p2 add_ln240_45_fu_3038_p2 mac_muladd_12s_12s_24s_25_4_1_U423 mac_muladd_12s_12s_24s_25_4_1_U424 add_ln240_48_fu_2869_p2 mac_muladd_12s_12s_24s_25_4_1_U425 mac_muladd_12s_12s_24s_25_4_1_U426 add_ln240_51_fu_2885_p2 add_ln240_52_fu_2895_p2 mac_muladd_12s_12s_24s_25_4_1_U427 mac_muladd_12s_12s_24s_25_4_1_U428 add_ln240_55_fu_2907_p2 mac_muladd_12s_12s_24s_25_4_1_U429 mac_muladd_12s_12s_24s_25_4_1_U398 mac_muladd_12s_12s_25s_25_4_1_U430 add_ln240_59_fu_2923_p2 add_ln240_60_fu_2933_p2 add_ln240_61_fu_3054_p2 add_ln240_62_fu_3064_p2 add_ln231_fu_2065_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Attention_layer_Pipeline_l_outp_to_float_norm_i11_fu_1038</InstName>
                                    <ModuleName>Attention_layer_Pipeline_l_outp_to_float_norm_i11</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1038</ID>
                                    <BindInstances>add_ln245_fu_706_p2 sub_ln247_fu_732_p2 add_ln247_fu_776_p2 add_ln247_1_fu_787_p2 add_ln247_2_fu_798_p2 add_ln247_3_fu_809_p2 add_ln247_4_fu_820_p2 add_ln247_5_fu_831_p2 add_ln247_6_fu_842_p2 add_ln247_7_fu_853_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>max_Q_h_U max_K_h_U q_Q_h_V_0_U q_Q_h_V_1_U q_Q_h_V_2_U q_Q_h_V_3_U q_Q_h_V_4_U q_Q_h_V_5_U q_Q_h_V_6_U q_Q_h_V_7_U q_Q_h_V_8_U q_Q_h_V_9_U q_Q_h_V_10_U q_Q_h_V_11_U q_Q_h_V_12_U q_Q_h_V_13_U q_Q_h_V_14_U q_Q_h_V_15_U q_Q_h_V_16_U q_Q_h_V_17_U q_Q_h_V_18_U q_Q_h_V_19_U q_Q_h_V_20_U q_Q_h_V_21_U q_Q_h_V_22_U q_Q_h_V_23_U q_Q_h_V_24_U q_Q_h_V_25_U q_Q_h_V_26_U q_Q_h_V_27_U q_Q_h_V_28_U q_Q_h_V_29_U q_Q_h_V_30_U q_Q_h_V_31_U q_Q_h_V_32_U q_Q_h_V_33_U q_Q_h_V_34_U q_Q_h_V_35_U q_Q_h_V_36_U q_Q_h_V_37_U q_Q_h_V_38_U q_Q_h_V_39_U q_Q_h_V_40_U q_Q_h_V_41_U q_Q_h_V_42_U q_Q_h_V_43_U q_Q_h_V_44_U q_Q_h_V_45_U q_Q_h_V_46_U q_Q_h_V_47_U q_Q_h_V_48_U q_Q_h_V_49_U q_Q_h_V_50_U q_Q_h_V_51_U q_Q_h_V_52_U q_Q_h_V_53_U q_Q_h_V_54_U q_Q_h_V_55_U q_Q_h_V_56_U q_Q_h_V_57_U q_Q_h_V_58_U q_Q_h_V_59_U q_Q_h_V_60_U q_Q_h_V_61_U q_Q_h_V_62_U q_Q_h_V_63_U q_K_h_V_0_U q_K_h_V_1_U q_K_h_V_2_U q_K_h_V_3_U q_K_h_V_4_U q_K_h_V_5_U q_K_h_V_6_U q_K_h_V_7_U q_K_h_V_8_U q_K_h_V_9_U q_K_h_V_10_U q_K_h_V_11_U q_K_h_V_12_U q_K_h_V_13_U q_K_h_V_14_U q_K_h_V_15_U q_K_h_V_16_U q_K_h_V_17_U q_K_h_V_18_U q_K_h_V_19_U q_K_h_V_20_U q_K_h_V_21_U q_K_h_V_22_U q_K_h_V_23_U q_K_h_V_24_U q_K_h_V_25_U q_K_h_V_26_U q_K_h_V_27_U q_K_h_V_28_U q_K_h_V_29_U q_K_h_V_30_U q_K_h_V_31_U q_K_h_V_32_U q_K_h_V_33_U q_K_h_V_34_U q_K_h_V_35_U q_K_h_V_36_U q_K_h_V_37_U q_K_h_V_38_U q_K_h_V_39_U q_K_h_V_40_U q_K_h_V_41_U q_K_h_V_42_U q_K_h_V_43_U q_K_h_V_44_U q_K_h_V_45_U q_K_h_V_46_U q_K_h_V_47_U q_K_h_V_48_U q_K_h_V_49_U q_K_h_V_50_U q_K_h_V_51_U q_K_h_V_52_U q_K_h_V_53_U q_K_h_V_54_U q_K_h_V_55_U q_K_h_V_56_U q_K_h_V_57_U q_K_h_V_58_U q_K_h_V_59_U q_K_h_V_60_U q_K_h_V_61_U q_K_h_V_62_U q_K_h_V_63_U q_outp1_U add_ln145_fu_1101_p2 add_ln149_fu_1131_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201</InstName>
                            <ModuleName>Self_attention_Pipeline_l_exp_sum_i12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>201</ID>
                            <BindInstances>add_ln267_fu_400_p2 fexp_32ns_32ns_32_10_full_dsp_1_U797 fexp_32ns_32ns_32_10_full_dsp_1_U798 fexp_32ns_32ns_32_10_full_dsp_1_U799 fadd_32ns_32ns_32_5_full_dsp_1_U787 fexp_32ns_32ns_32_10_full_dsp_1_U800 fadd_32ns_32ns_32_5_full_dsp_1_U788 fexp_32ns_32ns_32_10_full_dsp_1_U801 fadd_32ns_32ns_32_5_full_dsp_1_U789 fexp_32ns_32ns_32_10_full_dsp_1_U802 fadd_32ns_32ns_32_5_full_dsp_1_U790 fexp_32ns_32ns_32_10_full_dsp_1_U803 fadd_32ns_32ns_32_5_full_dsp_1_U791 fexp_32ns_32ns_32_10_full_dsp_1_U804 fadd_32ns_32ns_32_5_full_dsp_1_U792 fexp_32ns_32ns_32_10_full_dsp_1_U805 fadd_32ns_32ns_32_5_full_dsp_1_U793 fexp_32ns_32ns_32_10_full_dsp_1_U806 fadd_32ns_32ns_32_5_full_dsp_1_U794 fexp_32ns_32ns_32_10_full_dsp_1_U807 fadd_32ns_32ns_32_5_full_dsp_1_U795 fexp_32ns_32ns_32_10_full_dsp_1_U808 fadd_32ns_32ns_32_5_full_dsp_1_U796</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_update_i13_fu_218</InstName>
                            <ModuleName>Self_attention_Pipeline_l_update_i13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <BindInstances>add_ln278_fu_467_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Context_layer_fu_247</InstName>
                            <ModuleName>Context_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>247</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4_fu_854</InstName>
                                    <ModuleName>Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>854</ID>
                                    <BindInstances>add_ln304_1_fu_94_p2 add_ln304_fu_106_p2 add_ln306_fu_165_p2 add_ln305_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Context_layer_Pipeline_l_max_Attn_i14_fu_859</InstName>
                                    <ModuleName>Context_layer_Pipeline_l_max_Attn_i14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>859</ID>
                                    <BindInstances>add_ln309_fu_413_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Context_layer_Pipeline_l_max_V_h_j15_fu_888</InstName>
                                    <ModuleName>Context_layer_Pipeline_l_max_V_h_j15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>888</ID>
                                    <BindInstances>add_ln334_fu_400_p2 add_ln336_fu_466_p2 add_ln336_1_fu_508_p2 add_ln336_2_fu_532_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Context_layer_Pipeline_l_Attn_to_int_i16_fu_895</InstName>
                                    <ModuleName>Context_layer_Pipeline_l_Attn_to_int_i16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>895</ID>
                                    <BindInstances>add_ln359_fu_557_p2 sub_ln298_fu_623_p2 sub_ln319_fu_1220_p2 sub_ln501_fu_2195_p2 sub_ln298_2_fu_674_p2 sub_ln319_2_fu_1299_p2 sub_ln501_2_fu_2259_p2 sub_ln298_4_fu_725_p2 sub_ln319_4_fu_1378_p2 sub_ln501_4_fu_2323_p2 sub_ln298_6_fu_776_p2 sub_ln319_6_fu_1457_p2 sub_ln501_6_fu_2387_p2 sub_ln298_8_fu_827_p2 sub_ln319_8_fu_1536_p2 sub_ln501_8_fu_2451_p2 sub_ln298_10_fu_878_p2 sub_ln319_10_fu_1615_p2 sub_ln501_10_fu_2515_p2 sub_ln298_12_fu_929_p2 sub_ln319_12_fu_1694_p2 sub_ln501_12_fu_2579_p2 sub_ln298_13_fu_980_p2 sub_ln319_13_fu_1773_p2 sub_ln501_13_fu_2643_p2 sub_ln298_14_fu_1031_p2 sub_ln319_14_fu_1852_p2 sub_ln501_14_fu_2707_p2 sub_ln298_15_fu_1082_p2 sub_ln319_15_fu_1931_p2 sub_ln501_15_fu_2771_p2 sub_ln298_16_fu_1133_p2 sub_ln319_16_fu_2010_p2 sub_ln501_16_fu_2835_p2 sub_ln298_17_fu_1184_p2 sub_ln319_17_fu_2089_p2 sub_ln501_17_fu_2899_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Context_layer_Pipeline_l_V_h_to_int_j17_fu_936</InstName>
                                    <ModuleName>Context_layer_Pipeline_l_V_h_to_int_j17</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>936</ID>
                                    <BindInstances>add_ln369_fu_542_p2 add_ln371_fu_607_p2 add_ln371_1_fu_649_p2 add_ln371_2_fu_673_p2 sub_ln298_fu_728_p2 sub_ln319_fu_1325_p2 sub_ln501_fu_2300_p2 sub_ln298_1_fu_779_p2 sub_ln319_1_fu_1404_p2 sub_ln501_1_fu_2364_p2 sub_ln298_2_fu_830_p2 sub_ln319_2_fu_1483_p2 sub_ln501_2_fu_2428_p2 sub_ln298_3_fu_881_p2 sub_ln319_3_fu_1562_p2 sub_ln501_3_fu_2492_p2 sub_ln298_4_fu_932_p2 sub_ln319_4_fu_1641_p2 sub_ln501_4_fu_2556_p2 sub_ln298_5_fu_983_p2 sub_ln319_5_fu_1720_p2 sub_ln501_5_fu_2620_p2 sub_ln298_6_fu_1034_p2 sub_ln319_6_fu_1799_p2 sub_ln501_6_fu_2684_p2 sub_ln298_7_fu_1085_p2 sub_ln319_7_fu_1878_p2 sub_ln501_7_fu_2748_p2 sub_ln298_8_fu_1136_p2 sub_ln319_8_fu_1957_p2 sub_ln501_8_fu_2812_p2 sub_ln298_9_fu_1187_p2 sub_ln319_9_fu_2036_p2 sub_ln501_9_fu_2876_p2 sub_ln298_10_fu_1238_p2 sub_ln319_10_fu_2115_p2 sub_ln501_10_fu_2940_p2 sub_ln298_11_fu_1289_p2 sub_ln319_11_fu_2194_p2 sub_ln501_11_fu_3004_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Context_layer_Pipeline_l_gemm_i18_l_j18_fu_955</InstName>
                                    <ModuleName>Context_layer_Pipeline_l_gemm_i18_l_j18</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>955</ID>
                                    <BindInstances>add_ln379_1_fu_457_p2 add_ln379_fu_469_p2 empty_432_fu_542_p2 mul_mul_12s_12s_24_4_1_U1036 mac_muladd_12s_12s_24s_25_4_1_U1041 mac_muladd_12s_12s_25s_25_4_1_U1046 mul_mul_12s_12s_24_4_1_U1037 mac_muladd_12s_12s_24s_25_4_1_U1042 mac_muladd_12s_12s_25s_25_4_1_U1043 mul_mul_12s_12s_24_4_1_U1035 mac_muladd_12s_12s_24s_25_4_1_U1038 mul_mul_12s_12s_24_4_1_U1039 mac_muladd_12s_12s_24s_25_4_1_U1044 mul_mul_12s_12s_24_4_1_U1040 mac_muladd_12s_12s_24s_25_4_1_U1045 mac_muladd_12s_12s_24s_25_4_1_U1041 add_ln389_1_fu_663_p2 mac_muladd_12s_12s_24s_25_4_1_U1042 mac_muladd_12s_12s_25s_25_4_1_U1046 mac_muladd_12s_12s_24s_25_4_1_U1038 mac_muladd_12s_12s_25s_25_4_1_U1043 mac_muladd_12s_12s_24s_25_4_1_U1044 mac_muladd_12s_12s_24s_25_4_1_U1045 add_ln380_fu_507_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Context_layer_Pipeline_l_outp_to_float_i19_fu_984</InstName>
                                    <ModuleName>Context_layer_Pipeline_l_outp_to_float_i19</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>984</ID>
                                    <BindInstances>add_ln394_fu_2077_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>max_Attn_U max_V_h_U q_Attn_V_0_U q_Attn_V_1_U q_Attn_V_2_U q_Attn_V_3_U q_Attn_V_4_U q_Attn_V_5_U q_Attn_V_6_U q_Attn_V_7_U q_Attn_V_8_U q_Attn_V_9_U q_Attn_V_10_U q_Attn_V_11_U q_V_h_V_0_U q_V_h_V_1_U q_V_h_V_2_U q_V_h_V_3_U q_V_h_V_4_U q_V_h_V_5_U q_V_h_V_6_U q_V_h_V_7_U q_V_h_V_8_U q_V_h_V_9_U q_V_h_V_10_U q_V_h_V_11_U q_outp2_U add_ln294_fu_1077_p2 add_ln298_fu_1107_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_merge_i21_l_j21</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>265</ID>
                            <BindInstances>add_ln434_1_fu_125_p2 add_ln434_fu_137_p2 add_ln436_fu_220_p2 add_ln437_fu_231_p2 add_ln435_fu_165_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inp_sumRow_U Q_h_U K_h_U V_h_U v254_0_U v254_1_U v254_2_U v254_3_U v254_4_U v254_5_U v254_6_U v254_7_U v254_8_U v254_9_U v254_10_U v254_11_U v255_0_U v255_1_U v255_2_U v255_3_U v255_4_U v255_5_U v255_6_U v255_7_U v255_8_U v255_9_U v255_10_U v255_11_U v256_U add_ln414_fu_287_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Linear_layer_ds0_fu_172</InstName>
                    <ModuleName>Linear_layer_ds0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>172</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1_fu_164</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <BindInstances>add_ln450_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2_fu_170</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>170</ID>
                            <BindInstances>add_ln454_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4_fu_176</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                            <BindInstances>add_ln460_1_fu_96_p2 add_ln460_fu_108_p2 add_ln461_fu_172_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_l_j22_fu_182</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_l_j22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>182</ID>
                            <BindInstances>add_ln466_fu_144_p2 add_ln467_fu_154_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24_fu_192</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <BindInstances>add_ln515_1_fu_164_p2 add_ln515_fu_176_p2 sh_amt_fu_306_p2 sh_amt_7_fu_342_p2 v307_V_6_fu_448_p2 add_ln516_fu_204_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25_fu_200</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>200</ID>
                            <BindInstances>add_ln525_1_fu_166_p2 add_ln525_fu_178_p2 sh_amt_fu_312_p2 sh_amt_8_fu_348_p2 v314_V_6_fu_454_p2 add_ln526_fu_206_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_l_j23_fu_208</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_l_j23</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>208</ID>
                            <BindInstances>add_ln491_fu_150_p2 add_ln492_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27_fu_218</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <BindInstances>add_ln550_1_fu_183_p2 add_ln550_fu_195_p2 add_ln551_fu_223_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds0_Pipeline_l_S_k_4_k3_fu_229</InstName>
                            <ModuleName>Linear_layer_ds0_Pipeline_l_S_k_4_k3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>229</ID>
                            <BindInstances>add_ln537_fu_139_p2 add_ln538_fu_153_p2 add_ln539_fu_164_p2 mac_muladd_12s_12s_32s_32_4_1_U1450 mac_muladd_12s_12s_32s_32_4_1_U1450</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>max_inp1_U max_W1_U q_inp1_V_U q_W1_V_U q_outp3_U add_ln465_fu_254_p2 sub_ln467_fu_293_p2 add_ln490_fu_309_p2 sub_ln492_fu_358_p2 add_ln535_1_fu_373_p2 add_ln535_fu_385_p2 sub_ln538_fu_452_p2 sub_ln539_fu_490_p2 empty_429_fu_461_p2 add_ln536_fu_413_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>182</ID>
                    <BindInstances>add_ln571_2_fu_135_p2 add_ln571_fu_147_p2 add_ln572_fu_211_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_fu_190</InstName>
                    <ModuleName>Layer_norm</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>190</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_588_1_fu_125</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_588_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>125</ID>
                            <BindInstances>add_ln588_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_592_2_fu_131</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_592_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>add_ln592_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_mean_var_i30_fu_137</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_mean_var_i30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>137</ID>
                            <BindInstances>add_ln609_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j29_fu_144</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>add_ln597_fu_163_p2 add_ln598_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j30_fu_156</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>add_ln623_fu_154_p2 add_ln625_fu_164_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln596_fu_208_p2 sub_ln598_fu_248_p2 add_ln622_fu_264_p2 sub_ln625_fu_299_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Linear_layer_ds1_fu_200</InstName>
                    <ModuleName>Linear_layer_ds1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>200</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>add_ln647_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>add_ln651_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>add_ln657_1_fu_96_p2 add_ln657_fu_108_p2 add_ln658_fu_172_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_j31_fu_186</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_j31</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>186</ID>
                            <BindInstances>add_ln663_fu_144_p2 add_ln664_fu_154_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>196</ID>
                            <BindInstances>add_ln712_1_fu_164_p2 add_ln712_fu_176_p2 sh_amt_fu_306_p2 sh_amt_5_fu_342_p2 v432_V_6_fu_448_p2 add_ln713_fu_204_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>204</ID>
                            <BindInstances>add_ln722_1_fu_168_p2 add_ln722_fu_180_p2 sh_amt_fu_316_p2 sh_amt_6_fu_352_p2 v439_V_6_fu_458_p2 add_ln723_fu_244_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_j32_fu_212</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_j32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <BindInstances>add_ln688_fu_150_p2 add_ln689_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>222</ID>
                            <BindInstances>add_ln747_1_fu_183_p2 add_ln747_fu_195_p2 add_ln748_fu_223_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233</InstName>
                            <ModuleName>Linear_layer_ds1_Pipeline_l_S_k_4_k4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>233</ID>
                            <BindInstances>add_ln734_fu_141_p2 add_ln735_fu_155_p2 add_ln736_fu_166_p2 mac_muladd_12s_12s_32s_32_4_1_U1558 mac_muladd_12s_12s_32s_32_4_1_U1558</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>max_inp2_U max_W2_U q_inp2_V_U q_W2_V_U q_outp4_U add_ln662_fu_258_p2 sub_ln664_fu_297_p2 add_ln687_fu_313_p2 sub_ln689_fu_362_p2 add_ln732_1_fu_377_p2 add_ln732_fu_389_p2 sub_ln735_fu_460_p2 sub_ln736_fu_511_p2 add_ln733_fu_417_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>210</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_double_s_fu_128</InstName>
                            <ModuleName>pow_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>128</ID>
                            <BindInstances>b_exp_fu_636_p2 b_exp_1_fu_713_p2 mul_12s_80ns_90_5_1_U1601 mul_54s_6ns_54_5_1_U1593 mul_71ns_4ns_75_5_1_U1594 mul_73ns_6ns_79_5_1_U1595 mul_83ns_6ns_89_5_1_U1596 mul_92ns_6ns_98_5_1_U1597 mul_87ns_6ns_93_5_1_U1598 mul_82ns_6ns_88_5_1_U1599 mul_77ns_6ns_83_5_1_U1600 add_ln813_fu_1520_p2 add_ln813_1_fu_1525_p2 add_ln813_4_fu_1490_p2 mul_40ns_40ns_80_2_1_U1602 ret_V_fu_1587_p2 mul_77s_54ns_130_5_1_U1603 mul_77s_55ns_130_5_1_U1604 mac_muladd_16s_15ns_19s_31_4_1_U1609 mac_muladd_16s_15ns_19s_31_4_1_U1609 ret_V_18_fu_1746_p2 mul_13s_71s_71_5_1_U1605 m_diff_V_fu_1787_p2 ret_V_33_fu_1862_p2 mul_43ns_36ns_79_3_1_U1606 add_ln813_7_fu_1909_p2 exp_Z2P_m_1_V_fu_1918_p2 mul_49ns_44ns_93_5_1_U1607 add_ln813_9_fu_1986_p2 exp_Z1P_m_1_l_V_fu_1995_p2 ret_V_35_fu_2033_p2 mul_50ns_50ns_100_5_1_U1608 ret_V_23_fu_2076_p2 add_ln1347_1_fu_2082_p2 add_ln1347_2_fu_2088_p2 r_exp_V_fu_2102_p2 out_exp_V_fu_2201_p2 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U pow_reduce_anonymous_namespace_log0_lut_table_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_tanh_float_s_fu_157</InstName>
                            <ModuleName>generic_tanh_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                    <ModuleName>exp_generic_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>89</ID>
                                    <BindInstances>m_exp_fu_301_p2 e_frac_V_1_fu_323_p2 sub_ln1512_fu_345_p2 mac_muladd_16s_15ns_19s_31_4_1_U1644 mac_muladd_16s_15ns_19s_31_4_1_U1644 ret_V_fu_511_p2 mul_13s_71s_71_5_1_U1640 m_diff_V_fu_559_p2 ret_V_44_fu_635_p2 mul_43ns_36ns_79_3_1_U1641 add_ln813_fu_682_p2 exp_Z2P_m_1_V_fu_691_p2 mul_49ns_44ns_93_5_1_U1642 add_ln813_12_fu_759_p2 exp_Z1P_m_1_l_V_fu_768_p2 ret_V_46_fu_806_p2 mul_50ns_50ns_100_5_1_U1643 ret_V_41_fu_849_p2 add_ln1347_3_fu_855_p2 add_ln1347_4_fu_861_p2 r_exp_V_fu_875_p2 out_exp_V_fu_978_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fsub_32ns_32ns_32_5_full_dsp_1_U1647 fadd_32ns_32ns_32_5_full_dsp_1_x_U1648 dadd_64ns_64ns_64_7_full_dsp_1_x_U1656 fadd_32ns_32ns_32_5_full_dsp_1_x_U1649 fdiv_32ns_32ns_32_16_no_dsp_1_x_U1652 fsub_32ns_32ns_32_5_full_dsp_1_U1650 fdiv_32ns_32ns_32_16_no_dsp_1_x_U1652 fadd_32ns_32ns_32_5_full_dsp_1_x_U1646 fmul_32ns_32ns_32_4_max_dsp_1_x_U1651</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln767_1_fu_238_p2 add_ln767_fu_250_p2 dmul_64ns_64ns_64_7_max_dsp_1_U1676 dmul_64ns_64ns_64_7_max_dsp_1_U1677 add_ln768_fu_314_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Linear_layer_ds2_fu_246</InstName>
                    <ModuleName>Linear_layer_ds2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>246</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>add_ln790_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>add_ln794_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>add_ln800_1_fu_96_p2 add_ln800_fu_108_p2 add_ln801_fu_172_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_l_j38_fu_186</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_l_j38</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>186</ID>
                            <BindInstances>add_ln806_fu_144_p2 add_ln807_fu_154_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>196</ID>
                            <BindInstances>add_ln855_1_fu_162_p2 add_ln855_fu_174_p2 sh_amt_fu_304_p2 sh_amt_3_fu_340_p2 v522_V_6_fu_446_p2 add_ln856_fu_202_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>204</ID>
                            <BindInstances>add_ln865_1_fu_166_p2 add_ln865_fu_178_p2 sh_amt_fu_314_p2 sh_amt_4_fu_350_p2 v529_V_6_fu_456_p2 add_ln866_fu_242_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_l_j39_fu_212</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_l_j39</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <BindInstances>add_ln831_fu_150_p2 add_ln832_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>222</ID>
                            <BindInstances>add_ln890_1_fu_183_p2 add_ln890_fu_195_p2 add_ln891_fu_223_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233</InstName>
                            <ModuleName>Linear_layer_ds2_Pipeline_l_S_k_4_k5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>233</ID>
                            <BindInstances>add_ln877_fu_141_p2 add_ln878_fu_155_p2 add_ln879_fu_166_p2 mac_muladd_12s_12s_32s_32_4_1_U1710 mac_muladd_12s_12s_32s_32_4_1_U1710</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>max_inp3_U max_W3_U q_inp3_V_U q_W3_V_U q_outp5_U add_ln805_fu_258_p2 sub_ln807_fu_297_p2 add_ln830_fu_312_p2 sub_ln832_fu_361_p2 add_ln875_1_fu_376_p2 add_ln875_fu_388_p2 sub_ln878_fu_455_p2 sub_ln879_fu_510_p2 add_ln876_fu_416_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>256</ID>
                    <BindInstances>add_ln571_fu_129_p2 add_ln571_1_fu_141_p2 add_ln572_fu_205_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_1_fu_263</InstName>
                    <ModuleName>Layer_norm_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>263</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_588_1_fu_125</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_588_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>125</ID>
                            <BindInstances>add_ln588_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_592_2_fu_131</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_592_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>add_ln592_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_mean_var_i30_fu_137</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_mean_var_i30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>137</ID>
                            <BindInstances>add_ln609_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j29_fu_144</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>add_ln597_fu_163_p2 add_ln598_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j30_fu_156</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>add_ln623_fu_154_p2 add_ln625_fu_164_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln596_fu_208_p2 sub_ln598_fu_248_p2 add_ln622_fu_264_p2 sub_ln625_fu_299_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v570_U v571_U v572_U v573_U v574_U v575_U v576_U v577_U v578_U v579_U v580_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1</Name>
            <Loops>
                <VITIS_LOOP_23_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_1>
                        <Name>VITIS_LOOP_23_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_62_p2" SOURCE="kernel.cpp:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_62_p2" SOURCE="kernel.cpp:27" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4</Name>
            <Loops>
                <VITIS_LOOP_33_3_VITIS_LOOP_34_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_3_VITIS_LOOP_34_4>
                        <Name>VITIS_LOOP_33_3_VITIS_LOOP_34_4</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_3_VITIS_LOOP_34_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_3_VITIS_LOOP_34_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_96_p2" SOURCE="kernel.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_3_VITIS_LOOP_34_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_108_p2" SOURCE="kernel.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_3_VITIS_LOOP_34_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_172_p2" SOURCE="kernel.cpp:34" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_j</Name>
            <Loops>
                <l_j/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j>
                        <Name>l_j</Name>
                        <TripCount>768</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>266</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>345</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_150_p2" SOURCE="kernel.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_160_p2" SOURCE="kernel.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_j1</Name>
            <Loops>
                <l_j1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j1>
                        <Name>l_j1</Name>
                        <TripCount>768</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>355</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_150_p2" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_160_p2" SOURCE="kernel.cpp:65" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2</Name>
            <Loops>
                <l_inp_to_int_i2_l_j2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9243</Best-caseLatency>
                    <Average-caseLatency>9243</Average-caseLatency>
                    <Worst-caseLatency>9243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_inp_to_int_i2_l_j2>
                        <Name>l_inp_to_int_i2_l_j2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9241</Latency>
                        <AbsoluteTimeLatency>92.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_inp_to_int_i2_l_j2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>472</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>539</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_170_p2" SOURCE="kernel.cpp:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_182_p2" SOURCE="kernel.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_inp_to_int_i2_l_j2" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U21" SOURCE="kernel.cpp:93" URAM="0" VARIABLE="v46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i2_l_j2" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_316_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i2_l_j2" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_1_fu_352_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i2_l_j2" OPTYPE="sub" PRAGMA="" RTLNAME="v47_V_6_fu_458_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v47_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i2_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_210_p2" SOURCE="kernel.cpp:89" URAM="0" VARIABLE="add_ln89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3</Name>
            <Loops>
                <l_W_to_int_i3_l_j3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589851</Best-caseLatency>
                    <Average-caseLatency>589851</Average-caseLatency>
                    <Worst-caseLatency>589851</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.899 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.899 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.899 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589851</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_W_to_int_i3_l_j3>
                        <Name>l_W_to_int_i3_l_j3</Name>
                        <TripCount>589824</TripCount>
                        <Latency>589849</Latency>
                        <AbsoluteTimeLatency>5.898 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_W_to_int_i3_l_j3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>497</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>551</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_166_p2" SOURCE="kernel.cpp:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_178_p2" SOURCE="kernel.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i3_l_j3" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_312_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i3_l_j3" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_2_fu_348_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i3_l_j3" OPTYPE="sub" PRAGMA="" RTLNAME="v54_V_6_fu_454_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v54_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i3_l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_206_p2" SOURCE="kernel.cpp:99" URAM="0" VARIABLE="add_ln99"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_S_k_4_k</Name>
            <Loops>
                <l_S_k_4_k/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.450</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>773</Best-caseLatency>
                    <Average-caseLatency>773</Average-caseLatency>
                    <Worst-caseLatency>773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_4_k>
                        <Name>l_S_k_4_k</Name>
                        <TripCount>768</TripCount>
                        <Latency>771</Latency>
                        <AbsoluteTimeLatency>7.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_4_k>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>209</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>199</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_139_p2" SOURCE="kernel.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_153_p2" SOURCE="kernel.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_164_p2" SOURCE="kernel.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U31" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="v62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U31" SOURCE="kernel.cpp:118" URAM="0" VARIABLE="v65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5</Name>
            <Loops>
                <l_outp_to_float_bias_i5_l_j5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9255</Best-caseLatency>
                    <Average-caseLatency>9255</Average-caseLatency>
                    <Worst-caseLatency>9255</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9255</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_outp_to_float_bias_i5_l_j5>
                        <Name>l_outp_to_float_bias_i5_l_j5</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9253</Latency>
                        <AbsoluteTimeLatency>92.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_outp_to_float_bias_i5_l_j5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i5_l_j5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_183_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i5_l_j5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_195_p2" SOURCE="kernel.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_outp_to_float_bias_i5_l_j5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U40" SOURCE="kernel.cpp:133" URAM="0" VARIABLE="v76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i5_l_j5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_223_p2" SOURCE="kernel.cpp:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv</Name>
            <Loops>
                <l_max_inp_i/>
                <l_max_W_i1/>
                <l_gemm_i4_l_j4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9580958</Best-caseLatency>
                    <Average-caseLatency>9580958</Average-caseLatency>
                    <Worst-caseLatency>9580958</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.810 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.810 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>95.810 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9580958</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_inp_i>
                        <Name>l_max_inp_i</Name>
                        <TripCount>12</TripCount>
                        <Latency>27732</Latency>
                        <AbsoluteTimeLatency>0.277 ms</AbsoluteTimeLatency>
                        <IterationLatency>2311</IterationLatency>
                        <PipelineDepth>2311</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_j_fu_182</Instance>
                        </InstanceList>
                    </l_max_inp_i>
                    <l_max_W_i1>
                        <Name>l_max_W_i1</Name>
                        <TripCount>768</TripCount>
                        <Latency>1774848</Latency>
                        <AbsoluteTimeLatency>17.748 ms</AbsoluteTimeLatency>
                        <IterationLatency>2311</IterationLatency>
                        <PipelineDepth>2311</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_j1_fu_208</Instance>
                        </InstanceList>
                    </l_max_W_i1>
                    <l_gemm_i4_l_j4>
                        <Name>l_gemm_i4_l_j4</Name>
                        <TripCount>9216</TripCount>
                        <Latency>7170048</Latency>
                        <AbsoluteTimeLatency>71.700 ms</AbsoluteTimeLatency>
                        <IterationLatency>778</IterationLatency>
                        <PipelineDepth>778</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229</Instance>
                        </InstanceList>
                    </l_gemm_i4_l_j4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>814</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>290</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>3237</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4668</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_inp_U" SOURCE="kernel.cpp:22" URAM="0" VARIABLE="max_inp"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_W_U" SOURCE="kernel.cpp:26" URAM="0" VARIABLE="max_W"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_inp_V_U" SOURCE="kernel.cpp:30" URAM="0" VARIABLE="q_inp_V"/>
                <BindNode BINDTYPE="storage" BRAM="768" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_W_V_U" SOURCE="kernel.cpp:31" URAM="0" VARIABLE="q_W_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_outp_U" SOURCE="kernel.cpp:32" URAM="0" VARIABLE="q_outp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_254_p2" SOURCE="kernel.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln40_fu_293_p2" SOURCE="kernel.cpp:40" URAM="0" VARIABLE="sub_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_309_p2" SOURCE="kernel.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_fu_358_p2" SOURCE="kernel.cpp:65" URAM="0" VARIABLE="sub_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4_l_j4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_373_p2" SOURCE="kernel.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4_l_j4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_385_p2" SOURCE="kernel.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4_l_j4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_fu_452_p2" SOURCE="kernel.cpp:111" URAM="0" VARIABLE="sub_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4_l_j4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln112_fu_490_p2" SOURCE="kernel.cpp:112" URAM="0" VARIABLE="sub_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4_l_j4" OPTYPE="add" PRAGMA="" RTLNAME="empty_415_fu_461_p2" SOURCE="kernel.cpp:111" URAM="0" VARIABLE="empty_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4_l_j4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_413_p2" SOURCE="kernel.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_separate_i20_l_j20</Name>
            <Loops>
                <l_mh_separate_i20_l_j20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_separate_i20_l_j20>
                        <Name>l_mh_separate_i20_l_j20</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_separate_i20_l_j20>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i20_l_j20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_1_fu_187_p2" SOURCE="kernel.cpp:418" URAM="0" VARIABLE="add_ln418_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i20_l_j20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_199_p2" SOURCE="kernel.cpp:418" URAM="0" VARIABLE="add_ln418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i20_l_j20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln421_fu_289_p2" SOURCE="kernel.cpp:421" URAM="0" VARIABLE="add_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i20_l_j20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln420_fu_231_p2" SOURCE="kernel.cpp:420" URAM="0" VARIABLE="add_ln420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i20_l_j20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln419_fu_237_p2" SOURCE="kernel.cpp:419" URAM="0" VARIABLE="add_ln419"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4</Name>
            <Loops>
                <VITIS_LOOP_155_3_VITIS_LOOP_156_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_3_VITIS_LOOP_156_4>
                        <Name>VITIS_LOOP_155_3_VITIS_LOOP_156_4</Name>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_3_VITIS_LOOP_156_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_3_VITIS_LOOP_156_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_92_p2" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="add_ln155_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_3_VITIS_LOOP_156_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_104_p2" SOURCE="kernel.cpp:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_3_VITIS_LOOP_156_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_132_p2" SOURCE="kernel.cpp:156" URAM="0" VARIABLE="add_ln156"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_max_Q_h_i6</Name>
            <Loops>
                <l_max_Q_h_i6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>177</Best-caseLatency>
                    <Average-caseLatency>177</Average-caseLatency>
                    <Worst-caseLatency>177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>177</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_Q_h_i6>
                        <Name>l_max_Q_h_i6</Name>
                        <TripCount>12</TripCount>
                        <Latency>175</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>132</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_max_Q_h_i6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18452</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>20430</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_Q_h_i6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_992_p2" SOURCE="kernel.cpp:160" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_max_K_h_i7</Name>
            <Loops>
                <l_max_K_h_i7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>177</Best-caseLatency>
                    <Average-caseLatency>177</Average-caseLatency>
                    <Worst-caseLatency>177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>177</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_K_h_i7>
                        <Name>l_max_K_h_i7</Name>
                        <TripCount>12</TripCount>
                        <Latency>175</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>132</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_max_K_h_i7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18452</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>20430</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_K_h_i7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_992_p2" SOURCE="kernel.cpp:185" URAM="0" VARIABLE="add_ln185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_Q_h_to_int_i8</Name>
            <Loops>
                <l_Q_h_to_int_i8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74</Best-caseLatency>
                    <Average-caseLatency>74</Average-caseLatency>
                    <Worst-caseLatency>74</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>74</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_Q_h_to_int_i8>
                        <Name>l_Q_h_to_int_i8</Name>
                        <TripCount>12</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.720 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_Q_h_to_int_i8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>11891</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>23403</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>43</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_1966_p2" SOURCE="kernel.cpp:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_fu_2680_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_fu_3496_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_fu_8623_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_18_fu_2732_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_18_fu_3569_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_18_fu_5646_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_19_fu_2784_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_19_fu_3648_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_19_fu_5710_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_20_fu_2836_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_20_fu_3727_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_20_fu_8635_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_21_fu_2888_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_21_fu_3800_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_21_fu_5831_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_22_fu_2940_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_22_fu_3879_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_22_fu_5895_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_23_fu_2992_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_23_fu_3958_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_23_fu_5959_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_24_fu_3044_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_24_fu_4037_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_24_fu_8647_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U203" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_25_fu_3096_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_25_fu_4110_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_25_fu_6080_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U188" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U204" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_26_fu_3148_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_26_fu_4189_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_26_fu_6144_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U189" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U205" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_27_fu_3200_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_27_fu_4268_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_27_fu_6208_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U190" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U206" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_28_fu_3252_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_28_fu_4347_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_28_fu_8659_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U191" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U207" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_29_fu_3304_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_29_fu_4420_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_29_fu_8671_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U192" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U208" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_30_fu_3356_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_30_fu_4493_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_30_fu_6386_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U193" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U209" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_31_fu_3408_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_31_fu_4572_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_31_fu_6450_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U210" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_32_fu_3460_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_32_fu_4651_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_32_fu_6514_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_33_fu_4746_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_33_fu_6551_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_33_fu_8734_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_34_fu_4798_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_34_fu_6630_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_34_fu_8798_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_35_fu_4850_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_35_fu_6709_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_35_fu_8862_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_36_fu_4902_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_36_fu_6788_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_36_fu_8926_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_37_fu_4954_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_37_fu_6867_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_37_fu_8990_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_38_fu_5006_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_38_fu_6946_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_38_fu_9054_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_39_fu_5058_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_39_fu_7025_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_39_fu_9118_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_40_fu_5110_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_40_fu_7104_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_40_fu_9182_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U203" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_41_fu_5162_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_41_fu_7183_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_41_fu_9246_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U188" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U204" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_42_fu_5214_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_42_fu_7262_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_42_fu_9310_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U189" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U205" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_43_fu_5266_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_43_fu_7341_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_43_fu_9374_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U190" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U206" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_44_fu_5318_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_44_fu_7420_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_44_fu_9438_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U191" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U207" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_45_fu_5370_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_45_fu_7499_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_45_fu_9502_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U192" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U208" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_46_fu_5422_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_46_fu_7578_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_46_fu_9566_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U193" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U209" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_47_fu_5474_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_47_fu_7657_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_47_fu_9630_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U210" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_48_fu_5526_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_48_fu_7736_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_48_fu_9694_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_49_fu_7831_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_49_fu_9731_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_49_fu_11854_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_50_fu_7883_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_50_fu_9810_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_50_fu_11918_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_51_fu_7935_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_51_fu_9889_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_51_fu_11982_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_52_fu_7987_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_52_fu_9968_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_52_fu_12046_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_53_fu_8039_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_53_fu_10047_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_53_fu_12110_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_54_fu_8091_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_54_fu_10126_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_54_fu_12174_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_55_fu_8143_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_55_fu_10205_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_55_fu_12238_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_56_fu_8195_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_56_fu_10284_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_56_fu_12302_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U203" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_57_fu_8247_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_57_fu_10363_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_57_fu_12366_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U188" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U204" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_58_fu_8299_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_58_fu_10442_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_58_fu_12430_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U189" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U205" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_59_fu_8351_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_59_fu_10521_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_59_fu_12494_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U190" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U206" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_60_fu_8403_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_60_fu_10600_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_60_fu_12558_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U191" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U207" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_61_fu_8455_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_61_fu_10679_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_61_fu_12622_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U192" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U208" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_62_fu_8507_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_62_fu_10758_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_62_fu_12686_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U193" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U209" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_63_fu_8559_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_63_fu_10837_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_63_fu_12750_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U210" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_64_fu_8611_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_64_fu_10916_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_64_fu_12814_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_65_fu_11011_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_65_fu_12851_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_65_fu_14142_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_66_fu_11063_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_66_fu_12930_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_66_fu_14206_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_67_fu_11115_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_67_fu_13009_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_67_fu_14270_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_68_fu_11167_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_68_fu_13088_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_68_fu_14334_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_69_fu_11219_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_69_fu_13167_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_69_fu_14398_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_70_fu_11271_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_70_fu_13246_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_70_fu_14462_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_71_fu_11323_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_71_fu_13325_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_71_fu_14526_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_72_fu_11375_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_72_fu_13404_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_72_fu_14590_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U187" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U203" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_73_fu_11427_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_73_fu_13483_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_73_fu_14654_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U188" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U204" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_74_fu_11479_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_74_fu_13562_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_74_fu_14718_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U189" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U205" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_75_fu_11531_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_75_fu_13641_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_75_fu_14782_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U190" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U206" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_76_fu_11583_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_76_fu_13720_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_76_fu_14846_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U191" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U207" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_77_fu_11635_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_77_fu_13799_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_77_fu_14910_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U192" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U208" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_78_fu_11687_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_78_fu_13878_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_78_fu_14974_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U193" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U209" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_79_fu_11739_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_79_fu_13957_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_79_fu_15038_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_Q_h_to_int_i8" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="kernel.cpp:213" URAM="0" VARIABLE="v120_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="l_Q_h_to_int_i8" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U210" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v122_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_80_fu_11791_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_80_fu_14036_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Q_h_to_int_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_80_fu_15102_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_K_h_to_int_i9</Name>
            <Loops>
                <l_K_h_to_int_i9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>74</Best-caseLatency>
                    <Average-caseLatency>74</Average-caseLatency>
                    <Worst-caseLatency>74</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>74</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_K_h_to_int_i9>
                        <Name>l_K_h_to_int_i9</Name>
                        <TripCount>12</TripCount>
                        <Latency>72</Latency>
                        <AbsoluteTimeLatency>0.720 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_K_h_to_int_i9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10747</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>20835</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_1966_p2" SOURCE="kernel.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_24_fu_2680_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_24_fu_3496_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_24_fu_8623_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_26_fu_2732_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_26_fu_3569_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_26_fu_5646_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_28_fu_2784_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_28_fu_3648_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_28_fu_5710_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_30_fu_2836_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_30_fu_3727_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_30_fu_8635_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_32_fu_2888_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_32_fu_3800_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_32_fu_5831_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_34_fu_2940_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_34_fu_3879_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_34_fu_5895_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_36_fu_2992_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_36_fu_3958_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_36_fu_5959_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_38_fu_3044_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_38_fu_4037_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_38_fu_8647_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_40_fu_3096_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_40_fu_4110_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_40_fu_6080_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_42_fu_3148_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_42_fu_4189_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_42_fu_6144_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_44_fu_3200_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_44_fu_4268_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_44_fu_6208_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_46_fu_3252_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_46_fu_4347_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_46_fu_8659_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_48_fu_3304_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_48_fu_4420_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_48_fu_8671_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_50_fu_3356_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_50_fu_4493_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_50_fu_6386_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_52_fu_3408_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_52_fu_4572_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_52_fu_6450_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_54_fu_3460_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_54_fu_4651_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_54_fu_6514_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_56_fu_4746_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_56_fu_6551_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_56_fu_8734_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_58_fu_4798_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_58_fu_6630_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_58_fu_8798_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_60_fu_4850_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_60_fu_6709_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_60_fu_8862_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_62_fu_4902_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_62_fu_6788_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_62_fu_8926_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_64_fu_4954_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_64_fu_6867_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_64_fu_8990_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_66_fu_5006_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_66_fu_6946_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_66_fu_9054_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_68_fu_5058_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_68_fu_7025_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_68_fu_9118_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_70_fu_5110_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_70_fu_7104_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_70_fu_9182_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_72_fu_5162_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_72_fu_7183_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_72_fu_9246_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_74_fu_5214_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_74_fu_7262_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_74_fu_9310_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_76_fu_5266_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_76_fu_7341_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_76_fu_9374_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_78_fu_5318_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_78_fu_7420_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_78_fu_9438_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_80_fu_5370_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_80_fu_7499_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_80_fu_9502_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_fu_5422_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_fu_7578_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_fu_9566_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_81_fu_5474_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_81_fu_7657_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_81_fu_9630_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_82_fu_5526_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_82_fu_7736_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_82_fu_9694_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_83_fu_7831_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_83_fu_9731_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_83_fu_11854_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_84_fu_7883_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_84_fu_9810_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_84_fu_11918_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_85_fu_7935_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_85_fu_9889_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_85_fu_11982_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_86_fu_7987_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_86_fu_9968_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_86_fu_12046_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_87_fu_8039_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_87_fu_10047_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_87_fu_12110_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_88_fu_8091_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_88_fu_10126_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_88_fu_12174_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_89_fu_8143_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_89_fu_10205_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_89_fu_12238_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_90_fu_8195_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_90_fu_10284_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_90_fu_12302_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_91_fu_8247_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_91_fu_10363_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_91_fu_12366_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_92_fu_8299_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_92_fu_10442_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_92_fu_12430_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_93_fu_8351_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_93_fu_10521_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_93_fu_12494_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_94_fu_8403_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_94_fu_10600_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_94_fu_12558_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_95_fu_8455_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_95_fu_10679_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_95_fu_12622_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_96_fu_8507_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_96_fu_10758_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_96_fu_12686_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_97_fu_8559_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_97_fu_10837_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_97_fu_12750_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_98_fu_8611_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_98_fu_10916_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_98_fu_12814_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_99_fu_11011_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_99_fu_12851_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_99_fu_14142_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_100_fu_11063_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_100_fu_12930_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_100_fu_14206_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_101_fu_11115_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_101_fu_13009_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_101_fu_14270_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_102_fu_11167_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_102_fu_13088_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_102_fu_14334_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_103_fu_11219_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_103_fu_13167_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_103_fu_14398_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_104_fu_11271_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_104_fu_13246_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_104_fu_14462_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_105_fu_11323_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_105_fu_13325_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_105_fu_14526_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_106_fu_11375_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_106_fu_13404_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_106_fu_14590_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_107_fu_11427_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_107_fu_13483_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_107_fu_14654_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_108_fu_11479_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_108_fu_13562_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_108_fu_14718_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_109_fu_11531_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_109_fu_13641_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_109_fu_14782_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_110_fu_11583_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_110_fu_13720_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_110_fu_14846_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_111_fu_11635_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_111_fu_13799_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_111_fu_14910_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_112_fu_11687_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_112_fu_13878_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_112_fu_14974_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_113_fu_11739_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_113_fu_13957_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_113_fu_15038_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_114_fu_11791_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_114_fu_14036_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_K_h_to_int_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_114_fu_15102_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_gemm_i10_l_j10</Name>
            <Loops>
                <l_gemm_i10_l_j10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>154</Best-caseLatency>
                    <Average-caseLatency>154</Average-caseLatency>
                    <Worst-caseLatency>154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i10_l_j10>
                        <Name>l_gemm_i10_l_j10</Name>
                        <TripCount>144</TripCount>
                        <Latency>152</Latency>
                        <AbsoluteTimeLatency>1.520 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_gemm_i10_l_j10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>687</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1328</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_1_fu_2015_p2" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="add_ln230_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_2027_p2" SOURCE="kernel.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U399" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U376" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U400" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U377" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U401" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U378" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U402" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U379" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U403" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U380" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U404" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U381" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U405" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U382" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U406" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U407" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U431" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U408" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U432" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U409" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U433" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U410" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U434" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U411" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U435" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U412" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U436" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U413" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U437" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U414" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U438" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U383" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U415" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U384" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U416" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U385" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U417" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U386" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U418" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U387" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U419" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U388" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U420" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U389" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U421" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U390" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U422" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U391" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U423" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U392" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U424" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U393" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U425" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U394" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U426" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U395" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U427" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U396" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U428" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U397" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U429" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U430" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U375" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U398" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U399" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U400" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_2_fu_2732_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U401" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U402" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_5_fu_2743_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U403" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U404" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_9_fu_2755_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U405" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U406" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_12_fu_2771_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_13_fu_2781_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U431" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U432" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_17_fu_2962_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U433" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U434" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_20_fu_2978_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_21_fu_2988_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U435" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U436" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_24_fu_3000_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U437" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U438" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_27_fu_3016_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_28_fu_3026_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_29_fu_3076_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U415" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U416" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_33_fu_2793_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U417" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U418" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_36_fu_2809_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_37_fu_2819_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U419" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U420" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_40_fu_2831_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U421" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U422" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_43_fu_2847_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_44_fu_2857_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_45_fu_3038_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U423" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U424" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_48_fu_2869_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U425" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U426" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_51_fu_2885_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_52_fu_2895_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U427" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U428" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_55_fu_2907_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U429" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U398" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U430" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_59_fu_2923_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_60_fu_2933_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_61_fu_3054_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_62_fu_3064_p2" SOURCE="kernel.cpp:240" URAM="0" VARIABLE="add_ln240_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i10_l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_2065_p2" SOURCE="kernel.cpp:231" URAM="0" VARIABLE="add_ln231"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer_Pipeline_l_outp_to_float_norm_i11</Name>
            <Loops>
                <l_outp_to_float_norm_i11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_outp_to_float_norm_i11>
                        <Name>l_outp_to_float_norm_i11</Name>
                        <TripCount>12</TripCount>
                        <Latency>43</Latency>
                        <AbsoluteTimeLatency>0.430 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_outp_to_float_norm_i11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2157</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_fu_706_p2" SOURCE="kernel.cpp:245" URAM="0" VARIABLE="add_ln245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln247_fu_732_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="sub_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_776_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_1_fu_787_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_2_fu_798_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_3_fu_809_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_4_fu_820_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_5_fu_831_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_6_fu_842_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_norm_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_7_fu_853_p2" SOURCE="kernel.cpp:247" URAM="0" VARIABLE="add_ln247_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Attention_layer</Name>
            <Loops>
                <VITIS_LOOP_145_1/>
                <VITIS_LOOP_149_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>487</Best-caseLatency>
                    <Average-caseLatency>487</Average-caseLatency>
                    <Worst-caseLatency>487</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>487</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_145_1>
                        <Name>VITIS_LOOP_145_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_1>
                    <VITIS_LOOP_149_2>
                        <Name>VITIS_LOOP_149_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_149_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>22</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>88</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>40</UTIL_DSP>
                    <FF>64458</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>60</UTIL_FF>
                    <LUT>95715</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>179</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_Q_h_U" SOURCE="kernel.cpp:144" URAM="0" VARIABLE="max_Q_h"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="max_K_h_U" SOURCE="kernel.cpp:148" URAM="0" VARIABLE="max_K_h"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_0_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_1_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_2_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_3_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_4_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_5_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_6_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_7_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_8_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_9_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_10_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_11_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_12_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_13_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_14_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_15_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_16_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_17_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_18_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_19_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_20_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_21_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_22_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_23_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_24_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_25_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_26_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_27_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_28_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_29_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_30_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_31_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_32_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_33_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_34_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_35_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_36_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_37_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_38_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_39_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_40_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_41_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_42_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_43_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_44_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_45_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_46_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_47_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_48_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_49_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_50_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_51_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_52_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_53_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_54_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_55_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_56_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_57_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_58_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_59_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_60_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_61_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_62_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Q_h_V_63_U" SOURCE="kernel.cpp:152" URAM="0" VARIABLE="q_Q_h_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_0_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_1_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_2_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_3_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_4_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_5_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_6_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_7_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_8_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_9_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_10_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_11_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_12_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_13_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_14_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_15_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_16_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_17_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_18_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_19_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_20_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_21_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_22_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_23_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_24_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_25_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_26_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_27_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_28_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_29_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_30_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_31_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_32_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_33_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_34_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_35_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_36_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_37_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_38_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_39_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_40_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_41_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_42_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_43_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_44_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_45_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_46_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_47_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_48_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_49_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_50_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_51_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_52_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_53_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_54_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_55_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_56_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_57_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_58_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_59_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_60_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_61_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_62_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_K_h_V_63_U" SOURCE="kernel.cpp:153" URAM="0" VARIABLE="q_K_h_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="q_outp1_U" SOURCE="kernel.cpp:154" URAM="0" VARIABLE="q_outp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_1101_p2" SOURCE="kernel.cpp:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_1131_p2" SOURCE="kernel.cpp:149" URAM="0" VARIABLE="add_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_264_1</Name>
            <Loops>
                <VITIS_LOOP_264_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_264_1>
                        <Name>VITIS_LOOP_264_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_264_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_62_p2" SOURCE="kernel.cpp:264" URAM="0" VARIABLE="add_ln264"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_exp_sum_i12</Name>
            <Loops>
                <l_exp_sum_i12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_exp_sum_i12>
                        <Name>l_exp_sum_i12</Name>
                        <TripCount>12</TripCount>
                        <Latency>83</Latency>
                        <AbsoluteTimeLatency>0.830 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_exp_sum_i12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>104</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>47</UTIL_DSP>
                    <FF>8775</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>15744</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_400_p2" SOURCE="kernel.cpp:267" URAM="0" VARIABLE="add_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U797" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U798" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U799" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U787" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U800" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U788" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U801" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U789" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U802" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U790" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U803" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U791" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U804" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U792" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U805" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U793" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U806" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U794" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U807" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U795" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_exp_sum_i12" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U808" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v158_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="l_exp_sum_i12" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U796" SOURCE="kernel.cpp:274" URAM="0" VARIABLE="v161_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_update_i13</Name>
            <Loops>
                <l_update_i13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_update_i13>
                        <Name>l_update_i13</Name>
                        <TripCount>12</TripCount>
                        <Latency>29</Latency>
                        <AbsoluteTimeLatency>0.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_update_i13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>909</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_467_p2" SOURCE="kernel.cpp:278" URAM="0" VARIABLE="add_ln278"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer_Pipeline_VITIS_LOOP_304_3_VITIS_LOOP_305_4</Name>
            <Loops>
                <VITIS_LOOP_304_3_VITIS_LOOP_305_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.940</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_304_3_VITIS_LOOP_305_4>
                        <Name>VITIS_LOOP_304_3_VITIS_LOOP_305_4</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_304_3_VITIS_LOOP_305_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_3_VITIS_LOOP_305_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_1_fu_94_p2" SOURCE="kernel.cpp:304" URAM="0" VARIABLE="add_ln304_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_3_VITIS_LOOP_305_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_106_p2" SOURCE="kernel.cpp:304" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_3_VITIS_LOOP_305_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_fu_165_p2" SOURCE="kernel.cpp:306" URAM="0" VARIABLE="add_ln306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_3_VITIS_LOOP_305_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_134_p2" SOURCE="kernel.cpp:305" URAM="0" VARIABLE="add_ln305"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer_Pipeline_l_max_Attn_i14</Name>
            <Loops>
                <l_max_Attn_i14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_Attn_i14>
                        <Name>l_max_Attn_i14</Name>
                        <TripCount>12</TripCount>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.370 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_max_Attn_i14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2589</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2620</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_Attn_i14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_413_p2" SOURCE="kernel.cpp:309" URAM="0" VARIABLE="add_ln309"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer_Pipeline_l_max_V_h_j15</Name>
            <Loops>
                <l_max_V_h_j15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>91</Best-caseLatency>
                    <Average-caseLatency>91</Average-caseLatency>
                    <Worst-caseLatency>91</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>91</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_V_h_j15>
                        <Name>l_max_V_h_j15</Name>
                        <TripCount>64</TripCount>
                        <Latency>89</Latency>
                        <AbsoluteTimeLatency>0.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_max_V_h_j15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2878</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2991</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_V_h_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_400_p2" SOURCE="kernel.cpp:334" URAM="0" VARIABLE="add_ln334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_V_h_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_466_p2" SOURCE="kernel.cpp:336" URAM="0" VARIABLE="add_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_V_h_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_1_fu_508_p2" SOURCE="kernel.cpp:336" URAM="0" VARIABLE="add_ln336_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_V_h_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_2_fu_532_p2" SOURCE="kernel.cpp:336" URAM="0" VARIABLE="add_ln336_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer_Pipeline_l_Attn_to_int_i16</Name>
            <Loops>
                <l_Attn_to_int_i16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_Attn_to_int_i16>
                        <Name>l_Attn_to_int_i16</Name>
                        <TripCount>12</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_Attn_to_int_i16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2591</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3608</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_557_p2" SOURCE="kernel.cpp:359" URAM="0" VARIABLE="add_ln359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_fu_623_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_fu_1220_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_fu_2195_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_2_fu_674_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_2_fu_1299_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_2_fu_2259_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_4_fu_725_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_4_fu_1378_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_4_fu_2323_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_6_fu_776_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_6_fu_1457_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_6_fu_2387_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_8_fu_827_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_8_fu_1536_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_8_fu_2451_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_10_fu_878_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_10_fu_1615_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_10_fu_2515_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_12_fu_929_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_12_fu_1694_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_12_fu_2579_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_13_fu_980_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_13_fu_1773_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_13_fu_2643_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_14_fu_1031_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_14_fu_1852_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_14_fu_2707_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_15_fu_1082_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_15_fu_1931_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_15_fu_2771_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_16_fu_1133_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_16_fu_2010_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_16_fu_2835_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_17_fu_1184_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_17_fu_2089_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_Attn_to_int_i16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_17_fu_2899_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer_Pipeline_l_V_h_to_int_j17</Name>
            <Loops>
                <l_V_h_to_int_j17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90</Best-caseLatency>
                    <Average-caseLatency>90</Average-caseLatency>
                    <Worst-caseLatency>90</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_V_h_to_int_j17>
                        <Name>l_V_h_to_int_j17</Name>
                        <TripCount>64</TripCount>
                        <Latency>88</Latency>
                        <AbsoluteTimeLatency>0.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_V_h_to_int_j17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2597</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3659</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_542_p2" SOURCE="kernel.cpp:369" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_607_p2" SOURCE="kernel.cpp:371" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_1_fu_649_p2" SOURCE="kernel.cpp:371" URAM="0" VARIABLE="add_ln371_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_2_fu_673_p2" SOURCE="kernel.cpp:371" URAM="0" VARIABLE="add_ln371_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_fu_728_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_fu_1325_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_fu_2300_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_1_fu_779_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_1_fu_1404_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_1_fu_2364_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_2_fu_830_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_2_fu_1483_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_2_fu_2428_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_3_fu_881_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_3_fu_1562_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_3_fu_2492_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_4_fu_932_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_4_fu_1641_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_4_fu_2556_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_5_fu_983_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_5_fu_1720_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_5_fu_2620_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_6_fu_1034_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_6_fu_1799_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_6_fu_2684_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_7_fu_1085_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_7_fu_1878_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_7_fu_2748_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_8_fu_1136_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_8_fu_1957_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_8_fu_2812_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_9_fu_1187_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_9_fu_2036_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_9_fu_2876_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_10_fu_1238_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_10_fu_2115_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_10_fu_2940_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_11_fu_1289_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sub_ln298_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_11_fu_2194_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sub_ln319_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_V_h_to_int_j17" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln501_11_fu_3004_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="sub_ln501_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer_Pipeline_l_gemm_i18_l_j18</Name>
            <Loops>
                <l_gemm_i18_l_j18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.471</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>777</Best-caseLatency>
                    <Average-caseLatency>777</Average-caseLatency>
                    <Worst-caseLatency>777</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>777</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_gemm_i18_l_j18>
                        <Name>l_gemm_i18_l_j18</Name>
                        <TripCount>768</TripCount>
                        <Latency>775</Latency>
                        <AbsoluteTimeLatency>7.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_gemm_i18_l_j18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>448</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>443</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_1_fu_457_p2" SOURCE="kernel.cpp:379" URAM="0" VARIABLE="add_ln379_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_469_p2" SOURCE="kernel.cpp:379" URAM="0" VARIABLE="add_ln379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="empty_432_fu_542_p2" SOURCE="kernel.cpp:379" URAM="0" VARIABLE="empty_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U1036" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1041" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U1046" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U1037" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1042" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U1043" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U1035" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1038" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U1039" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1044" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12s_12s_24_4_1_U1040" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1045" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="mul_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1041" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_1_fu_663_p2" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1042" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U1046" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1038" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_25s_25_4_1_U1043" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1044" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_24s_25_4_1_U1045" SOURCE="kernel.cpp:389" URAM="0" VARIABLE="add_ln389_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i18_l_j18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln380_fu_507_p2" SOURCE="kernel.cpp:380" URAM="0" VARIABLE="add_ln380"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer_Pipeline_l_outp_to_float_i19</Name>
            <Loops>
                <l_outp_to_float_i19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.171</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>417</Best-caseLatency>
                    <Average-caseLatency>417</Average-caseLatency>
                    <Worst-caseLatency>417</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>417</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_outp_to_float_i19>
                        <Name>l_outp_to_float_i19</Name>
                        <TripCount>12</TripCount>
                        <Latency>415</Latency>
                        <AbsoluteTimeLatency>4.150 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>64</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_outp_to_float_i19>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2988</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2324</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_i19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_2077_p2" SOURCE="kernel.cpp:394" URAM="0" VARIABLE="add_ln394"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Context_layer</Name>
            <Loops>
                <VITIS_LOOP_294_1/>
                <VITIS_LOOP_298_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.171</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2169</Best-caseLatency>
                    <Average-caseLatency>2169</Average-caseLatency>
                    <Worst-caseLatency>2169</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2169</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_294_1>
                        <Name>VITIS_LOOP_294_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_294_1>
                    <VITIS_LOOP_298_2>
                        <Name>VITIS_LOOP_298_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_298_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>16584</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>19652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="max_Attn_U" SOURCE="kernel.cpp:293" URAM="0" VARIABLE="max_Attn"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="max_V_h_U" SOURCE="kernel.cpp:297" URAM="0" VARIABLE="max_V_h"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_0_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_1_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_2_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_3_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_4_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_5_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_6_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_7_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_8_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_9_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_10_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_Attn_V_11_U" SOURCE="kernel.cpp:301" URAM="0" VARIABLE="q_Attn_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_0_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_1_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_2_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_3_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_4_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_5_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_6_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_7_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_8_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_9_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_10_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_V_h_V_11_U" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="q_V_h_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="q_outp2_U" SOURCE="kernel.cpp:303" URAM="0" VARIABLE="q_outp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_294_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_1077_p2" SOURCE="kernel.cpp:294" URAM="0" VARIABLE="add_ln294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_fu_1107_p2" SOURCE="kernel.cpp:298" URAM="0" VARIABLE="add_ln298"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_merge_i21_l_j21</Name>
            <Loops>
                <l_mh_merge_i21_l_j21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_merge_i21_l_j21>
                        <Name>l_mh_merge_i21_l_j21</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_merge_i21_l_j21>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i21_l_j21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln434_1_fu_125_p2" SOURCE="kernel.cpp:434" URAM="0" VARIABLE="add_ln434_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i21_l_j21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln434_fu_137_p2" SOURCE="kernel.cpp:434" URAM="0" VARIABLE="add_ln434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i21_l_j21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_fu_220_p2" SOURCE="kernel.cpp:436" URAM="0" VARIABLE="add_ln436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i21_l_j21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_fu_231_p2" SOURCE="kernel.cpp:437" URAM="0" VARIABLE="add_ln437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i21_l_j21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln435_fu_165_p2" SOURCE="kernel.cpp:435" URAM="0" VARIABLE="add_ln435"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention</Name>
            <Loops>
                <l_S_h_0_h/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>51913</Best-caseLatency>
                    <Average-caseLatency>51913</Average-caseLatency>
                    <Worst-caseLatency>51913</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.519 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.519 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.519 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>51913</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_h_0_h>
                        <Name>l_S_h_0_h</Name>
                        <TripCount>12</TripCount>
                        <Latency>51912</Latency>
                        <AbsoluteTimeLatency>0.519 ms</AbsoluteTimeLatency>
                        <IterationLatency>4326</IterationLatency>
                        <PipelineDepth>4326</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Self_attention_Pipeline_l_mh_separate_i20_l_j20_fu_164</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_264_1_fu_178</Instance>
                            <Instance>grp_Attention_layer_fu_183</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_exp_sum_i12_fu_201</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_update_i13_fu_218</Instance>
                            <Instance>grp_Context_layer_fu_247</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_mh_merge_i21_l_j21_fu_265</Instance>
                        </InstanceList>
                    </l_S_h_0_h>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>110</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>39</UTIL_BRAM>
                    <DSP>270</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>122</UTIL_DSP>
                    <FF>95230</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>89</UTIL_FF>
                    <LUT>147282</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>276</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="inp_sumRow_U" SOURCE="kernel.cpp:263" URAM="0" VARIABLE="inp_sumRow"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Q_h_U" SOURCE="kernel.cpp:415" URAM="0" VARIABLE="Q_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="K_h_U" SOURCE="kernel.cpp:416" URAM="0" VARIABLE="K_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="V_h_U" SOURCE="kernel.cpp:417" URAM="0" VARIABLE="V_h"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_0_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_1_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_2_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_3_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_4_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_5_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_6_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_7_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_8_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_9_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_10_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v254_11_U" SOURCE="kernel.cpp:428" URAM="0" VARIABLE="v254_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_0_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_1_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_2_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_3_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_4_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_5_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_6_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_7_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_8_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_9_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_10_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v255_11_U" SOURCE="kernel.cpp:430" URAM="0" VARIABLE="v255_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="v256_U" SOURCE="" URAM="0" VARIABLE="v256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_h_0_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln414_fu_287_p2" SOURCE="kernel.cpp:414" URAM="0" VARIABLE="add_ln414"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_VITIS_LOOP_450_1</Name>
            <Loops>
                <VITIS_LOOP_450_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_450_1>
                        <Name>VITIS_LOOP_450_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_450_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_450_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln450_fu_62_p2" SOURCE="kernel.cpp:450" URAM="0" VARIABLE="add_ln450"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_VITIS_LOOP_454_2</Name>
            <Loops>
                <VITIS_LOOP_454_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_454_2>
                        <Name>VITIS_LOOP_454_2</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_454_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_454_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln454_fu_62_p2" SOURCE="kernel.cpp:454" URAM="0" VARIABLE="add_ln454"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4</Name>
            <Loops>
                <VITIS_LOOP_460_3_VITIS_LOOP_461_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_460_3_VITIS_LOOP_461_4>
                        <Name>VITIS_LOOP_460_3_VITIS_LOOP_461_4</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_460_3_VITIS_LOOP_461_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_460_3_VITIS_LOOP_461_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln460_1_fu_96_p2" SOURCE="kernel.cpp:460" URAM="0" VARIABLE="add_ln460_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_460_3_VITIS_LOOP_461_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln460_fu_108_p2" SOURCE="kernel.cpp:460" URAM="0" VARIABLE="add_ln460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_460_3_VITIS_LOOP_461_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln461_fu_172_p2" SOURCE="kernel.cpp:461" URAM="0" VARIABLE="add_ln461"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_l_j22</Name>
            <Loops>
                <l_j22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j22>
                        <Name>l_j22</Name>
                        <TripCount>768</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j22>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>234</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>345</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln466_fu_144_p2" SOURCE="kernel.cpp:466" URAM="0" VARIABLE="add_ln466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln467_fu_154_p2" SOURCE="kernel.cpp:467" URAM="0" VARIABLE="add_ln467"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_l_j23</Name>
            <Loops>
                <l_j23/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j23>
                        <Name>l_j23</Name>
                        <TripCount>768</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j23>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>278</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>355</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln491_fu_150_p2" SOURCE="kernel.cpp:491" URAM="0" VARIABLE="add_ln491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln492_fu_160_p2" SOURCE="kernel.cpp:492" URAM="0" VARIABLE="add_ln492"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_l_inp_to_int_i24_l_j24</Name>
            <Loops>
                <l_inp_to_int_i24_l_j24/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9243</Best-caseLatency>
                    <Average-caseLatency>9243</Average-caseLatency>
                    <Worst-caseLatency>9243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_inp_to_int_i24_l_j24>
                        <Name>l_inp_to_int_i24_l_j24</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9241</Latency>
                        <AbsoluteTimeLatency>92.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_inp_to_int_i24_l_j24>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>472</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>539</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i24_l_j24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln515_1_fu_164_p2" SOURCE="kernel.cpp:515" URAM="0" VARIABLE="add_ln515_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i24_l_j24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln515_fu_176_p2" SOURCE="kernel.cpp:515" URAM="0" VARIABLE="add_ln515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i24_l_j24" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_306_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i24_l_j24" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_7_fu_342_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i24_l_j24" OPTYPE="sub" PRAGMA="" RTLNAME="v307_V_6_fu_448_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v307_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i24_l_j24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln516_fu_204_p2" SOURCE="kernel.cpp:516" URAM="0" VARIABLE="add_ln516"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_l_W_to_int_i25_l_j25</Name>
            <Loops>
                <l_W_to_int_i25_l_j25/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589851</Best-caseLatency>
                    <Average-caseLatency>589851</Average-caseLatency>
                    <Worst-caseLatency>589851</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.899 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.899 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.899 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589851</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_W_to_int_i25_l_j25>
                        <Name>l_W_to_int_i25_l_j25</Name>
                        <TripCount>589824</TripCount>
                        <Latency>589849</Latency>
                        <AbsoluteTimeLatency>5.898 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_W_to_int_i25_l_j25>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>497</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>551</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i25_l_j25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_1_fu_166_p2" SOURCE="kernel.cpp:525" URAM="0" VARIABLE="add_ln525_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i25_l_j25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_178_p2" SOURCE="kernel.cpp:525" URAM="0" VARIABLE="add_ln525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i25_l_j25" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_312_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i25_l_j25" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_8_fu_348_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i25_l_j25" OPTYPE="sub" PRAGMA="" RTLNAME="v314_V_6_fu_454_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v314_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i25_l_j25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_206_p2" SOURCE="kernel.cpp:526" URAM="0" VARIABLE="add_ln526"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_l_S_k_4_k3</Name>
            <Loops>
                <l_S_k_4_k3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.450</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>773</Best-caseLatency>
                    <Average-caseLatency>773</Average-caseLatency>
                    <Worst-caseLatency>773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_4_k3>
                        <Name>l_S_k_4_k3</Name>
                        <TripCount>768</TripCount>
                        <Latency>771</Latency>
                        <AbsoluteTimeLatency>7.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_4_k3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>209</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>199</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln537_fu_139_p2" SOURCE="kernel.cpp:537" URAM="0" VARIABLE="add_ln537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln538_fu_153_p2" SOURCE="kernel.cpp:538" URAM="0" VARIABLE="add_ln538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln539_fu_164_p2" SOURCE="kernel.cpp:539" URAM="0" VARIABLE="add_ln539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U1450" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="v322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U1450" SOURCE="kernel.cpp:545" URAM="0" VARIABLE="v325"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0_Pipeline_l_outp_to_float_bias_i27_l_j27</Name>
            <Loops>
                <l_outp_to_float_bias_i27_l_j27/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9255</Best-caseLatency>
                    <Average-caseLatency>9255</Average-caseLatency>
                    <Worst-caseLatency>9255</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9255</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_outp_to_float_bias_i27_l_j27>
                        <Name>l_outp_to_float_bias_i27_l_j27</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9253</Latency>
                        <AbsoluteTimeLatency>92.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_outp_to_float_bias_i27_l_j27>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>687</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i27_l_j27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln550_1_fu_183_p2" SOURCE="kernel.cpp:550" URAM="0" VARIABLE="add_ln550_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i27_l_j27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln550_fu_195_p2" SOURCE="kernel.cpp:550" URAM="0" VARIABLE="add_ln550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i27_l_j27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln551_fu_223_p2" SOURCE="kernel.cpp:551" URAM="0" VARIABLE="add_ln551"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds0</Name>
            <Loops>
                <l_max_inp_i22/>
                <l_max_W_i23/>
                <l_gemm_i26_l_j26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9580958</Best-caseLatency>
                    <Average-caseLatency>9580958</Average-caseLatency>
                    <Worst-caseLatency>9580958</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.810 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.810 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>95.810 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9580958</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_inp_i22>
                        <Name>l_max_inp_i22</Name>
                        <TripCount>12</TripCount>
                        <Latency>27732</Latency>
                        <AbsoluteTimeLatency>0.277 ms</AbsoluteTimeLatency>
                        <IterationLatency>2311</IterationLatency>
                        <PipelineDepth>2311</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds0_Pipeline_l_j22_fu_182</Instance>
                        </InstanceList>
                    </l_max_inp_i22>
                    <l_max_W_i23>
                        <Name>l_max_W_i23</Name>
                        <TripCount>768</TripCount>
                        <Latency>1774848</Latency>
                        <AbsoluteTimeLatency>17.748 ms</AbsoluteTimeLatency>
                        <IterationLatency>2311</IterationLatency>
                        <PipelineDepth>2311</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds0_Pipeline_l_j23_fu_208</Instance>
                        </InstanceList>
                    </l_max_W_i23>
                    <l_gemm_i26_l_j26>
                        <Name>l_gemm_i26_l_j26</Name>
                        <TripCount>9216</TripCount>
                        <Latency>7170048</Latency>
                        <AbsoluteTimeLatency>71.700 ms</AbsoluteTimeLatency>
                        <IterationLatency>778</IterationLatency>
                        <PipelineDepth>778</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds0_Pipeline_l_S_k_4_k3_fu_229</Instance>
                        </InstanceList>
                    </l_gemm_i26_l_j26>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>814</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>290</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2714</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3663</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_inp1_U" SOURCE="kernel.cpp:449" URAM="0" VARIABLE="max_inp1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_W1_U" SOURCE="kernel.cpp:453" URAM="0" VARIABLE="max_W1"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_inp1_V_U" SOURCE="kernel.cpp:457" URAM="0" VARIABLE="q_inp1_V"/>
                <BindNode BINDTYPE="storage" BRAM="768" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_W1_V_U" SOURCE="kernel.cpp:458" URAM="0" VARIABLE="q_W1_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_outp3_U" SOURCE="kernel.cpp:459" URAM="0" VARIABLE="q_outp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln465_fu_254_p2" SOURCE="kernel.cpp:465" URAM="0" VARIABLE="add_ln465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i22" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln467_fu_293_p2" SOURCE="kernel.cpp:467" URAM="0" VARIABLE="sub_ln467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln490_fu_309_p2" SOURCE="kernel.cpp:490" URAM="0" VARIABLE="add_ln490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i23" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln492_fu_358_p2" SOURCE="kernel.cpp:492" URAM="0" VARIABLE="sub_ln492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i26_l_j26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln535_1_fu_373_p2" SOURCE="kernel.cpp:535" URAM="0" VARIABLE="add_ln535_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i26_l_j26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln535_fu_385_p2" SOURCE="kernel.cpp:535" URAM="0" VARIABLE="add_ln535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i26_l_j26" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln538_fu_452_p2" SOURCE="kernel.cpp:538" URAM="0" VARIABLE="sub_ln538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i26_l_j26" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln539_fu_490_p2" SOURCE="kernel.cpp:539" URAM="0" VARIABLE="sub_ln539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i26_l_j26" OPTYPE="add" PRAGMA="" RTLNAME="empty_429_fu_461_p2" SOURCE="kernel.cpp:538" URAM="0" VARIABLE="empty_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i26_l_j26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln536_fu_413_p2" SOURCE="kernel.cpp:536" URAM="0" VARIABLE="add_ln536"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28</Name>
            <Loops>
                <l_S_i_j_0_i28_l_j28/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i28_l_j28>
                        <Name>l_S_i_j_0_i28_l_j28</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i28_l_j28>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i28_l_j28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln571_2_fu_135_p2" SOURCE="kernel.cpp:571" URAM="0" VARIABLE="add_ln571_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i28_l_j28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln571_fu_147_p2" SOURCE="kernel.cpp:571" URAM="0" VARIABLE="add_ln571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i28_l_j28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln572_fu_211_p2" SOURCE="kernel.cpp:572" URAM="0" VARIABLE="add_ln572"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_588_1</Name>
            <Loops>
                <VITIS_LOOP_588_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_588_1>
                        <Name>VITIS_LOOP_588_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_588_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_588_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln588_fu_62_p2" SOURCE="kernel.cpp:588" URAM="0" VARIABLE="add_ln588"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_592_2</Name>
            <Loops>
                <VITIS_LOOP_592_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_592_2>
                        <Name>VITIS_LOOP_592_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_592_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_592_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln592_fu_62_p2" SOURCE="kernel.cpp:592" URAM="0" VARIABLE="add_ln592"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j29</Name>
            <Loops>
                <l_j29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j29>
                        <Name>l_j29</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j29>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln597_fu_163_p2" SOURCE="kernel.cpp:597" URAM="0" VARIABLE="add_ln597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_fu_173_p2" SOURCE="kernel.cpp:598" URAM="0" VARIABLE="add_ln598"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_mean_var_i30</Name>
            <Loops>
                <l_mean_var_i30/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i30>
                        <Name>l_mean_var_i30</Name>
                        <TripCount>12</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mean_var_i30>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_117_p2" SOURCE="kernel.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j30</Name>
            <Loops>
                <l_j30/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>801</Best-caseLatency>
                    <Average-caseLatency>801</Average-caseLatency>
                    <Worst-caseLatency>801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j30>
                        <Name>l_j30</Name>
                        <TripCount>768</TripCount>
                        <Latency>799</Latency>
                        <AbsoluteTimeLatency>7.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j30>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln623_fu_154_p2" SOURCE="kernel.cpp:623" URAM="0" VARIABLE="add_ln623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln625_fu_164_p2" SOURCE="kernel.cpp:625" URAM="0" VARIABLE="add_ln625"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm</Name>
            <Loops>
                <l_sum_i29/>
                <l_norm_i31/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56254</Best-caseLatency>
                    <Average-caseLatency>56254</Average-caseLatency>
                    <Worst-caseLatency>56254</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56254</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_sum_i29>
                        <Name>l_sum_i29</Name>
                        <TripCount>12</TripCount>
                        <Latency>46224</Latency>
                        <AbsoluteTimeLatency>0.462 ms</AbsoluteTimeLatency>
                        <IterationLatency>3852</IterationLatency>
                        <PipelineDepth>3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j29_fu_144</Instance>
                        </InstanceList>
                    </l_sum_i29>
                    <l_norm_i31>
                        <Name>l_norm_i31</Name>
                        <TripCount>12</TripCount>
                        <Latency>9972</Latency>
                        <AbsoluteTimeLatency>99.720 us</AbsoluteTimeLatency>
                        <IterationLatency>831</IterationLatency>
                        <PipelineDepth>831</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j30_fu_156</Instance>
                        </InstanceList>
                    </l_norm_i31>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1875</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1490</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:587" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:591" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:595" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_fu_208_p2" SOURCE="kernel.cpp:596" URAM="0" VARIABLE="add_ln596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i29" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln598_fu_248_p2" SOURCE="kernel.cpp:598" URAM="0" VARIABLE="sub_ln598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln622_fu_264_p2" SOURCE="kernel.cpp:622" URAM="0" VARIABLE="add_ln622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i31" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln625_fu_299_p2" SOURCE="kernel.cpp:625" URAM="0" VARIABLE="sub_ln625"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1</Name>
            <Loops>
                <VITIS_LOOP_647_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_647_1>
                        <Name>VITIS_LOOP_647_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_647_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_647_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln647_fu_62_p2" SOURCE="kernel.cpp:647" URAM="0" VARIABLE="add_ln647"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2</Name>
            <Loops>
                <VITIS_LOOP_651_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3074</Best-caseLatency>
                    <Average-caseLatency>3074</Average-caseLatency>
                    <Worst-caseLatency>3074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3074</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_651_2>
                        <Name>VITIS_LOOP_651_2</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3072</Latency>
                        <AbsoluteTimeLatency>30.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_651_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_651_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln651_fu_62_p2" SOURCE="kernel.cpp:651" URAM="0" VARIABLE="add_ln651"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4</Name>
            <Loops>
                <VITIS_LOOP_657_3_VITIS_LOOP_658_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.917</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36866</Best-caseLatency>
                    <Average-caseLatency>36866</Average-caseLatency>
                    <Worst-caseLatency>36866</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36866</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_657_3_VITIS_LOOP_658_4>
                        <Name>VITIS_LOOP_657_3_VITIS_LOOP_658_4</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36864</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_657_3_VITIS_LOOP_658_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_657_3_VITIS_LOOP_658_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln657_1_fu_96_p2" SOURCE="kernel.cpp:657" URAM="0" VARIABLE="add_ln657_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_657_3_VITIS_LOOP_658_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln657_fu_108_p2" SOURCE="kernel.cpp:657" URAM="0" VARIABLE="add_ln657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_657_3_VITIS_LOOP_658_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln658_fu_172_p2" SOURCE="kernel.cpp:658" URAM="0" VARIABLE="add_ln658"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_j31</Name>
            <Loops>
                <l_j31/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j31>
                        <Name>l_j31</Name>
                        <TripCount>768</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j31>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>234</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>345</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln663_fu_144_p2" SOURCE="kernel.cpp:663" URAM="0" VARIABLE="add_ln663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln664_fu_154_p2" SOURCE="kernel.cpp:664" URAM="0" VARIABLE="add_ln664"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_j32</Name>
            <Loops>
                <l_j32/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j32>
                        <Name>l_j32</Name>
                        <TripCount>768</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j32>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>282</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>357</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln688_fu_150_p2" SOURCE="kernel.cpp:688" URAM="0" VARIABLE="add_ln688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln689_fu_160_p2" SOURCE="kernel.cpp:689" URAM="0" VARIABLE="add_ln689"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33</Name>
            <Loops>
                <l_inp_to_int_i34_l_j33/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9243</Best-caseLatency>
                    <Average-caseLatency>9243</Average-caseLatency>
                    <Worst-caseLatency>9243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_inp_to_int_i34_l_j33>
                        <Name>l_inp_to_int_i34_l_j33</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9241</Latency>
                        <AbsoluteTimeLatency>92.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_inp_to_int_i34_l_j33>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>472</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>539</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i34_l_j33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_164_p2" SOURCE="kernel.cpp:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i34_l_j33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_176_p2" SOURCE="kernel.cpp:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i34_l_j33" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_306_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i34_l_j33" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_5_fu_342_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i34_l_j33" OPTYPE="sub" PRAGMA="" RTLNAME="v432_V_6_fu_448_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v432_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i34_l_j33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln713_fu_204_p2" SOURCE="kernel.cpp:713" URAM="0" VARIABLE="add_ln713"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34</Name>
            <Loops>
                <l_W_to_int_i35_l_j34/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359323</Best-caseLatency>
                    <Average-caseLatency>2359323</Average-caseLatency>
                    <Worst-caseLatency>2359323</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.593 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.593 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.593 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359323</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_W_to_int_i35_l_j34>
                        <Name>l_W_to_int_i35_l_j34</Name>
                        <TripCount>2359296</TripCount>
                        <Latency>2359321</Latency>
                        <AbsoluteTimeLatency>23.593 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_W_to_int_i35_l_j34>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>517</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>558</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i35_l_j34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln722_1_fu_168_p2" SOURCE="kernel.cpp:722" URAM="0" VARIABLE="add_ln722_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i35_l_j34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln722_fu_180_p2" SOURCE="kernel.cpp:722" URAM="0" VARIABLE="add_ln722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i35_l_j34" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_316_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i35_l_j34" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_6_fu_352_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i35_l_j34" OPTYPE="sub" PRAGMA="" RTLNAME="v439_V_6_fu_458_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v439_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i35_l_j34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln723_fu_244_p2" SOURCE="kernel.cpp:723" URAM="0" VARIABLE="add_ln723"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_S_k_4_k4</Name>
            <Loops>
                <l_S_k_4_k4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>773</Best-caseLatency>
                    <Average-caseLatency>773</Average-caseLatency>
                    <Worst-caseLatency>773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_4_k4>
                        <Name>l_S_k_4_k4</Name>
                        <TripCount>768</TripCount>
                        <Latency>771</Latency>
                        <AbsoluteTimeLatency>7.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_4_k4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>213</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln734_fu_141_p2" SOURCE="kernel.cpp:734" URAM="0" VARIABLE="add_ln734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln735_fu_155_p2" SOURCE="kernel.cpp:735" URAM="0" VARIABLE="add_ln735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_fu_166_p2" SOURCE="kernel.cpp:736" URAM="0" VARIABLE="add_ln736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U1558" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="v447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U1558" SOURCE="kernel.cpp:742" URAM="0" VARIABLE="v450"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36</Name>
            <Loops>
                <l_outp_to_float_bias_i37_l_j36/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36903</Best-caseLatency>
                    <Average-caseLatency>36903</Average-caseLatency>
                    <Worst-caseLatency>36903</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36903</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_outp_to_float_bias_i37_l_j36>
                        <Name>l_outp_to_float_bias_i37_l_j36</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36901</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_outp_to_float_bias_i37_l_j36>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>697</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>323</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i37_l_j36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln747_1_fu_183_p2" SOURCE="kernel.cpp:747" URAM="0" VARIABLE="add_ln747_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i37_l_j36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln747_fu_195_p2" SOURCE="kernel.cpp:747" URAM="0" VARIABLE="add_ln747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i37_l_j36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln748_fu_223_p2" SOURCE="kernel.cpp:748" URAM="0" VARIABLE="add_ln748"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds1</Name>
            <Loops>
                <l_max_inp_i32/>
                <l_max_W_i33/>
                <l_gemm_i36_l_j35/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38240414</Best-caseLatency>
                    <Average-caseLatency>38240414</Average-caseLatency>
                    <Worst-caseLatency>38240414</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.382 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.382 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.382 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38240414</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_inp_i32>
                        <Name>l_max_inp_i32</Name>
                        <TripCount>12</TripCount>
                        <Latency>27732</Latency>
                        <AbsoluteTimeLatency>0.277 ms</AbsoluteTimeLatency>
                        <IterationLatency>2311</IterationLatency>
                        <PipelineDepth>2311</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds1_Pipeline_l_j31_fu_186</Instance>
                        </InstanceList>
                    </l_max_inp_i32>
                    <l_max_W_i33>
                        <Name>l_max_W_i33</Name>
                        <TripCount>3072</TripCount>
                        <Latency>7099392</Latency>
                        <AbsoluteTimeLatency>70.994 ms</AbsoluteTimeLatency>
                        <IterationLatency>2311</IterationLatency>
                        <PipelineDepth>2311</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds1_Pipeline_l_j32_fu_212</Instance>
                        </InstanceList>
                    </l_max_W_i33>
                    <l_gemm_i36_l_j35>
                        <Name>l_gemm_i36_l_j35</Name>
                        <TripCount>36864</TripCount>
                        <Latency>28680192</Latency>
                        <AbsoluteTimeLatency>0.287 sec</AbsoluteTimeLatency>
                        <IterationLatency>778</IterationLatency>
                        <PipelineDepth>778</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233</Instance>
                        </InstanceList>
                    </l_gemm_i36_l_j35>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3220</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1150</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2776</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3728</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_inp2_U" SOURCE="kernel.cpp:646" URAM="0" VARIABLE="max_inp2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_W2_U" SOURCE="kernel.cpp:650" URAM="0" VARIABLE="max_W2"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_inp2_V_U" SOURCE="kernel.cpp:654" URAM="0" VARIABLE="q_inp2_V"/>
                <BindNode BINDTYPE="storage" BRAM="3072" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_W2_V_U" SOURCE="kernel.cpp:655" URAM="0" VARIABLE="q_W2_V"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_outp4_U" SOURCE="kernel.cpp:656" URAM="0" VARIABLE="q_outp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln662_fu_258_p2" SOURCE="kernel.cpp:662" URAM="0" VARIABLE="add_ln662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i32" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln664_fu_297_p2" SOURCE="kernel.cpp:664" URAM="0" VARIABLE="sub_ln664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln687_fu_313_p2" SOURCE="kernel.cpp:687" URAM="0" VARIABLE="add_ln687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i33" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln689_fu_362_p2" SOURCE="kernel.cpp:689" URAM="0" VARIABLE="sub_ln689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i36_l_j35" OPTYPE="add" PRAGMA="" RTLNAME="add_ln732_1_fu_377_p2" SOURCE="kernel.cpp:732" URAM="0" VARIABLE="add_ln732_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i36_l_j35" OPTYPE="add" PRAGMA="" RTLNAME="add_ln732_fu_389_p2" SOURCE="kernel.cpp:732" URAM="0" VARIABLE="add_ln732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i36_l_j35" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln735_fu_460_p2" SOURCE="kernel.cpp:735" URAM="0" VARIABLE="sub_ln735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i36_l_j35" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln736_fu_511_p2" SOURCE="kernel.cpp:736" URAM="0" VARIABLE="sub_ln736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i36_l_j35" OPTYPE="add" PRAGMA="" RTLNAME="add_ln733_fu_417_p2" SOURCE="kernel.cpp:733" URAM="0" VARIABLE="add_ln733"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>86</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>63</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>28</UTIL_DSP>
                    <FF>14035</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>9091</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_636_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="b_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_713_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515" URAM="0" VARIABLE="b_exp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_80ns_90_5_1_U1601" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="Elog2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_6ns_54_5_1_U1593" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838" URAM="0" VARIABLE="mul_ln838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_71ns_4ns_75_5_1_U1594" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_73ns_6ns_79_5_1_U1595" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_83ns_6ns_89_5_1_U1596" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_92ns_6ns_98_5_1_U1597" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_87ns_6ns_93_5_1_U1598" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_82ns_6ns_88_5_1_U1599" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77ns_6ns_83_5_1_U1600" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_1520_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1525_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1490_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40ns_40ns_80_2_1_U1602" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1587_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_54ns_130_5_1_U1603" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_frac_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_55ns_130_5_1_U1604" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U1609" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U1609" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1746_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U1605" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_1787_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_1862_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U1606" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1909_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_1918_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U1607" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1986_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_1995_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_2033_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U1608" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_2076_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_1_fu_2082_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_2_fu_2088_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_2102_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_2201_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.080</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>3668</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3506</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_301_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_323_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="e_frac_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_345_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U1644" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U1644" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_511_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U1640" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_559_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_635_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U1641" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_682_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_691_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U1642" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_759_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_768_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_806_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U1643" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_41_fu_849_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_3_fu_855_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_4_fu_861_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_875_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_978_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>73</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>10579</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7692</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U1647" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U1648" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_x_U1656" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U1649" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U1652" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U1650" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="resultf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U1652" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95" URAM="0" VARIABLE="resultf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U1646" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U1651" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="resultf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37</Name>
            <Loops>
                <l_S_i_j_0_i38_l_j37/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37067</Best-caseLatency>
                    <Average-caseLatency>37067</Average-caseLatency>
                    <Worst-caseLatency>37067</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.371 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.371 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.371 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37067</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i38_l_j37>
                        <Name>l_S_i_j_0_i38_l_j37</Name>
                        <TripCount>36864</TripCount>
                        <Latency>37065</Latency>
                        <AbsoluteTimeLatency>0.371 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>203</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_128</Instance>
                            <Instance>grp_generic_tanh_float_s_fu_157</Instance>
                        </InstanceList>
                    </l_S_i_j_0_i38_l_j37>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>35</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>117</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>53</UTIL_DSP>
                    <FF>26569</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>24</UTIL_FF>
                    <LUT>18214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i38_l_j37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln767_1_fu_238_p2" SOURCE="kernel.cpp:767" URAM="0" VARIABLE="add_ln767_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i38_l_j37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln767_fu_250_p2" SOURCE="kernel.cpp:767" URAM="0" VARIABLE="add_ln767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i38_l_j37" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U1676" SOURCE="kernel.cpp:772" URAM="0" VARIABLE="mul10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i38_l_j37" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U1677" SOURCE="kernel.cpp:774" URAM="0" VARIABLE="mul13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i38_l_j37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln768_fu_314_p2" SOURCE="kernel.cpp:768" URAM="0" VARIABLE="add_ln768"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1</Name>
            <Loops>
                <VITIS_LOOP_790_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_790_1>
                        <Name>VITIS_LOOP_790_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_790_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_790_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln790_fu_62_p2" SOURCE="kernel.cpp:790" URAM="0" VARIABLE="add_ln790"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2</Name>
            <Loops>
                <VITIS_LOOP_794_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_794_2>
                        <Name>VITIS_LOOP_794_2</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_794_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_794_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln794_fu_62_p2" SOURCE="kernel.cpp:794" URAM="0" VARIABLE="add_ln794"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4</Name>
            <Loops>
                <VITIS_LOOP_800_3_VITIS_LOOP_801_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_800_3_VITIS_LOOP_801_4>
                        <Name>VITIS_LOOP_800_3_VITIS_LOOP_801_4</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_800_3_VITIS_LOOP_801_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_3_VITIS_LOOP_801_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln800_1_fu_96_p2" SOURCE="kernel.cpp:800" URAM="0" VARIABLE="add_ln800_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_3_VITIS_LOOP_801_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln800_fu_108_p2" SOURCE="kernel.cpp:800" URAM="0" VARIABLE="add_ln800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_3_VITIS_LOOP_801_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln801_fu_172_p2" SOURCE="kernel.cpp:801" URAM="0" VARIABLE="add_ln801"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_l_j38</Name>
            <Loops>
                <l_j38/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9219</Best-caseLatency>
                    <Average-caseLatency>9219</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j38>
                        <Name>l_j38</Name>
                        <TripCount>3072</TripCount>
                        <Latency>9217</Latency>
                        <AbsoluteTimeLatency>92.170 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j38>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>238</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>352</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln806_fu_144_p2" SOURCE="kernel.cpp:806" URAM="0" VARIABLE="add_ln806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln807_fu_154_p2" SOURCE="kernel.cpp:807" URAM="0" VARIABLE="add_ln807"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_l_j39</Name>
            <Loops>
                <l_j39/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9219</Best-caseLatency>
                    <Average-caseLatency>9219</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9219</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j39>
                        <Name>l_j39</Name>
                        <TripCount>3072</TripCount>
                        <Latency>9217</Latency>
                        <AbsoluteTimeLatency>92.170 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j39>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>282</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>358</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j39" OPTYPE="add" PRAGMA="" RTLNAME="add_ln831_fu_150_p2" SOURCE="kernel.cpp:831" URAM="0" VARIABLE="add_ln831"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j39" OPTYPE="add" PRAGMA="" RTLNAME="add_ln832_fu_160_p2" SOURCE="kernel.cpp:832" URAM="0" VARIABLE="add_ln832"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40</Name>
            <Loops>
                <l_inp_to_int_i41_l_j40/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.157</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36891</Best-caseLatency>
                    <Average-caseLatency>36891</Average-caseLatency>
                    <Worst-caseLatency>36891</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36891</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_inp_to_int_i41_l_j40>
                        <Name>l_inp_to_int_i41_l_j40</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36889</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_inp_to_int_i41_l_j40>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>480</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>552</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i41_l_j40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln855_1_fu_162_p2" SOURCE="kernel.cpp:855" URAM="0" VARIABLE="add_ln855_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i41_l_j40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln855_fu_174_p2" SOURCE="kernel.cpp:855" URAM="0" VARIABLE="add_ln855"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i41_l_j40" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_304_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i41_l_j40" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_3_fu_340_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i41_l_j40" OPTYPE="sub" PRAGMA="" RTLNAME="v522_V_6_fu_446_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v522_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_inp_to_int_i41_l_j40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_202_p2" SOURCE="kernel.cpp:856" URAM="0" VARIABLE="add_ln856"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41</Name>
            <Loops>
                <l_W_to_int_i42_l_j41/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359323</Best-caseLatency>
                    <Average-caseLatency>2359323</Average-caseLatency>
                    <Worst-caseLatency>2359323</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.593 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.593 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.593 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359323</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_W_to_int_i42_l_j41>
                        <Name>l_W_to_int_i42_l_j41</Name>
                        <TripCount>2359296</TripCount>
                        <Latency>2359321</Latency>
                        <AbsoluteTimeLatency>23.593 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_W_to_int_i42_l_j41>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>515</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>559</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i42_l_j41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln865_1_fu_166_p2" SOURCE="kernel.cpp:865" URAM="0" VARIABLE="add_ln865_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i42_l_j41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln865_fu_178_p2" SOURCE="kernel.cpp:865" URAM="0" VARIABLE="add_ln865"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i42_l_j41" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_fu_314_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:298" URAM="0" VARIABLE="sh_amt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i42_l_j41" OPTYPE="sub" PRAGMA="" RTLNAME="sh_amt_4_fu_350_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:319" URAM="0" VARIABLE="sh_amt_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i42_l_j41" OPTYPE="sub" PRAGMA="" RTLNAME="v529_V_6_fu_456_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="v529_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_W_to_int_i42_l_j41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln866_fu_242_p2" SOURCE="kernel.cpp:866" URAM="0" VARIABLE="add_ln866"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_l_S_k_4_k5</Name>
            <Loops>
                <l_S_k_4_k5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_4_k5>
                        <Name>l_S_k_4_k5</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>30.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_4_k5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>211</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln877_fu_141_p2" SOURCE="kernel.cpp:877" URAM="0" VARIABLE="add_ln877"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_fu_155_p2" SOURCE="kernel.cpp:878" URAM="0" VARIABLE="add_ln878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_4_k5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln879_fu_166_p2" SOURCE="kernel.cpp:879" URAM="0" VARIABLE="add_ln879"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U1710" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="v537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="l_S_k_4_k5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_12s_32s_32_4_1_U1710" SOURCE="kernel.cpp:885" URAM="0" VARIABLE="v540"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43</Name>
            <Loops>
                <l_outp_to_float_bias_i44_l_j43/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9255</Best-caseLatency>
                    <Average-caseLatency>9255</Average-caseLatency>
                    <Worst-caseLatency>9255</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9255</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_outp_to_float_bias_i44_l_j43>
                        <Name>l_outp_to_float_bias_i44_l_j43</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9253</Latency>
                        <AbsoluteTimeLatency>92.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_outp_to_float_bias_i44_l_j43>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>687</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i44_l_j43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln890_1_fu_183_p2" SOURCE="kernel.cpp:890" URAM="0" VARIABLE="add_ln890_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i44_l_j43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln890_fu_195_p2" SOURCE="kernel.cpp:890" URAM="0" VARIABLE="add_ln890"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_outp_to_float_bias_i44_l_j43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln891_fu_223_p2" SOURCE="kernel.cpp:891" URAM="0" VARIABLE="add_ln891"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_ds2</Name>
            <Loops>
                <l_max_inp_i39/>
                <l_max_W_i40/>
                <l_gemm_i43_l_j42/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37975454</Best-caseLatency>
                    <Average-caseLatency>37975454</Average-caseLatency>
                    <Worst-caseLatency>37975454</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.380 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.380 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.380 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37975454</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_max_inp_i39>
                        <Name>l_max_inp_i39</Name>
                        <TripCount>12</TripCount>
                        <Latency>110676</Latency>
                        <AbsoluteTimeLatency>1.107 ms</AbsoluteTimeLatency>
                        <IterationLatency>9223</IterationLatency>
                        <PipelineDepth>9223</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds2_Pipeline_l_j38_fu_186</Instance>
                        </InstanceList>
                    </l_max_inp_i39>
                    <l_max_W_i40>
                        <Name>l_max_W_i40</Name>
                        <TripCount>768</TripCount>
                        <Latency>7083264</Latency>
                        <AbsoluteTimeLatency>70.833 ms</AbsoluteTimeLatency>
                        <IterationLatency>9223</IterationLatency>
                        <PipelineDepth>9223</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds2_Pipeline_l_j39_fu_212</Instance>
                        </InstanceList>
                    </l_max_W_i40>
                    <l_gemm_i43_l_j42>
                        <Name>l_gemm_i43_l_j42</Name>
                        <TripCount>9216</TripCount>
                        <Latency>28403712</Latency>
                        <AbsoluteTimeLatency>0.284 sec</AbsoluteTimeLatency>
                        <IterationLatency>3082</IterationLatency>
                        <PipelineDepth>3082</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233</Instance>
                        </InstanceList>
                    </l_gemm_i43_l_j42>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3154</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1126</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2750</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3730</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_inp3_U" SOURCE="kernel.cpp:789" URAM="0" VARIABLE="max_inp3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_W3_U" SOURCE="kernel.cpp:793" URAM="0" VARIABLE="max_W3"/>
                <BindNode BINDTYPE="storage" BRAM="48" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_inp3_V_U" SOURCE="kernel.cpp:797" URAM="0" VARIABLE="q_inp3_V"/>
                <BindNode BINDTYPE="storage" BRAM="3072" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_W3_V_U" SOURCE="kernel.cpp:798" URAM="0" VARIABLE="q_W3_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="q_outp5_U" SOURCE="kernel.cpp:799" URAM="0" VARIABLE="q_outp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i39" OPTYPE="add" PRAGMA="" RTLNAME="add_ln805_fu_258_p2" SOURCE="kernel.cpp:805" URAM="0" VARIABLE="add_ln805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_inp_i39" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln807_fu_297_p2" SOURCE="kernel.cpp:807" URAM="0" VARIABLE="sub_ln807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln830_fu_312_p2" SOURCE="kernel.cpp:830" URAM="0" VARIABLE="add_ln830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_max_W_i40" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln832_fu_361_p2" SOURCE="kernel.cpp:832" URAM="0" VARIABLE="sub_ln832"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i43_l_j42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln875_1_fu_376_p2" SOURCE="kernel.cpp:875" URAM="0" VARIABLE="add_ln875_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i43_l_j42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln875_fu_388_p2" SOURCE="kernel.cpp:875" URAM="0" VARIABLE="add_ln875"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i43_l_j42" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln878_fu_455_p2" SOURCE="kernel.cpp:878" URAM="0" VARIABLE="sub_ln878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i43_l_j42" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln879_fu_510_p2" SOURCE="kernel.cpp:879" URAM="0" VARIABLE="sub_ln879"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i43_l_j42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln876_fu_416_p2" SOURCE="kernel.cpp:876" URAM="0" VARIABLE="add_ln876"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812</Name>
            <Loops>
                <l_S_i_j_0_i28_l_j28/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i28_l_j28>
                        <Name>l_S_i_j_0_i28_l_j28</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i28_l_j28>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i28_l_j28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln571_fu_129_p2" SOURCE="kernel.cpp:571" URAM="0" VARIABLE="add_ln571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i28_l_j28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln571_1_fu_141_p2" SOURCE="kernel.cpp:571" URAM="0" VARIABLE="add_ln571_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i28_l_j28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln572_fu_205_p2" SOURCE="kernel.cpp:572" URAM="0" VARIABLE="add_ln572"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_588_1</Name>
            <Loops>
                <VITIS_LOOP_588_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_588_1>
                        <Name>VITIS_LOOP_588_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_588_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_588_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln588_fu_62_p2" SOURCE="kernel.cpp:588" URAM="0" VARIABLE="add_ln588"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_592_2</Name>
            <Loops>
                <VITIS_LOOP_592_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_592_2>
                        <Name>VITIS_LOOP_592_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_592_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_592_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln592_fu_62_p2" SOURCE="kernel.cpp:592" URAM="0" VARIABLE="add_ln592"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j29</Name>
            <Loops>
                <l_j29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3848</Best-caseLatency>
                    <Average-caseLatency>3848</Average-caseLatency>
                    <Worst-caseLatency>3848</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3848</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j29>
                        <Name>l_j29</Name>
                        <TripCount>768</TripCount>
                        <Latency>3846</Latency>
                        <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j29>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln597_fu_163_p2" SOURCE="kernel.cpp:597" URAM="0" VARIABLE="add_ln597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_fu_173_p2" SOURCE="kernel.cpp:598" URAM="0" VARIABLE="add_ln598"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_mean_var_i30</Name>
            <Loops>
                <l_mean_var_i30/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i30>
                        <Name>l_mean_var_i30</Name>
                        <TripCount>12</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mean_var_i30>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>519</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_117_p2" SOURCE="kernel.cpp:609" URAM="0" VARIABLE="add_ln609"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j30</Name>
            <Loops>
                <l_j30/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>801</Best-caseLatency>
                    <Average-caseLatency>801</Average-caseLatency>
                    <Worst-caseLatency>801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j30>
                        <Name>l_j30</Name>
                        <TripCount>768</TripCount>
                        <Latency>799</Latency>
                        <AbsoluteTimeLatency>7.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j30>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln623_fu_154_p2" SOURCE="kernel.cpp:623" URAM="0" VARIABLE="add_ln623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln625_fu_164_p2" SOURCE="kernel.cpp:625" URAM="0" VARIABLE="add_ln625"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1</Name>
            <Loops>
                <l_sum_i29/>
                <l_norm_i31/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56254</Best-caseLatency>
                    <Average-caseLatency>56254</Average-caseLatency>
                    <Worst-caseLatency>56254</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56254</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_sum_i29>
                        <Name>l_sum_i29</Name>
                        <TripCount>12</TripCount>
                        <Latency>46224</Latency>
                        <AbsoluteTimeLatency>0.462 ms</AbsoluteTimeLatency>
                        <IterationLatency>3852</IterationLatency>
                        <PipelineDepth>3852</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j29_fu_144</Instance>
                        </InstanceList>
                    </l_sum_i29>
                    <l_norm_i31>
                        <Name>l_norm_i31</Name>
                        <TripCount>12</TripCount>
                        <Latency>9972</Latency>
                        <AbsoluteTimeLatency>99.720 us</AbsoluteTimeLatency>
                        <IterationLatency>831</IterationLatency>
                        <PipelineDepth>831</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j30_fu_156</Instance>
                        </InstanceList>
                    </l_norm_i31>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1875</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1490</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:587" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:591" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:595" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_fu_208_p2" SOURCE="kernel.cpp:596" URAM="0" VARIABLE="add_ln596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_sum_i29" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln598_fu_248_p2" SOURCE="kernel.cpp:598" URAM="0" VARIABLE="sub_ln598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln622_fu_264_p2" SOURCE="kernel.cpp:622" URAM="0" VARIABLE="add_ln622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i31" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln625_fu_299_p2" SOURCE="kernel.cpp:625" URAM="0" VARIABLE="sub_ln625"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114759661</Best-caseLatency>
                    <Average-caseLatency>114759661</Average-caseLatency>
                    <Worst-caseLatency>114759661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.148 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.148 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.148 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>114759662</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8691</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3103</UTIL_BRAM>
                    <DSP>412</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>187</UTIL_DSP>
                    <FF>138852</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>130</UTIL_FF>
                    <LUT>189152</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>355</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v570_U" SOURCE="kernel.cpp:926" URAM="0" VARIABLE="v570"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v571_U" SOURCE="kernel.cpp:928" URAM="0" VARIABLE="v571"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v572_U" SOURCE="kernel.cpp:930" URAM="0" VARIABLE="v572"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v573_U" SOURCE="kernel.cpp:932" URAM="0" VARIABLE="v573"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v574_U" SOURCE="" URAM="0" VARIABLE="v574"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v575_U" SOURCE="kernel.cpp:936" URAM="0" VARIABLE="v575"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v576_U" SOURCE="kernel.cpp:938" URAM="0" VARIABLE="v576"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v577_U" SOURCE="kernel.cpp:940" URAM="0" VARIABLE="v577"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v578_U" SOURCE="kernel.cpp:942" URAM="0" VARIABLE="v578"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v579_U" SOURCE="" URAM="0" VARIABLE="v579"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v580_U" SOURCE="kernel.cpp:946" URAM="0" VARIABLE="v580"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v552" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v552_address0" name="v552_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v552_ce0" name="v552_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v552_q0" name="v552_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v553" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v553_address0" name="v553_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v553_ce0" name="v553_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v553_q0" name="v553_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v554" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v554_address0" name="v554_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v554_ce0" name="v554_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v554_q0" name="v554_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v555" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v555_address0" name="v555_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v555_ce0" name="v555_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v555_q0" name="v555_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v556" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v556_address0" name="v556_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v556_ce0" name="v556_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v556_q0" name="v556_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v557" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v557_address0" name="v557_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v557_ce0" name="v557_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v557_q0" name="v557_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v558" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v558_address0" name="v558_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v558_ce0" name="v558_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v558_q0" name="v558_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v559" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v559_address0" name="v559_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v559_ce0" name="v559_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v559_q0" name="v559_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v560" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v560_address0" name="v560_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v560_ce0" name="v560_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v560_q0" name="v560_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v561" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v561_address0" name="v561_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v561_ce0" name="v561_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v561_q0" name="v561_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v562" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v562_address0" name="v562_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v562_ce0" name="v562_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v562_q0" name="v562_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v563" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v563_address0" name="v563_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v563_ce0" name="v563_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v563_q0" name="v563_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v564" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v564_address0" name="v564_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v564_ce0" name="v564_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v564_q0" name="v564_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v565" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v565_address0" name="v565_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v565_ce0" name="v565_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v565_q0" name="v565_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v566" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v566_address0" name="v566_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v566_ce0" name="v566_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v566_q0" name="v566_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v567" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v567_address0" name="v567_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v567_ce0" name="v567_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v567_q0" name="v567_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v568" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v568_address0" name="v568_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v568_ce0" name="v568_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v568_q0" name="v568_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v569" index="17" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v569_address0" name="v569_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v569_ce0" name="v569_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v569_we0" name="v569_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v569_d0" name="v569_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v552_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v552_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v552_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v552"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v552_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v552_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v552_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v552"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v553_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v553_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v553_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v553"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v553_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v553_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v553_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v553"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v554_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v554_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v554_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v554"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v554_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v554_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v554_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v554"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v555_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v555_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v555_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v555"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v555_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v555_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v555_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v555"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v556_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v556_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v556_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v556"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v556_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v556_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v556_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v556"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v557_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v557_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v557_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v557"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v557_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v557_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v557_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v557"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v558_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v558_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v558_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v558"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v558_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v558_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v558_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v558"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v559_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v559_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v559_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v559"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v559_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v559_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v559_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v559"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v560_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v560_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v560_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v560"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v560_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v560_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v560_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v560"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v561_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v561_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v561_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v561"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v561_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v561_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v561_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v561"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v562_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v562_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v562_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v562"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v562_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v562_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v562_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v562"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v563_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v563_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v563_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v563"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v563_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v563_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v563_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v563"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v564_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v564_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v564_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v564"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v564_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v564_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v564_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v564"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v565_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v565_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v565_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v565"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v565_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v565_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v565_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v565"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v566_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v566_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v566_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v566"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v566_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v566_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v566_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v566"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v567_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v567_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v567_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v567"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v567_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v567_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v567_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v567"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v568_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v568_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v568_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v568"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v568_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v568_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v568_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v568"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v569_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v569_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v569_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v569"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v569_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v569_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v569_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v569"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="v552_address0">14, , </column>
                    <column name="v552_q0">32, , </column>
                    <column name="v553_address0">20, , </column>
                    <column name="v553_q0">32, , </column>
                    <column name="v554_address0">10, , </column>
                    <column name="v554_q0">32, , </column>
                    <column name="v555_address0">20, , </column>
                    <column name="v555_q0">32, , </column>
                    <column name="v556_address0">10, , </column>
                    <column name="v556_q0">32, , </column>
                    <column name="v557_address0">20, , </column>
                    <column name="v557_q0">32, , </column>
                    <column name="v558_address0">10, , </column>
                    <column name="v558_q0">32, , </column>
                    <column name="v559_address0">20, , </column>
                    <column name="v559_q0">32, , </column>
                    <column name="v560_address0">10, , </column>
                    <column name="v560_q0">32, , </column>
                    <column name="v561_address0">22, , </column>
                    <column name="v561_q0">32, , </column>
                    <column name="v562_address0">12, , </column>
                    <column name="v562_q0">32, , </column>
                    <column name="v563_address0">22, , </column>
                    <column name="v563_q0">32, , </column>
                    <column name="v564_address0">10, , </column>
                    <column name="v564_q0">32, , </column>
                    <column name="v565_address0">10, , </column>
                    <column name="v565_q0">32, , </column>
                    <column name="v566_address0">10, , </column>
                    <column name="v566_q0">32, , </column>
                    <column name="v567_address0">10, , </column>
                    <column name="v567_q0">32, , </column>
                    <column name="v568_address0">10, , </column>
                    <column name="v568_q0">32, , </column>
                    <column name="v569_address0">14, , </column>
                    <column name="v569_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v552">in, float*</column>
                    <column name="v553">in, float*</column>
                    <column name="v554">in, float*</column>
                    <column name="v555">in, float*</column>
                    <column name="v556">in, float*</column>
                    <column name="v557">in, float*</column>
                    <column name="v558">in, float*</column>
                    <column name="v559">in, float*</column>
                    <column name="v560">in, float*</column>
                    <column name="v561">in, float*</column>
                    <column name="v562">in, float*</column>
                    <column name="v563">in, float*</column>
                    <column name="v564">in, float*</column>
                    <column name="v565">in, float*</column>
                    <column name="v566">in, float*</column>
                    <column name="v567">in, float*</column>
                    <column name="v568">in, float*</column>
                    <column name="v569">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v552">v552_address0, port, offset, </column>
                    <column name="v552">v552_ce0, port, , </column>
                    <column name="v552">v552_q0, port, , </column>
                    <column name="v553">v553_address0, port, offset, </column>
                    <column name="v553">v553_ce0, port, , </column>
                    <column name="v553">v553_q0, port, , </column>
                    <column name="v554">v554_address0, port, offset, </column>
                    <column name="v554">v554_ce0, port, , </column>
                    <column name="v554">v554_q0, port, , </column>
                    <column name="v555">v555_address0, port, offset, </column>
                    <column name="v555">v555_ce0, port, , </column>
                    <column name="v555">v555_q0, port, , </column>
                    <column name="v556">v556_address0, port, offset, </column>
                    <column name="v556">v556_ce0, port, , </column>
                    <column name="v556">v556_q0, port, , </column>
                    <column name="v557">v557_address0, port, offset, </column>
                    <column name="v557">v557_ce0, port, , </column>
                    <column name="v557">v557_q0, port, , </column>
                    <column name="v558">v558_address0, port, offset, </column>
                    <column name="v558">v558_ce0, port, , </column>
                    <column name="v558">v558_q0, port, , </column>
                    <column name="v559">v559_address0, port, offset, </column>
                    <column name="v559">v559_ce0, port, , </column>
                    <column name="v559">v559_q0, port, , </column>
                    <column name="v560">v560_address0, port, offset, </column>
                    <column name="v560">v560_ce0, port, , </column>
                    <column name="v560">v560_q0, port, , </column>
                    <column name="v561">v561_address0, port, offset, </column>
                    <column name="v561">v561_ce0, port, , </column>
                    <column name="v561">v561_q0, port, , </column>
                    <column name="v562">v562_address0, port, offset, </column>
                    <column name="v562">v562_ce0, port, , </column>
                    <column name="v562">v562_q0, port, , </column>
                    <column name="v563">v563_address0, port, offset, </column>
                    <column name="v563">v563_ce0, port, , </column>
                    <column name="v563">v563_q0, port, , </column>
                    <column name="v564">v564_address0, port, offset, </column>
                    <column name="v564">v564_ce0, port, , </column>
                    <column name="v564">v564_q0, port, , </column>
                    <column name="v565">v565_address0, port, offset, </column>
                    <column name="v565">v565_ce0, port, , </column>
                    <column name="v565">v565_q0, port, , </column>
                    <column name="v566">v566_address0, port, offset, </column>
                    <column name="v566">v566_ce0, port, , </column>
                    <column name="v566">v566_q0, port, , </column>
                    <column name="v567">v567_address0, port, offset, </column>
                    <column name="v567">v567_ce0, port, , </column>
                    <column name="v567">v567_q0, port, , </column>
                    <column name="v568">v568_address0, port, offset, </column>
                    <column name="v568">v568_ce0, port, , </column>
                    <column name="v568">v568_q0, port, , </column>
                    <column name="v569">v569_address0, port, offset, </column>
                    <column name="v569">v569_ce0, port, , </column>
                    <column name="v569">v569_we0, port, , </column>
                    <column name="v569">v569_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

